Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Sep 29 16:07:39 2024
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gtwizard_0_gtpe2_exdes_timing_summary_routed.rpt -pb gtwizard_0_gtpe2_exdes_timing_summary_routed.pb -rpx gtwizard_0_gtpe2_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : gtwizard_0_gtpe2_exdes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (5110)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5110)
---------------------------------
 There are 5110 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.587   -18012.773                   8312                10822        0.026        0.000                      0                10806        2.667        0.000                       0                  6663  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                     ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                 {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                {0.000 16.500}       33.000          30.303          
drpclk_in_i                                                                                                               {0.000 41.666}       83.333          12.000          
gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 5.000}        10.000          100.000         
gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                                                               {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                 8.414        0.000                      0                    7        0.215        0.000                      0                    7        4.020        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                               26.175        0.000                      0                  943        0.103        0.000                      0                  943       15.250        0.000                       0                   495  
drpclk_in_i                                                                                                              78.743        0.000                      0                 8143        0.062        0.000                      0                 8143       40.417        0.000                       0                  5112  
gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK        1.906        0.000                      0                 1441        0.031        0.000                      0                 1441        2.667        0.000                       0                  1044  
sys_clk_pin                                                                                                              78.740        0.000                      0                 8143        0.062        0.000                      0                 8143       40.410        0.000                       0                  5112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
drpclk_in_i                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       81.886        0.000                      0                    8                                                                        
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       81.886        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  drpclk_in_i                                                                                      31.625        0.000                      0                    8                                                                        
sys_clk_pin                                                                                 drpclk_in_i                                                                                      -4.587   -17724.893                   8143                 8143        0.026        0.000                      0                 8143  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      31.625        0.000                      0                    8                                                                        
drpclk_in_i                                                                                 sys_clk_pin                                                                                      75.744        0.000                      0                 8143        0.026        0.000                      0                 8143  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                          From Clock                                                                                                          To Clock                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                          ----------                                                                                                          --------                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                               28.629        0.000                      0                  100        0.311        0.000                      0                  100  
**async_default**                                                                                                   drpclk_in_i                                                                                                         drpclk_in_i                                                                                                              81.303        0.000                      0                  169        0.203        0.000                      0                  169  
**async_default**                                                                                                   sys_clk_pin                                                                                                         drpclk_in_i                                                                                                              -2.027     -287.880                    169                  169        0.167        0.000                      0                  169  
**async_default**                                                                                                   gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK        3.302        0.000                      0                    3        1.945        0.000                      0                    3  
**async_default**                                                                                                   drpclk_in_i                                                                                                         sys_clk_pin                                                                                                              78.304        0.000                      0                  169        0.167        0.000                      0                  169  
**async_default**                                                                                                   sys_clk_pin                                                                                                         sys_clk_pin                                                                                                              81.300        0.000                      0                  169        0.203        0.000                      0                  169  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    1.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.765     4.229    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     5.857 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.857    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X34Y100        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.725    13.028    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.201    14.229    
                         clock uncertainty           -0.035    14.194    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.077    14.271    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 13.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    1.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.748     4.212    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     5.840 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.840    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X30Y122        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.711    13.014    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.198    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X30Y122        FDRE (Setup_fdre_C_D)        0.077    14.254    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    1.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.765     4.229    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     5.364 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.364    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.725    13.028    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.201    14.229    
                         clock uncertainty           -0.035    14.194    
    SLICE_X34Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    14.150    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 13.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    1.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.748     4.212    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     5.347 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.347    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.711    13.014    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.198    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X30Y122        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    14.133    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 13.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    1.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.748     4.212    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     5.340 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.340    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.711    13.014    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.198    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X30Y122        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    14.147    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    1.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.765     4.229    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     5.357 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.357    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.725    13.028    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.201    14.229    
                         clock uncertainty           -0.035    14.194    
    SLICE_X34Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    14.164    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@10.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    1.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.653     3.337    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127     3.464 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.765     4.229    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.134     5.363 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.363    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                     10.000    10.000 r  
    B10                                               0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    10.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.606    12.222    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    12.303 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.725    13.028    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.201    14.229    
                         clock uncertainty           -0.035    14.194    
    SLICE_X34Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    14.175    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.273     0.920    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.252 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.252    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.499     1.484    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.920    
    SLICE_X34Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.910    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.242 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.242    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.485     1.470    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.560     0.910    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.027    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.273     0.920    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.251 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.251    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.499     1.484    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.920    
    SLICE_X34Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.910    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.241 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.241    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.485     1.470    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.560     0.910    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.025    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.273     0.920    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.252 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.252    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.499     1.484    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.920    
    SLICE_X34Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.029    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.273     0.920    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.410 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.410    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X34Y100        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.499     1.484    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X34Y100        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.564     0.920    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120     1.040    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.186     0.627    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     0.647 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.910    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        SRLC32E                                      r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.400 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.400    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X30Y122        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    B10                                               0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    B10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_gtpe2_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.210     0.942    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     0.985 r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.485     1.470    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X30Y122        FDRE                                         r  gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.560     0.910    
    SLICE_X30Y122        FDRE (Hold_fdre_C_D)         0.120     1.030    gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            2.155         10.000      7.845      BUFHCE_X0Y24       gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  gtwizard_0_gtpe2_support_i/common0_i/gtpe2_common_i/GTREFCLK1
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y1   gtwizard_0_gtpe2_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X34Y100      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X30Y122      gtwizard_0_gtpe2_support_i/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.751ns (25.768%)  route 5.044ns (74.232%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.997    10.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.031    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 26.175    

Slack (MET) :             26.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 1.751ns (25.806%)  route 5.034ns (74.194%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.987    10.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.029    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 26.183    

Slack (MET) :             26.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.751ns (26.338%)  route 4.897ns (73.662%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.850    10.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X6Y146         FDRE (Setup_fdre_C_D)        0.079    36.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 26.370    

Slack (MET) :             26.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.751ns (27.384%)  route 4.643ns (72.616%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.596    10.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.031    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 26.576    

Slack (MET) :             26.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.751ns (27.953%)  route 4.513ns (72.047%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.466     9.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X6Y146         FDRE (Setup_fdre_C_D)        0.081    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 26.756    

Slack (MET) :             26.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.751ns (28.002%)  route 4.502ns (71.998%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.455     9.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X6Y146         FDRE (Setup_fdre_C_D)        0.077    36.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.775    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 26.763    

Slack (MET) :             26.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.751ns (28.732%)  route 4.343ns (71.268%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.701     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.296     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.085     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.124     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.262     9.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.124     9.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.296     9.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y145         LUT6 (Prop_lut6_I2_O)        0.124     9.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.392    36.758    
                         clock uncertainty           -0.035    36.723    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.031    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.754    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 26.901    

Slack (MET) :             27.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.456     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.818     5.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X7Y146         LUT6 (Prop_lut6_I3_O)        0.124     5.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.981     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     6.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.962     7.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.124     7.346 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.932     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.797     9.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.269    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 27.069    

Slack (MET) :             27.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.456     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.818     5.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X7Y146         LUT6 (Prop_lut6_I3_O)        0.124     5.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.981     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     6.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.962     7.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.124     7.346 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.932     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.797     9.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.269    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 27.069    

Slack (MET) :             27.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y146         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.456     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.818     5.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X7Y146         LUT6 (Prop_lut6_I3_O)        0.124     5.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.981     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     6.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.962     7.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.124     7.346 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.932     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.797     9.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X4Y143         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.269    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 27.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.636     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X15Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDCE (Prop_fdce_C_Q)         0.141     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X14Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.907     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.377     1.417    
    SLICE_X14Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.675     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y148         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.052     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X6Y148         LUT2 (Prop_lut2_I1_O)        0.045     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.000     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.949     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y148         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.380     1.456    
    SLICE_X6Y148         FDRE (Hold_fdre_C_D)         0.121     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.636     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDCE (Prop_fdce_C_Q)         0.141     1.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.125     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X12Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.907     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.377     1.417    
    SLICE_X12Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.665     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.056     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X3Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.938     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.392     1.433    
    SLICE_X3Y128         FDCE (Hold_fdce_C_D)         0.076     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.667     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.435    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.076     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.665     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.938     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.392     1.433    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.075     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.667     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.391     1.435    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.075     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X1Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.392     1.434    
    SLICE_X1Y120         FDPE (Hold_fdpe_C_D)         0.075     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.665     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.938     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.392     1.433    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.071     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.667     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.391     1.435    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.071     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y125   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y125   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y127   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack       78.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.646     1.550    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.179     1.870    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.834     1.984    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.250     1.734    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.075     1.809    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.643     1.547    <hidden>
    SLICE_X33Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  <hidden>
                         net (fo=1, routed)           0.262     1.950    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.075     1.885    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    <hidden>
    SLICE_X51Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  <hidden>
                         net (fo=1, routed)           0.056     1.666    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.835     1.985    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.482    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.599    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.167     1.775    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.701    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X51Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.168     1.777    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.547    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.168     1.776    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.701    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.682    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.682    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.227ns (49.079%)  route 0.236ns (50.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.640     1.544    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.128     1.672 r  <hidden>
                         net (fo=1, routed)           0.236     1.908    <hidden>
    SLICE_X35Y109        LUT3 (Prop_lut3_I0_O)        0.099     2.007 r  <hidden>
                         net (fo=1, routed)           0.000     2.007    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.107     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X48Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.164     1.771    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.499     1.526    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.681    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         83.333      76.933     GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB36_X1Y25        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB36_X1Y26        <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.944         83.333      80.389     RAMB18_X1Y36        <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB18_X1Y36        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.944         83.333      80.389     RAMB36_X1Y19        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB36_X1Y19        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB36_X1Y27        <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.944         83.333      80.389     RAMB18_X0Y56        <hidden>
Min Period        n/a     BUFG/I                n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         41.666      40.416     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  To Clock:  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.502ns (26.296%)  route 4.210ns (73.704%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 11.014 - 8.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.731     3.215    <hidden>
    SLICE_X25Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDRE (Prop_fdre_C_Q)         0.419     3.634 r  <hidden>
                         net (fo=8, routed)           1.306     4.940    <hidden>
    SLICE_X14Y133        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.296     5.236 r  <hidden>
                         net (fo=1, routed)           1.099     6.335    <hidden>
    SLICE_X30Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.972 r  <hidden>
                         net (fo=1, routed)           1.086     8.058    <hidden>
    SLICE_X35Y134        LUT2 (Prop_lut2_I1_O)        0.150     8.208 r  <hidden>
                         net (fo=1, routed)           0.719     8.926    <hidden>
    SLICE_X35Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.601    11.014    <hidden>
    SLICE_X35Y137        FDRE                                         r  <hidden>
                         clock pessimism              0.158    11.173    
                         clock uncertainty           -0.035    11.137    
    SLICE_X35Y137        FDRE (Setup_fdre_C_D)       -0.305    10.832    <hidden>
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.992ns (20.438%)  route 3.862ns (79.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.751     6.534    <hidden>
    SLICE_X34Y129        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.493     7.151    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I0_O)        0.150     7.301 r  <hidden>
                         net (fo=10, routed)          0.769     8.070    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.594    11.007    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.094    
                         clock uncertainty           -0.035    11.059    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.631    10.428    <hidden>
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.992ns (20.438%)  route 3.862ns (79.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.751     6.534    <hidden>
    SLICE_X34Y129        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.493     7.151    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I0_O)        0.150     7.301 r  <hidden>
                         net (fo=10, routed)          0.769     8.070    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.594    11.007    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.094    
                         clock uncertainty           -0.035    11.059    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.631    10.428    <hidden>
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.992ns (20.438%)  route 3.862ns (79.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.751     6.534    <hidden>
    SLICE_X34Y129        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.493     7.151    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I0_O)        0.150     7.301 r  <hidden>
                         net (fo=10, routed)          0.769     8.070    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.594    11.007    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.094    
                         clock uncertainty           -0.035    11.059    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.631    10.428    <hidden>
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.992ns (20.438%)  route 3.862ns (79.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.751     6.534    <hidden>
    SLICE_X34Y129        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.493     7.151    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I0_O)        0.150     7.301 r  <hidden>
                         net (fo=10, routed)          0.769     8.070    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.594    11.007    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.094    
                         clock uncertainty           -0.035    11.059    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.631    10.428    <hidden>
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.992ns (20.438%)  route 3.862ns (79.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.751     6.534    <hidden>
    SLICE_X34Y129        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.493     7.151    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I0_O)        0.150     7.301 r  <hidden>
                         net (fo=10, routed)          0.769     8.070    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.594    11.007    <hidden>
    SLICE_X36Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.094    
                         clock uncertainty           -0.035    11.059    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.631    10.428    <hidden>
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.236ns (22.222%)  route 4.326ns (77.778%))
  Logic Levels:           2  (CARRY4=1 SRLC32E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.728     3.212    <hidden>
    SLICE_X41Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.456     3.668 r  <hidden>
                         net (fo=3, routed)           2.118     5.786    <hidden>
    SLICE_X14Y136        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     5.910 r  <hidden>
                         net (fo=1, routed)           1.290     7.200    <hidden>
    SLICE_X31Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.856 r  <hidden>
                         net (fo=1, routed)           0.918     8.774    <hidden>
    SLICE_X35Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.600    11.013    <hidden>
    SLICE_X35Y135        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.100    
                         clock uncertainty           -0.035    11.065    
    SLICE_X35Y135        FDRE (Setup_fdre_C_D)        0.138    11.203    <hidden>
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.280ns (40.532%)  route 3.345ns (59.468%))
  Logic Levels:           11  (CARRY4=10 SRLC32E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 11.014 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.716     3.200    <hidden>
    SLICE_X47Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  <hidden>
                         net (fo=3, routed)           1.280     4.935    <hidden>
    SLICE_X46Y125        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     5.059 r  <hidden>
                         net (fo=1, routed)           1.029     6.088    <hidden>
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  <hidden>
                         net (fo=1, routed)           0.000     6.762    <hidden>
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  <hidden>
                         net (fo=1, routed)           0.000     6.876    <hidden>
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  <hidden>
                         net (fo=1, routed)           0.000     6.990    <hidden>
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  <hidden>
                         net (fo=1, routed)           0.000     7.104    <hidden>
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  <hidden>
                         net (fo=1, routed)           0.000     7.218    <hidden>
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  <hidden>
                         net (fo=1, routed)           0.000     7.332    <hidden>
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  <hidden>
                         net (fo=1, routed)           0.000     7.446    <hidden>
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  <hidden>
                         net (fo=1, routed)           0.000     7.560    <hidden>
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  <hidden>
                         net (fo=1, routed)           0.000     7.674    <hidden>
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  <hidden>
                         net (fo=1, routed)           1.037     8.825    <hidden>
    SLICE_X40Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.601    11.014    <hidden>
    SLICE_X40Y136        FDRE                                         r  <hidden>
                         clock pessimism              0.158    11.173    
                         clock uncertainty           -0.035    11.137    
    SLICE_X40Y136        FDRE (Setup_fdre_C_D)        0.138    11.275    <hidden>
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.840ns (16.221%)  route 4.338ns (83.779%))
  Logic Levels:           2  (LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 11.012 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.726     3.210    <hidden>
    SLICE_X36Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.419     3.629 r  <hidden>
                         net (fo=2, routed)           0.986     4.615    <hidden>
    SLICE_X36Y134        LUT2 (Prop_lut2_I0_O)        0.297     4.912 r  <hidden>
                         net (fo=19, routed)          2.216     7.128    <hidden>
    SLICE_X12Y134        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     7.252 r  <hidden>
                         net (fo=1, routed)           1.137     8.388    <hidden>
    SLICE_X35Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.599    11.012    <hidden>
    SLICE_X35Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.087    11.099    
                         clock uncertainty           -0.035    11.064    
    SLICE_X35Y134        FDRE (Setup_fdre_C_CE)      -0.205    10.859    <hidden>
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.966ns (19.259%)  route 4.050ns (80.741%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 11.014 - 8.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.733     3.217    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.419     3.636 r  <hidden>
                         net (fo=1, routed)           0.849     4.484    <hidden>
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.299     4.783 r  <hidden>
                         net (fo=19, routed)          1.418     6.201    <hidden>
    SLICE_X34Y130        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     6.325 r  <hidden>
                         net (fo=1, routed)           0.574     6.899    <hidden>
    SLICE_X35Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.023 r  <hidden>
                         net (fo=3, routed)           1.209     8.233    <hidden>
    SLICE_X35Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.601    11.014    <hidden>
    SLICE_X35Y137        FDRE                                         r  <hidden>
                         clock pessimism              0.158    11.173    
                         clock uncertainty           -0.035    11.137    
    SLICE_X35Y137        FDRE (Setup_fdre_C_R)       -0.429    10.708    <hidden>
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  2.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.377%)  route 0.161ns (41.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.636     1.136    <hidden>
    SLICE_X36Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.128     1.264 r  <hidden>
                         net (fo=2, routed)           0.161     1.425    <hidden>
    SLICE_X35Y135        LUT4 (Prop_lut4_I2_O)        0.098     1.523 r  <hidden>
                         net (fo=1, routed)           0.000     1.523    <hidden>
    SLICE_X35Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.909     1.447    <hidden>
    SLICE_X35Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.047     1.399    
    SLICE_X35Y135        FDRE (Hold_fdre_C_D)         0.092     1.491    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.644     1.144    <hidden>
    SLICE_X9Y144         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.141     1.285 r  <hidden>
                         net (fo=1, routed)           0.147     1.432    <hidden>
    RAMB18_X0Y56         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.962     1.499    <hidden>
    RAMB18_X0Y56         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.297     1.202    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.385    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.880%)  route 0.233ns (61.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.639     1.139    <hidden>
    SLICE_X50Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.148     1.287 r  <hidden>
                         net (fo=1, routed)           0.233     1.519    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.958     1.495    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.219    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.243     1.462    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.694%)  route 0.234ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.639     1.139    <hidden>
    SLICE_X50Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.148     1.287 r  <hidden>
                         net (fo=1, routed)           0.234     1.521    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.958     1.495    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.219    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.242     1.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.061%)  route 0.231ns (60.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.634     1.134    <hidden>
    SLICE_X50Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.148     1.282 r  <hidden>
                         net (fo=1, routed)           0.231     1.512    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.948     1.485    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.209    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243     1.452    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.010%)  route 0.231ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.636     1.136    <hidden>
    SLICE_X50Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.148     1.284 r  <hidden>
                         net (fo=1, routed)           0.231     1.515    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.948     1.485    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.209    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.452    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.702%)  route 0.245ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.639     1.139    <hidden>
    SLICE_X50Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.148     1.287 r  <hidden>
                         net (fo=1, routed)           0.245     1.531    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.958     1.495    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.219    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     1.462    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.063%)  route 0.241ns (61.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.633     1.133    <hidden>
    SLICE_X50Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.148     1.281 r  <hidden>
                         net (fo=1, routed)           0.241     1.521    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.948     1.485    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.209    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.437%)  route 0.286ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.636     1.136    <hidden>
    SLICE_X50Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.164     1.300 r  <hidden>
                         net (fo=1, routed)           0.286     1.586    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.958     1.495    <hidden>
    RAMB36_X1Y27         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.219    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.296     1.515    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.705%)  route 0.245ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.634     1.134    <hidden>
    SLICE_X50Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.148     1.282 r  <hidden>
                         net (fo=1, routed)           0.245     1.526    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.948     1.485    <hidden>
    RAMB36_X1Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.276     1.209    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.243     1.452    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            5.333         8.000       2.667      GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            5.333         8.000       2.667      GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            5.333         8.000       2.667      GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            5.333         8.000       2.667      GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            4.266         8.000       3.734      GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.576         8.000       5.424      RAMB36_X1Y25        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.576         8.000       5.424      RAMB36_X1Y26        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.576         8.000       5.424      RAMB36_X1Y27        <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.576         8.000       5.424      RAMB18_X0Y56        <hidden>
Min Period        n/a     BUFG/I                   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16      gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[1]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[2]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[3]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[4]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[5]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[6]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[7]_srl2___rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X46Y131       <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X42Y135       <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X46Y135       <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X54Y118       gt0_frame_check/rx_data_r5_reg[15]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[1]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[2]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[3]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[4]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[5]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[6]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X52Y118       gt0_frame_check/rx_data_r5_reg[7]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X54Y118       gt0_frame_check/rx_data_r5_reg[8]_srl2___rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         4.000       3.020      SLICE_X54Y118       gt0_frame_check/rx_data_r5_reg[9]_srl2___rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731     5.275    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     5.731 f  <hidden>
                         net (fo=10, routed)          1.076     6.807    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  <hidden>
                         net (fo=6, routed)           1.146     8.077    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.201 r  <hidden>
                         net (fo=6, routed)           0.511     8.712    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  <hidden>
                         net (fo=1, routed)           0.299     9.135    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  <hidden>
                         net (fo=10, routed)          0.332     9.592    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.306    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.572    
                         clock uncertainty           -0.035    88.537    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.332    <hidden>
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 78.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.646     1.550    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.179     1.870    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.834     1.984    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.250     1.734    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.075     1.809    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.643     1.547    <hidden>
    SLICE_X33Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  <hidden>
                         net (fo=1, routed)           0.262     1.950    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.075     1.885    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    <hidden>
    SLICE_X51Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  <hidden>
                         net (fo=1, routed)           0.056     1.666    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.835     1.985    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.482    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.599    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.167     1.775    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.701    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X51Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.168     1.777    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.547    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.168     1.776    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.701    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.682    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.682    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.227ns (49.079%)  route 0.236ns (50.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.640     1.544    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.128     1.672 r  <hidden>
                         net (fo=1, routed)           0.236     1.908    <hidden>
    SLICE_X35Y109        LUT3 (Prop_lut3_I0_O)        0.099     2.007 r  <hidden>
                         net (fo=1, routed)           0.000     2.007    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.107     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X48Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.164     1.771    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.499     1.526    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.681    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         83.330      76.930     GTPE2_CHANNEL_X0Y0  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB36_X1Y25        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB36_X1Y26        <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.944         83.330      80.386     RAMB18_X1Y36        <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB18_X1Y36        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.944         83.330      80.386     RAMB36_X1Y19        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB36_X1Y19        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB36_X1Y27        <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.944         83.330      80.386     RAMB18_X0Y56        <hidden>
Min Period        n/a     BUFG/I                n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         41.670      40.420     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y119        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         41.660      40.410     SLICE_X8Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       81.886ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.349ns  (logic 0.456ns (33.798%)  route 0.893ns (66.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X13Y126        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.893     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X1Y128         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                 81.886    

Slack (MET) :             81.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.521%)  route 0.673ns (58.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.673     1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.265    83.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         83.065    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 81.914    

Slack (MET) :             81.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.476%)  route 0.794ns (60.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.794     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 81.923    

Slack (MET) :             82.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.033%)  route 0.497ns (50.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.497     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X1Y128         FDCE (Setup_fdce_C_D)       -0.270    83.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         83.060    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                 82.085    

Slack (MET) :             82.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.441%)  route 0.672ns (59.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.672     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)       -0.093    83.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.237    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 82.109    

Slack (MET) :             82.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.896%)  route 0.541ns (51.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.541     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 82.176    

Slack (MET) :             82.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.946%)  route 0.519ns (50.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.519     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.093    83.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.237    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 82.200    

Slack (MET) :             82.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.640%)  route 0.543ns (54.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y119         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.543     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X6Y118         FDCE (Setup_fdce_C_D)       -0.047    83.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         83.283    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 82.284    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       81.886ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.349ns  (logic 0.456ns (33.798%)  route 0.893ns (66.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X13Y126        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.893     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X1Y128         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                 81.886    

Slack (MET) :             81.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.521%)  route 0.673ns (58.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.673     1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.265    83.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         83.065    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 81.914    

Slack (MET) :             81.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.476%)  route 0.794ns (60.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.794     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 81.923    

Slack (MET) :             82.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.033%)  route 0.497ns (50.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.497     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X1Y128         FDCE (Setup_fdce_C_D)       -0.270    83.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         83.060    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                 82.085    

Slack (MET) :             82.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.441%)  route 0.672ns (59.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.672     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)       -0.093    83.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.237    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 82.109    

Slack (MET) :             82.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.896%)  route 0.541ns (51.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.541     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.095    83.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         83.235    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 82.176    

Slack (MET) :             82.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.946%)  route 0.519ns (50.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.519     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.093    83.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.237    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 82.200    

Slack (MET) :             82.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (MaxDelay Path 83.330ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.640%)  route 0.543ns (54.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y119         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.543     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.330    83.330    
    SLICE_X6Y118         FDCE (Setup_fdce_C_D)       -0.047    83.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         83.283    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 82.284    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack       31.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.619%)  route 0.824ns (64.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.824     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y118        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 31.625    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.846%)  route 0.782ns (63.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.782     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.541%)  route 0.527ns (52.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.527     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y118        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.049%)  route 0.627ns (59.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.627     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.555%)  route 0.727ns (61.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.602%)  route 0.588ns (58.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y125         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.676%)  route 0.540ns (56.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.540     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y118        FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.518ns (48.411%)  route 0.552ns (51.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.552     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y118        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.887    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  drpclk_in_i

Setup :         8143  Failing Endpoints,  Worst Slack       -4.587ns,  Total Violation   -17724.893ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.309 - 83.333 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 88.605 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731    88.605    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456    89.061 f  <hidden>
                         net (fo=10, routed)          1.076    90.137    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124    90.261 r  <hidden>
                         net (fo=6, routed)           1.146    91.407    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124    91.531 r  <hidden>
                         net (fo=6, routed)           0.511    92.042    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124    92.166 r  <hidden>
                         net (fo=1, routed)           0.299    92.465    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124    92.590 r  <hidden>
                         net (fo=10, routed)          0.332    92.922    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611    88.309    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266    88.575    
                         clock uncertainty           -0.035    88.540    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205    88.335    <hidden>
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -92.922    
  -------------------------------------------------------------------
                         slack                                 -4.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.646     1.550    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.179     1.870    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.834     1.984    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.250     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.075     1.844    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.643     1.547    <hidden>
    SLICE_X33Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  <hidden>
                         net (fo=1, routed)           0.262     1.950    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
                         clock uncertainty            0.035     1.845    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.075     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    <hidden>
    SLICE_X51Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  <hidden>
                         net (fo=1, routed)           0.056     1.666    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.835     1.985    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.482    
                         clock uncertainty            0.035     1.517    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.634    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.167     1.775    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.737    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X51Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.168     1.777    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.547    
                         clock uncertainty            0.035     1.583    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.738    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.168     1.776    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.737    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
                         clock uncertainty            0.035     1.563    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.718    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
                         clock uncertainty            0.035     1.563    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.718    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.227ns (49.079%)  route 0.236ns (50.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.640     1.544    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.128     1.672 r  <hidden>
                         net (fo=1, routed)           0.236     1.908    <hidden>
    SLICE_X35Y109        LUT3 (Prop_lut3_I0_O)        0.099     2.007 r  <hidden>
                         net (fo=1, routed)           0.000     2.007    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
                         clock uncertainty            0.035     1.845    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.107     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X48Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.164     1.771    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.499     1.526    
                         clock uncertainty            0.035     1.562    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.619%)  route 0.824ns (64.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.824     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y118        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 31.625    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.846%)  route 0.782ns (63.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.782     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.541%)  route 0.527ns (52.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.527     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y118        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.049%)  route 0.627ns (59.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.627     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.555%)  route 0.727ns (61.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.602%)  route 0.588ns (58.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y125         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.676%)  route 0.540ns (56.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.540     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y118        FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.518ns (48.411%)  route 0.552ns (51.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.552     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y118        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.887    





---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       75.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X17Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X17Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    

Slack (MET) :             75.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        4.317ns  (logic 0.952ns (22.054%)  route 3.365ns (77.946%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 83251.648 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 83171.609 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.731 83171.609    <hidden>
    SLICE_X13Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456 83172.062 f  <hidden>
                         net (fo=10, routed)          1.076 83173.141    <hidden>
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.124 83173.266 r  <hidden>
                         net (fo=6, routed)           1.146 83174.414    <hidden>
    SLICE_X18Y139        LUT6 (Prop_lut6_I3_O)        0.124 83174.539 r  <hidden>
                         net (fo=6, routed)           0.511 83175.047    <hidden>
    SLICE_X19Y139        LUT6 (Prop_lut6_I1_O)        0.124 83175.172 r  <hidden>
                         net (fo=1, routed)           0.299 83175.469    <hidden>
    SLICE_X18Y138        LUT6 (Prop_lut6_I4_O)        0.124 83175.594 r  <hidden>
                         net (fo=10, routed)          0.332 83175.930    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.611 83251.648    <hidden>
    SLICE_X16Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X16Y138        FDRE (Setup_fdre_C_CE)      -0.205 83251.672    <hidden>
  -------------------------------------------------------------------
                         required time                      83251.664    
                         arrival time                       -83175.922    
  -------------------------------------------------------------------
                         slack                                 75.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.646     1.550    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.179     1.870    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.834     1.984    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.250     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.075     1.844    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.643     1.547    <hidden>
    SLICE_X33Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  <hidden>
                         net (fo=1, routed)           0.262     1.950    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X37Y140        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
                         clock uncertainty            0.035     1.845    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.075     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    <hidden>
    SLICE_X51Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  <hidden>
                         net (fo=1, routed)           0.056     1.666    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.835     1.985    <hidden>
    SLICE_X50Y97         SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.482    
                         clock uncertainty            0.035     1.517    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.634    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.167     1.775    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.737    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X51Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.168     1.777    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.547    
                         clock uncertainty            0.035     1.583    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.738    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.168     1.776    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.546    
                         clock uncertainty            0.035     1.582    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.737    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
                         clock uncertainty            0.035     1.563    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.718    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.564     1.468    <hidden>
    SLICE_X49Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  <hidden>
                         net (fo=1, routed)           0.160     1.769    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.877     2.026    <hidden>
    RAMB36_X1Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.499     1.527    
                         clock uncertainty            0.035     1.563    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.718    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.227ns (49.079%)  route 0.236ns (50.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.640     1.544    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.128     1.672 r  <hidden>
                         net (fo=1, routed)           0.236     1.908    <hidden>
    SLICE_X35Y109        LUT3 (Prop_lut3_I0_O)        0.099     2.007 r  <hidden>
                         net (fo=1, routed)           0.000     2.007    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.915     2.065    <hidden>
    SLICE_X35Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.810    
                         clock uncertainty            0.035     1.845    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.107     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.563     1.467    <hidden>
    SLICE_X48Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  <hidden>
                         net (fo=1, routed)           0.164     1.771    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.876     2.025    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.499     1.526    
                         clock uncertainty            0.035     1.562    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.075ns (27.523%)  route 2.831ns (72.477%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.533     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y143         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y143         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y143         FDCE (Recov_fdce_C_CLR)     -0.405    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.075ns (27.523%)  route 2.831ns (72.477%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.533     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y143         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y143         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y143         FDCE (Recov_fdce_C_CLR)     -0.405    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.075ns (27.523%)  route 2.831ns (72.477%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.533     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y143         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y143         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y143         FDCE (Recov_fdce_C_CLR)     -0.405    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.075ns (27.523%)  route 2.831ns (72.477%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.533     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y143         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y143         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y143         FDCE (Recov_fdce_C_CLR)     -0.405    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.075ns (27.523%)  route 2.831ns (72.477%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 36.366 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.533     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y143         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.682    36.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y143         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.367    36.733    
                         clock uncertainty           -0.035    36.698    
    SLICE_X5Y143         FDCE (Recov_fdce_C_CLR)     -0.405    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.075ns (27.806%)  route 2.791ns (72.194%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y142         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.681    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y142         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.367    36.732    
                         clock uncertainty           -0.035    36.697    
    SLICE_X6Y142         FDCE (Recov_fdce_C_CLR)     -0.361    36.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 28.712    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.075ns (27.806%)  route 2.791ns (72.194%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y142         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.681    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y142         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.367    36.732    
                         clock uncertainty           -0.035    36.697    
    SLICE_X6Y142         FDCE (Recov_fdce_C_CLR)     -0.319    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.075ns (27.806%)  route 2.791ns (72.194%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y142         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.681    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y142         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.367    36.732    
                         clock uncertainty           -0.035    36.697    
    SLICE_X6Y142         FDCE (Recov_fdce_C_CLR)     -0.319    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.075ns (27.806%)  route 2.791ns (72.194%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y142         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.681    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y142         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.367    36.732    
                         clock uncertainty           -0.035    36.697    
    SLICE_X6Y142         FDCE (Recov_fdce_C_CLR)     -0.319    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 28.754    

Slack (MET) :             28.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.075ns (27.806%)  route 2.791ns (72.194%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.808     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y145         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.419     4.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.644     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.324     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.654     6.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y143         LUT1 (Prop_lut1_I0_O)        0.332     7.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y142         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.681    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y142         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.367    36.732    
                         clock uncertainty           -0.035    36.697    
    SLICE_X6Y142         FDCE (Recov_fdce_C_CLR)     -0.319    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 28.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y129         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.378     1.448    
    SLICE_X2Y129         FDCE (Remov_fdce_C_CLR)     -0.067     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y129         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.378     1.448    
    SLICE_X2Y129         FDCE (Remov_fdce_C_CLR)     -0.067     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y129         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.378     1.448    
    SLICE_X2Y129         FDCE (Remov_fdce_C_CLR)     -0.067     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y129         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.378     1.448    
    SLICE_X2Y129         FDPE (Remov_fdpe_C_PRE)     -0.071     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.666     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y129         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.378     1.448    
    SLICE_X2Y129         FDPE (Remov_fdpe_C_PRE)     -0.071     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.318%)  route 0.139ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.668     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y118         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.357     1.469    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.318%)  route 0.139ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.668     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y118         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.357     1.469    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.318%)  route 0.139ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.668     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y118         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.357     1.469    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.318%)  route 0.139ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.668     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y118         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.357     1.469    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.318%)  route 0.139ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.668     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y118         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.939     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.357     1.469    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack       81.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.303ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 88.304 - 83.333 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738     5.282    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     5.738 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.175     6.913    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X56Y116        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.606    88.304    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X56Y116        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.266    88.570    
                         clock uncertainty           -0.035    88.535    
    SLICE_X56Y116        FDCE (Recov_fdce_C_CLR)     -0.319    88.216    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         88.216    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 81.303    

Slack (MET) :             81.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.318%)  route 1.048ns (69.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.302 - 83.333 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456     5.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          1.048     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X13Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.604    88.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.266    88.568    
                         clock uncertainty           -0.035    88.533    
    SLICE_X13Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    88.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         88.174    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 81.335    

Slack (MET) :             81.356ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.552%)  route 1.037ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 88.305 - 83.333 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738     5.282    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     5.738 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.037     6.774    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X57Y115        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.607    88.305    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X57Y115        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.266    88.571    
                         clock uncertainty           -0.035    88.536    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.405    88.131    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.131    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 81.356    

Slack (MET) :             81.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.853%)  route 0.976ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 88.298 - 83.333 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456     5.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.976     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X13Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.600    88.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X13Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X13Y126        FDCE (Recov_fdce_C_CLR)     -0.405    88.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         88.124    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 81.357    

Slack (MET) :             81.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.309%)  route 0.955ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 88.300 - 83.333 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDPE (Prop_fdpe_C_Q)         0.456     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.955     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X19Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.602    88.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X19Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.266    88.566    
                         clock uncertainty           -0.035    88.531    
    SLICE_X19Y121        FDCE (Recov_fdce_C_CLR)     -0.405    88.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 81.380    

Slack (MET) :             81.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.715ns (47.277%)  route 0.797ns (52.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.364 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X1Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.666    88.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.280    88.644    
                         clock uncertainty           -0.035    88.609    
    SLICE_X1Y125         FDPE (Recov_fdpe_C_PRE)     -0.359    88.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         88.250    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 81.401    

Slack (MET) :             81.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295     6.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.238    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 81.407    

Slack (MET) :             81.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295     6.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.238    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 81.407    

Slack (MET) :             81.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.252    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 81.421    

Slack (MET) :             81.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (drpclk_in_i rise@83.333ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.252    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 81.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.797%)  route 0.321ns (66.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.321     1.954    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X52Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X52Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X52Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  drpclk_in_i

Setup :          169  Failing Endpoints,  Worst Slack       -2.027ns,  Total Violation     -287.880ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 88.304 - 83.333 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 88.612 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738    88.612    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    89.068 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.175    90.243    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X56Y116        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.606    88.304    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X56Y116        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.266    88.570    
                         clock uncertainty           -0.035    88.535    
    SLICE_X56Y116        FDCE (Recov_fdce_C_CLR)     -0.319    88.216    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         88.216    
                         arrival time                         -90.243    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.318%)  route 1.048ns (69.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.302 - 83.333 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 88.665 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791    88.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456    89.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          1.048    90.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X13Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.604    88.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.266    88.568    
                         clock uncertainty           -0.035    88.533    
    SLICE_X13Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    88.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         88.174    
                         arrival time                         -90.169    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.552%)  route 1.037ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 88.305 - 83.333 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 88.612 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738    88.612    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    89.068 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.037    90.105    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X57Y115        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.607    88.305    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X57Y115        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.266    88.571    
                         clock uncertainty           -0.035    88.536    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.405    88.131    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.131    
                         arrival time                         -90.104    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.853%)  route 0.976ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 88.298 - 83.333 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 88.665 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791    88.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456    89.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.976    90.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X13Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.600    88.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X13Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X13Y126        FDCE (Recov_fdce_C_CLR)     -0.405    88.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         88.124    
                         arrival time                         -90.097    
  -------------------------------------------------------------------
                         slack                                 -1.973    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.309%)  route 0.955ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 88.300 - 83.333 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 88.664 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.790    88.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDPE (Prop_fdpe_C_Q)         0.456    89.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.955    90.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X19Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.602    88.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X19Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.266    88.566    
                         clock uncertainty           -0.035    88.531    
    SLICE_X19Y121        FDCE (Recov_fdce_C_CLR)     -0.405    88.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                         -90.075    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.512ns  (logic 0.715ns (47.277%)  route 0.797ns (52.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.364 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 88.666 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792    88.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    89.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437    89.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296    89.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360    90.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X1Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.666    88.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.280    88.644    
                         clock uncertainty           -0.035    88.609    
    SLICE_X1Y125         FDPE (Recov_fdpe_C_PRE)     -0.359    88.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         88.250    
                         arrival time                         -90.178    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 88.663 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789    88.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478    89.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326    89.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295    89.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399    90.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.238    
                         arrival time                         -90.161    
  -------------------------------------------------------------------
                         slack                                 -1.923    

Slack (VIOLATED) :        -1.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 88.663 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789    88.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478    89.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326    89.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295    89.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399    90.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.238    
                         arrival time                         -90.161    
  -------------------------------------------------------------------
                         slack                                 -1.923    

Slack (VIOLATED) :        -1.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 88.666 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792    88.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    89.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437    89.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296    89.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342    90.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.252    
                         arrival time                         -90.160    
  -------------------------------------------------------------------
                         slack                                 -1.909    

Slack (VIOLATED) :        -1.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.003ns  (drpclk_in_i rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.366 - 83.333 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 88.666 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972    86.778    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.874 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792    88.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    89.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437    89.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296    89.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342    90.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.333    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.252    
                         arrival time                         -90.160    
  -------------------------------------------------------------------
                         slack                                 -1.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.797%)  route 0.321ns (66.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.321     1.954    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X52Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X52Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X52Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
  To Clock:  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.137ns (28.696%)  route 2.825ns (71.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 11.012 - 8.000 ) 
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.983     3.466    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.013     4.479 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           2.298     6.777    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.528     7.429    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.599    11.012    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.158    11.171    
                         clock uncertainty           -0.035    11.135    
    SLICE_X55Y129        FDCE (Recov_fdce_C_CLR)     -0.405    10.730    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.137ns (28.696%)  route 2.825ns (71.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 11.012 - 8.000 ) 
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.983     3.466    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.013     4.479 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           2.298     6.777    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.528     7.429    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.599    11.012    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.158    11.171    
                         clock uncertainty           -0.035    11.135    
    SLICE_X55Y129        FDCE (Recov_fdce_C_CLR)     -0.405    10.730    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.137ns (28.696%)  route 2.825ns (71.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 11.012 - 8.000 ) 
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.483 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.983     3.466    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.013     4.479 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           2.298     6.777    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.528     7.429    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.413 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        1.599    11.012    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.158    11.171    
                         clock uncertainty           -0.035    11.135    
    SLICE_X55Y129        FDCE (Recov_fdce_C_CLR)     -0.405    10.730    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.570ns (34.942%)  route 1.061ns (65.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.890     1.389    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     1.914 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           0.889     2.803    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.045     2.848 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     3.021    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.906     1.444    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.276     1.168    
    SLICE_X55Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.076    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.570ns (34.942%)  route 1.061ns (65.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.890     1.389    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     1.914 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           0.889     2.803    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.045     2.848 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     3.021    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.906     1.444    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.276     1.168    
    SLICE_X55Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.076    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.570ns (34.942%)  route 1.061ns (65.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.499 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.890     1.389    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gt0_rxusrclk2_in
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     1.914 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/RXRESETDONE
                         net (fo=4, routed)           0.889     2.803    gt0_rxresetdone_ila
    SLICE_X55Y129        LUT1 (Prop_lut1_I0_O)        0.045     2.848 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     3.021    gt0_rxresetdone_r_i_1_n_0
    SLICE_X55Y129        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    gtwizard_0_gtpe2_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.538 r  gtwizard_0_gtpe2_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1042, routed)        0.906     1.444    gt0_rxusrclk2_i
    SLICE_X55Y129        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.276     1.168    
    SLICE_X55Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.076    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  1.945    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.304ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 83251.641 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 83171.617 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738 83171.617    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456 83172.070 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.175 83173.242    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X56Y116        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.606 83251.648    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X56Y116        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X56Y116        FDCE (Recov_fdce_C_CLR)     -0.319 83251.555    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                      83251.547    
                         arrival time                       -83173.250    
  -------------------------------------------------------------------
                         slack                                 78.304    

Slack (MET) :             78.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.318%)  route 1.048ns (69.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 83251.641 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456 83172.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          1.048 83173.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X13Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.604 83251.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.266 83251.906    
                         clock uncertainty           -0.035 83251.867    
    SLICE_X13Y119        FDPE (Recov_fdpe_C_PRE)     -0.359 83251.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                      83251.508    
                         arrival time                       -83173.172    
  -------------------------------------------------------------------
                         slack                                 78.335    

Slack (MET) :             78.357ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.552%)  route 1.037ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 83251.641 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 83171.617 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738 83171.617    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456 83172.070 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.037 83173.109    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X57Y115        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.607 83251.648    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X57Y115        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.266 83251.914    
                         clock uncertainty           -0.035 83251.875    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.405 83251.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                      83251.461    
                         arrival time                       -83173.109    
  -------------------------------------------------------------------
                         slack                                 78.357    

Slack (MET) :             78.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.853%)  route 0.976ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 83251.633 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456 83172.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.976 83173.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X13Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.600 83251.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X13Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.266 83251.906    
                         clock uncertainty           -0.035 83251.867    
    SLICE_X13Y126        FDCE (Recov_fdce_C_CLR)     -0.405 83251.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                      83251.453    
                         arrival time                       -83173.102    
  -------------------------------------------------------------------
                         slack                                 78.358    

Slack (MET) :             78.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.309%)  route 0.955ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 83251.641 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.790 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDPE (Prop_fdpe_C_Q)         0.456 83172.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.955 83173.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X19Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.602 83251.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X19Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.266 83251.906    
                         clock uncertainty           -0.035 83251.867    
    SLICE_X19Y121        FDCE (Recov_fdce_C_CLR)     -0.405 83251.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                      83251.461    
                         arrival time                       -83173.078    
  -------------------------------------------------------------------
                         slack                                 78.381    

Slack (MET) :             78.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.512ns  (logic 0.715ns (47.277%)  route 0.797ns (52.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 83251.703 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419 83172.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437 83172.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296 83172.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360 83173.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X1Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.666 83251.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.280 83251.984    
                         clock uncertainty           -0.035 83251.945    
    SLICE_X1Y125         FDPE (Recov_fdpe_C_PRE)     -0.359 83251.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                      83251.586    
                         arrival time                       -83173.180    
  -------------------------------------------------------------------
                         slack                                 78.402    

Slack (MET) :             78.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 83251.703 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478 83172.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326 83172.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295 83172.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399 83173.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668 83251.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266 83251.977    
                         clock uncertainty           -0.035 83251.938    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359 83251.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                      83251.570    
                         arrival time                       -83173.164    
  -------------------------------------------------------------------
                         slack                                 78.408    

Slack (MET) :             78.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 83251.703 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478 83172.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326 83172.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295 83172.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399 83173.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668 83251.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.266 83251.977    
                         clock uncertainty           -0.035 83251.938    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359 83251.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                      83251.570    
                         arrival time                       -83173.164    
  -------------------------------------------------------------------
                         slack                                 78.408    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 83251.703 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419 83172.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437 83172.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296 83172.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342 83173.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668 83251.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.280 83251.992    
                         clock uncertainty           -0.035 83251.953    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359 83251.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                      83251.586    
                         arrival time                       -83173.164    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.334ns  (sys_clk_pin rise@83246.672ns - drpclk_in_i rise@83166.336ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 83251.703 - 83246.672 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 83171.672 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83166.336    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972 83169.781    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83169.875 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792 83171.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419 83172.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437 83172.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296 83172.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342 83173.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000 83246.672    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868 83249.945    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83250.039 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668 83251.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.280 83251.992    
                         clock uncertainty           -0.035 83251.953    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359 83251.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                      83251.586    
                         arrival time                       -83173.164    
  -------------------------------------------------------------------
                         slack                                 78.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.797%)  route 0.321ns (66.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.321     1.954    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X52Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X52Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X52Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.761    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.250     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.786    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.300ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 88.301 - 83.330 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738     5.282    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     5.738 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.175     6.913    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X56Y116        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.606    88.301    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X56Y116        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.266    88.567    
                         clock uncertainty           -0.035    88.532    
    SLICE_X56Y116        FDCE (Recov_fdce_C_CLR)     -0.319    88.213    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         88.213    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 81.300    

Slack (MET) :             81.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.318%)  route 1.048ns (69.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456     5.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          1.048     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X13Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.604    88.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X13Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    88.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         88.171    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 81.332    

Slack (MET) :             81.353ns  (required time - arrival time)
  Source:                 vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.552%)  route 1.037ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 88.302 - 83.330 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.738     5.282    vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y104        FDRE                                         r  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     5.738 f  vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=42, routed)          1.037     6.774    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X57Y115        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.607    88.302    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X57Y115        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.266    88.568    
                         clock uncertainty           -0.035    88.533    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.405    88.128    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.128    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 81.353    

Slack (MET) :             81.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.853%)  route 0.976ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 88.295 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.791     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDPE (Prop_fdpe_C_Q)         0.456     5.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.976     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X13Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.600    88.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X13Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.266    88.561    
                         clock uncertainty           -0.035    88.526    
    SLICE_X13Y126        FDCE (Recov_fdce_C_CLR)     -0.405    88.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         88.121    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 81.354    

Slack (MET) :             81.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.309%)  route 0.955ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 88.297 - 83.330 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.790     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDPE (Prop_fdpe_C_Q)         0.456     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.955     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X19Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.602    88.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X19Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.266    88.563    
                         clock uncertainty           -0.035    88.528    
    SLICE_X19Y121        FDCE (Recov_fdce_C_CLR)     -0.405    88.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         88.123    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 81.377    

Slack (MET) :             81.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.715ns (47.277%)  route 0.797ns (52.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X1Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.666    88.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X1Y125         FDPE (Recov_fdpe_C_PRE)     -0.359    88.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         88.247    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 81.398    

Slack (MET) :             81.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295     6.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.235    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 81.404    

Slack (MET) :             81.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.773ns (51.613%)  route 0.725ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.789     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.326     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.295     6.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.399     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    88.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.235    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 81.404    

Slack (MET) :             81.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.249    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 81.418    

Slack (MET) :             81.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.715ns (47.847%)  route 0.779ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.792     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.437     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.296     6.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    83.330    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        1.668    88.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y126         FDPE (Recov_fdpe_C_PRE)     -0.359    88.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.249    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 81.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.797%)  route 0.321ns (66.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.321     1.954    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X52Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X52Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X52Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.294%)  route 0.360ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.360     1.993    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X51Y106        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X51Y106        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.726    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.565     1.469    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X54Y99         FDRE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=30, routed)          0.385     2.018    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_pll0reset_out
    SLICE_X50Y103        FDCE                                         f  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DRP_CLK_IN_P_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    DRP_CLK_IN_P_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  DRP_CLK_BUFG/O
                         net (fo=5111, routed)        0.919     2.069    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X50Y103        FDCE                                         r  gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.250     1.818    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i/inst/gtwizard_0_gtpe2_i/gt0_gtwizard_0_gtpe2_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    





