<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='97' type='77'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2473' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp' l='128' u='r' c='_ZL25DecodeFPR64CRegisterClassRN4llvm6MCInstEmmPKv'/>
