<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab8-PipelinedARMProcessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top8_Tester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top8_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top8_Tester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492927428" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492927428" xil_pn:in_ck="1442452485107222153" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXMEM_PR.v"/>
      <outfile xil_pn:name="IDEX_PR.v"/>
      <outfile xil_pn:name="IFID_PR.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MEMWB_PR.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SignedExtender.v"/>
      <outfile xil_pn:name="Top8.v"/>
      <outfile xil_pn:name="Top8_Tester.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1492927428" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6383669265538180024" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492927428" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8079842130462913124" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492927428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6992725282287067599" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492927428" xil_pn:in_ck="1442452485107222153" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXMEM_PR.v"/>
      <outfile xil_pn:name="IDEX_PR.v"/>
      <outfile xil_pn:name="IFID_PR.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MEMWB_PR.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SignedExtender.v"/>
      <outfile xil_pn:name="Top8.v"/>
      <outfile xil_pn:name="Top8_Tester.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1492927430" xil_pn:in_ck="1442452485107222153" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="229006166619860032" xil_pn:start_ts="1492927428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top8_Tester_beh.prj"/>
      <outfile xil_pn:name="Top8_Tester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492927430" xil_pn:in_ck="597658371898950608" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8747822175893002371" xil_pn:start_ts="1492927430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top8_Tester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
