$date
	Thu Nov 10 08:32:52 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_lsr $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ sin $end
$var integer 32 % i [31:0] $end
$scope module LSR $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ sin $end
$var wire 1 ! sout $end
$var wire 4 & l_next [3:0] $end
$var reg 4 ' l_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 '
bx00 &
b0 %
0$
1#
0"
x!
$end
#8000
bx01 &
1$
#10000
bx011 &
bx01 '
b1 %
1"
#16000
bx010 &
0$
#20000
b10 %
0"
#30000
b100 &
bx010 '
b11 %
1"
#32000
b101 &
1$
#40000
b100 %
0"
#50000
b1011 &
0!
b101 '
b101 %
1"
