$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module basic_memory_interface_testbench $end
  $scope module DUT $end
   $scope module mem_if $end
    $var wire 1 # clk $end
    $var wire 1 $ reset_n $end
    $var wire 8 % address [7:0] $end
    $var wire 32 & data_in [31:0] $end
    $var wire 32 ' data_out [31:0] $end
    $var wire 1 ( write_en $end
    $var wire 1 ) read_en $end
    $var wire 1 * ready $end
   $upscope $end
   $scope module CONTROLLER $end
    $scope module mem_if $end
     $var wire 1 # clk $end
     $var wire 1 $ reset_n $end
     $var wire 8 % address [7:0] $end
     $var wire 32 & data_in [31:0] $end
     $var wire 32 ' data_out [31:0] $end
     $var wire 1 ( write_en $end
     $var wire 1 ) read_en $end
     $var wire 1 * ready $end
    $upscope $end
   $upscope $end
   $scope module MEMORY $end
    $scope module mem_if $end
     $var wire 1 # clk $end
     $var wire 1 $ reset_n $end
     $var wire 8 % address [7:0] $end
     $var wire 32 & data_in [31:0] $end
     $var wire 32 ' data_out [31:0] $end
     $var wire 1 ( write_en $end
     $var wire 1 ) read_en $end
     $var wire 1 * ready $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
0(
0)
0*
#2
