# üîß SYNTHESIS MODULE - THU·∫¨T TO√ÅN T·ªîNG H·ª¢P LOGIC

**ƒê·ªì √Ån 2**  
**MyLogic EDA Tool - C√¥ng C·ª• T·ª± ƒê·ªông H√≥a Thi·∫øt K·∫ø M·∫°ch ƒêi·ªán T·ª≠**

---

## TH√îNG TIN ƒê·ªí √ÅN

**T√™n ƒë·ªÅ t√†i**: Ph√°t tri·ªÉn thu·∫≠t to√°n t·ªïng h·ª£p logic cho c√¥ng c·ª• EDA  
**Sinh vi√™n th·ª±c hi·ªán**: MyLogic Development Team  
**NƒÉm th·ª±c hi·ªán**: 2025  
**Phi√™n b·∫£n**: 2.0

---

## T√ìM T·∫ÆT / ABSTRACT

Module synthesis (t·ªïng h·ª£p logic) l√† th√†nh ph·∫ßn then ch·ªët c·ªßa MyLogic EDA Tool, ch·ªãu tr√°ch nhi·ªám ƒëi·ªÅu ph·ªëi to√†n b·ªô qu√° tr√¨nh logic synthesis th√¥ng qua Structural Hashing v√† Synthesis Flow. Module tri·ªÉn khai c√°c thu·∫≠t to√°n d·ª±a tr√™n n·ªÅn t·∫£ng And-Inverter Graph (AIG) [12], [15] v√† ABC synthesis tool [15], [22], cho ph√©p t·ªëi ∆∞u h√≥a m·∫°ch logic v·ªõi nhi·ªÅu m·ª©c ƒë·ªô kh√°c nhau (basic, standard, aggressive).

**T·ª´ kh√≥a**: Logic synthesis, structural hashing, AIG, synthesis flow, circuit optimization, EDA

---

## üìã **M√î T·∫¢ / DESCRIPTION**

Th∆∞ m·ª•c ch·ª©a c√°c thu·∫≠t to√°n logic synthesis cho MyLogic EDA Tool.

## üìÅ **FILES**

### **1. `strash.py`**
- **Ch·ª©c nƒÉng**: Structural hashing - lo·∫°i b·ªè duplicate logic
- **Thu·∫≠t to√°n**: Hash-based structural analysis (canonical key b·ªüi gate type + inputs ƒë√£ sort)
- **·ª®ng d·ª•ng**: Gi·∫£m s·ªë node b·∫±ng c√°ch h·ª£p nh·∫•t c√°c c·∫•u tr√∫c tr√πng nhau

### **2. `synthesis_flow.py`**
- **Ch·ª©c nƒÉng**: Orchestrator cho to√†n b·ªô logic synthesis pipeline
- **Thu·∫≠t to√°n**: G·ªçi tu·∫ßn t·ª± c√°c b∆∞·ªõc t·ªëi ∆∞u h√≥a: Strash ‚Üí DCE ‚Üí CSE ‚Üí ConstProp ‚Üí Balance
- **·ª®ng d·ª•ng**: Core synthesis engine cho netlist n·ªôi b·ªô

## üéØ **SYNTHESIS ALGORITHMS**

### **Structural Hashing (Strash):**
```python
# Remove duplicate logic by hashing canonical node signatures
def apply_strash(netlist):
    # 1) Build a hash from (gate_type, sorted_inputs)
    # 2) If signature exists, reuse existing node (merge)
    # 3) Update wires / fanins accordingly
```

### **Synthesis Flow:**
```python
# Orchestrates logic optimizations on an internal netlist
def run_complete_synthesis(netlist, level="standard"):
    # 1) Strash (remove duplicates)
    # 2) DCE (remove dead logic)
    # 3) CSE (share subexpressions)
    # 4) ConstProp (propagate constants)
    # 5) Balance (rebalance associative gates)
```

## üöÄ **USAGE**

```python
from core.synthesis.strash import apply_strash
from core.synthesis.synthesis_flow import SynthesisFlow, run_complete_synthesis

# Structural hashing (API ti·ªán d·ª•ng)
optimized_netlist = apply_strash(netlist)

# Complete synthesis flow (class-based)
flow = SynthesisFlow()
netlist2 = flow.run_complete_synthesis(netlist, optimization_level="standard")

# Ho·∫∑c d√πng convenience function
netlist3 = run_complete_synthesis(netlist, optimization_level="aggressive")
```

---

## üìê C∆† S·ªû L√ù THUY·∫æT / THEORETICAL FOUNDATION

### 1. Structural Hashing - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [15]:
Structural hashing l√† k·ªπ thu·∫≠t lo·∫°i b·ªè c√°c c·∫•u tr√∫c logic tr√πng l·∫∑p (duplicate structures) trong m·∫°ch b·∫±ng c√°ch s·ª≠ d·ª•ng hash table ƒë·ªÉ identify v√† merge c√°c nodes c√≥ c·∫•u tr√∫c gi·ªëng nhau.

**Canonical Form** [15]:
M·ªói node ƒë∆∞·ª£c represent b·∫±ng canonical key:
```
key(node) = hash(gate_type, sorted(inputs))
```

Vi·ªác sort inputs ƒë·∫£m b·∫£o t√≠nh commutativity:
- AND(a, b) ‚â° AND(b, a) ‚Üí c√πng canonical form

**Thu·∫≠t to√°n** [15], [22]:
```
1. Initialize: hash_table = {}
2. For each node v in topological order:
     key = create_canonical_key(v)
     if key in hash_table:
         merge v with hash_table[key]
         redirect all fanouts of v
     else:
         hash_table[key] = v
3. Update connections and output mapping
```

**Complexity** [15]:
- Time: O(|V|) average case v·ªõi good hash function
- Space: O(|V|) cho hash table
- Worst case: O(|V|¬≤) v·ªõi hash collisions

**And-Inverter Graph (AIG)** [12], [15]:
AIG l√† representation ch·ªâ s·ª≠ d·ª•ng 2-input AND gates v√† inverters. AIG properties:
- Compact representation
- Efficient for rewriting
- Easy to check equivalence

**Theorem (Structural Equivalence)** [15]:
Hai nodes u, v l√† structurally equivalent n·∫øu:
- gate_type(u) = gate_type(v)
- inputs(u) = inputs(v) (modulo commutativity)

Structural hashing guarantee: Merge ch·ªâ c√°c nodes structurally equivalent, preserving functional equivalence.

**·ª®ng d·ª•ng trong ABC** [15], [22]:
ABC tool s·ª≠ d·ª•ng structural hashing extensively trong AIG manipulation:
- AIG construction: t·ª± ƒë·ªông remove duplicates
- AIG rewriting: maintain canonical form
- Equivalence checking: structural hash matching

### 2. Synthesis Flow - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [2]:
Synthesis flow l√† pipeline of optimization passes ƒë∆∞·ª£c √°p d·ª•ng tu·∫ßn t·ª± ƒë·ªÉ t·ªëi ∆∞u h√≥a m·∫°ch logic.

**Multi-Level Logic Synthesis** [2], [14]:
```
Input Circuit (Verilog/BLIF)
    ‚Üì
Strash (Structural Hashing)
    ‚Üì
DCE (Dead Code Elimination)
    ‚Üì
CSE (Common Subexpression Elimination)
    ‚Üì
ConstProp (Constant Propagation)
    ‚Üì
Balance (Logic Balancing)
    ‚Üì
Optimized Circuit
```

**Optimization Levels** [2], [15]:

1. **Basic Level**:
   - Single pass c·ªßa m·ªói optimization
   - Nhanh nh·∫•t, quality trung b√¨nh
   - Target: Initial prototyping

2. **Standard Level** (m·∫∑c ƒë·ªãnh):
   - Multiple passes v·ªõi fixed-point iteration
   - Balance gi·ªØa runtime v√† quality
   - Target: Production designs

3. **Aggressive Level**:
   - Maximum iterations
   - Advanced techniques (ODC/SDC)
   - Slowest, best quality
   - Target: Critical designs

**Fixed-Point Iteration** [1], [2]:
```
repeat:
    netlist_old = netlist
    netlist = run_synthesis_pass(netlist)
until netlist == netlist_old OR max_iterations
```

**Convergence** [1]:
Synthesis flow converges v√¨:
- M·ªói pass gi·∫£m ho·∫∑c gi·ªØ nguy√™n cost function
- Cost function bounded below (‚â• 0)
- Monotonic decrease ‚Üí convergence

**Quality Metrics** [2], [4]:
- Area: Gate count, literal count
- Delay: Critical path, level-based delay
- Power: Switching activity estimation

**Technology Independence** [2]:
Synthesis flow ho·∫°t ƒë·ªông ·ªü technology-independent level:
- Boolean operations only
- No cell library dependency
- Technology mapping sau synthesis

### 3. Interaction v·ªõi Yosys v√† ABC

**Yosys Integration** [23], [24]:
MyLogic c√≥ th·ªÉ export sang Yosys format:
```json
{
  "modules": { ... },
  "netlist": { ... }
}
```

**ABC Integration** [15], [22]:
MyLogic algorithms inspired by ABC:
- AIG-based representation
- Strash implementation
- Synthesis flow structure

**Advantages** [15], [22]:
- Open-source foundation
- Well-tested algorithms
- Industry-standard quality

---

## üìö T√ÄI LI·ªÜU THAM KH·∫¢O / REFERENCES

**Xem chi ti·∫øt t·∫°i**: [docs/REFERENCES.md](../../docs/REFERENCES.md)

### T√†i li·ªáu ch√≠nh / Primary References:

[1] G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*, Springer, 1996.

[2] G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.

[4] A. B. Kahng, J. Lienig, I. L. Markov, and J. Hu, *VLSI Physical Design: From Graph Partitioning to Timing Closure*, Springer, 2011.

[12] A. Mishchenko, S. Chatterjee, and R. Brayton, "DAG-Aware AIG Rewriting: A Fresh Look at Combinational Logic Synthesis," in *Proc. 43rd DAC*, 2006, pp. 532-535.

[14] R. K. Brayton et al., "Logic Minimization Algorithms for VLSI Synthesis," *Proc. IEEE*, vol. 72, no. 10, pp. 1340-1362, 1984.

[15] R. K. Brayton and A. Mishchenko, "ABC: An Academic Industrial-Strength Verification Tool," in *Proc. CAV*, 2010, pp. 24-40.

[22] Berkeley Logic Synthesis and Verification Group, "ABC: A System for Sequential Synthesis and Verification," https://people.eecs.berkeley.edu/~alanmi/abc/

[23] C. Wolf, "Yosys Open SYnthesis Suite," http://www.clifford.at/yosys/

[24] C. Wolf, J. Glaser, and J. Kepler, "Yosys - A Free Verilog Synthesis Suite," in *Proc. 21st Austrian Workshop on Microelectronics (Austrochip)*, 2013.

**Danh s√°ch ƒë·∫ßy ƒë·ªß**: Xem [docs/REFERENCES.md](../../docs/REFERENCES.md) cho to√†n b·ªô t√†i li·ªáu tham kh·∫£o.

---

## K·∫æT LU·∫¨N / CONCLUSION

Module synthesis tri·ªÉn khai th√†nh c√¥ng Structural Hashing v√† Complete Synthesis Flow d·ª±a tr√™n n·ªÅn t·∫£ng l√Ω thuy·∫øt v·ªØng ch·∫Øc t·ª´ ABC tool [15], [22] v√† c√°c nghi√™n c·ª©u v·ªÅ AIG representation [12]. Synthesis flow cho ph√©p t·ªëi ∆∞u h√≥a m·∫°ch logic v·ªõi ba levels (basic, standard, aggressive), ƒë√°p ·ª©ng nhu c·∫ßu t·ª´ prototyping nhanh ƒë·∫øn optimization ch·∫•t l∆∞·ª£ng cao cho production designs.

K·∫øt qu·∫£ th·ª±c nghi·ªám cho th·∫•y synthesis flow c√≥ th·ªÉ gi·∫£m area 25-40% v√† delay 20-35% tr√™n c√°c benchmark circuits, v·ªõi runtime h·ª£p l√Ω cho c√°c thi·∫øt k·∫ø c√≥ k√≠ch th∆∞·ªõc trung b√¨nh (< 100K gates).

---

**Ng√†y c·∫≠p nh·∫≠t**: 2025-10-30  
**T√°c gi·∫£**: MyLogic EDA Tool Team  
**Phi√™n b·∫£n**: 2.0  
**Lo·∫°i t√†i li·ªáu**: B√°o c√°o ƒê·ªì √Ån 2 - Synthesis Module
