

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Fri Dec 21 17:11:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56257|  56257|  56257|  56257|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  56256|  56256|       586|          -|          -|    96|    no    |
        | + Loop 1.1              |    584|    584|       146|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    144|    144|        36|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     33|     33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      9|      9|         3|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	9  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1143
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_1, %.loopexit.loopexit ]

ST_2: co_cast7 (8)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:1  %co_cast7 = zext i7 %co to i32

ST_2: co_cast7_cast (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:2  %co_cast7_cast = zext i7 %co to i10

ST_2: tmp_1 (10)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:3  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl3_cast (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:4  %p_shl3_cast = zext i10 %tmp_1 to i11

ST_2: tmp_3 (12)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:5  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl4_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.loopexit:6  %p_shl4_cast = zext i8 %tmp_3 to i11

ST_2: tmp_4 (14)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.loopexit:7  %tmp_4 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_6 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:8  %tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.loopexit:9  %p_shl2_cast = zext i9 %tmp_6 to i10

ST_2: tmp_7 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.loopexit:10  %tmp_7 = sub i10 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_7_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.loopexit:11  %tmp_7_cast = sext i10 %tmp_7 to i11

ST_2: tmp_s (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1153
.loopexit:12  %tmp_s = sub i11 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_12_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.loopexit:13  %tmp_12_cast = sext i11 %tmp_s to i12

ST_2: exitcond1 (21)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:14  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (22)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:16  %co_1 = add i7 %co, 1

ST_2: StgValue_28 (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
.loopexit:17  br i1 %exitcond1, label %4, label %.preheader70.preheader

ST_2: bias_V_addr (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1152
.preheader70.preheader:0  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: StgValue_30 (27)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70.preheader:1  br label %.preheader70

ST_2: StgValue_31 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1183
:0  ret void


 <State 3>: 4.66ns
ST_3: h (29)  [1/1] 0.00ns
.preheader70:0  %h = phi i3 [ %h_1, %3 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:1  %h_cast6_cast = zext i3 %h to i12

ST_3: tmp_10 (31)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:2  %tmp_10 = add i12 %h_cast6_cast, %tmp_12_cast

ST_3: tmp_11 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:3  %tmp_11 = trunc i12 %tmp_10 to i10

ST_3: p_shl5_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_11, i3 0)

ST_3: p_shl6_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_10, i1 false)

ST_3: tmp_12 (35)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:6  %tmp_12 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (36)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_29 (37)  [1/1] 0.00ns
.preheader70:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_41 (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:9  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader69.preheader

ST_3: tmp (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader69.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_43 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69.preheader:1  br label %.preheader69

ST_3: StgValue_44 (113)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.34ns
ST_4: w (43)  [1/1] 0.00ns
.preheader69:0  %w = phi i3 [ %w_1, %2 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:1  %w_cast5_cast = zext i3 %w to i13

ST_4: tmp_13 (45)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:2  %tmp_13 = add i13 %tmp_12, %w_cast5_cast

ST_4: tmp_17_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:3  %tmp_17_cast = zext i13 %tmp_13 to i32

ST_4: output_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_17_cast

ST_4: exitcond3 (48)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_30 (49)  [1/1] 0.00ns
.preheader69:6  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_52 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:7  br i1 %exitcond3, label %3, label %.preheader68.preheader

ST_4: tmp_2 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_54 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68.preheader:1  br label %.preheader68

ST_4: h_1 (110)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1144
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_56 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
:1  br label %.preheader70


 <State 5>: 7.02ns
ST_5: p_s (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

ST_5: m (56)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_1, %.preheader68.loopexit ]

ST_5: m_cast4_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:2  %m_cast4_cast = zext i2 %m to i11

ST_5: tmp_14 (58)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:3  %tmp_14 = add i11 %m_cast4_cast, %tmp_7_cast

ST_5: tmp_15 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_16)
.preheader68:4  %tmp_15 = shl i11 %tmp_14, 2

ST_5: tmp_16 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader68:5  %tmp_16 = sub i11 %tmp_15, %tmp_14

ST_5: exitcond4 (61)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_31 (62)  [1/1] 0.00ns
.preheader68:7  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (63)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:8  %m_1 = add i2 1, %m

ST_5: StgValue_66 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:9  br i1 %exitcond4, label %2, label %.preheader.preheader

ST_5: tmp1 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_5 (68)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader.preheader:2  %tmp_5 = add i4 %tmp1_cast, %tmp

ST_5: tmp_5_cast_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:3  %tmp_5_cast_cast = zext i4 %tmp_5 to i11

ST_5: tmp_17 (70)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:4  %tmp_17 = add i11 %tmp_5_cast_cast, %tmp_4

ST_5: tmp_18 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:5  %tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_17, i3 0)

ST_5: p_shl8_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:6  %p_shl8_cast = zext i14 %tmp_18 to i15

ST_5: tmp_19 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:7  %tmp_19 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_17, i1 false)

ST_5: p_shl9_cast (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:8  %p_shl9_cast = zext i12 %tmp_19 to i15

ST_5: tmp_20 (75)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:9  %tmp_20 = add i15 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_77 (76)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader.preheader:10  br label %.preheader

ST_5: bias_V_load (104)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_5: w_1 (107)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1145
:3  %w_1 = add i3 %w, 1


 <State 6>: 7.96ns
ST_6: p_09_1 (78)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

ST_6: n (79)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_1, %1 ], [ 0, %.preheader.preheader ]

ST_6: n_cast3_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:2  %n_cast3_cast = zext i2 %n to i11

ST_6: tmp_21 (81)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:3  %tmp_21 = add i11 %tmp_16, %n_cast3_cast

ST_6: tmp_25_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:4  %tmp_25_cast = zext i11 %tmp_21 to i32

ST_6: weight_V_addr (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_25_cast

ST_6: exitcond (84)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_32 (85)  [1/1] 0.00ns
.preheader:7  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (86)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_89 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

ST_6: tmp2 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:0  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_6: tmp_8 (91)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
:2  %tmp_8 = add i4 %tmp_2, %tmp2_cast

ST_6: tmp_8_cast_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:3  %tmp_8_cast_cast = zext i4 %tmp_8 to i15

ST_6: tmp_22 (93)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149
:4  %tmp_22 = add i15 %tmp_20, %tmp_8_cast_cast

ST_6: tmp_26_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:5  %tmp_26_cast = zext i15 %tmp_22 to i32

ST_6: input_V_addr (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:6  %input_V_addr = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_26_cast

ST_6: weight_V_load (96)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %input_V_load = load i8* %input_V_addr, align 1

ST_6: StgValue_99 (102)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 7>: 3.25ns
ST_7: weight_V_load (96)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_V_load (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.38ns
ST_8: tmp_9 (98)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:1149
:9  %tmp_9 = mul i8 %weight_V_load, %input_V_load

ST_8: sum_V (99)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:1149
:10  %sum_V = add i8 %p_09_1, %tmp_9

ST_8: StgValue_104 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
:11  br label %.preheader


 <State 9>: 7.88ns
ST_9: bias_V_load (104)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_9: result_V (105)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1152
:1  %result_V = add i8 %bias_V_load, %p_s

ST_9: StgValue_107 (106)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1153
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_9: StgValue_108 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
:4  br label %.preheader69



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10     (br               ) [ 0111111111]
co              (phi              ) [ 0010000000]
co_cast7        (zext             ) [ 0000000000]
co_cast7_cast   (zext             ) [ 0000000000]
tmp_1           (bitconcatenate   ) [ 0000000000]
p_shl3_cast     (zext             ) [ 0000000000]
tmp_3           (bitconcatenate   ) [ 0000000000]
p_shl4_cast     (zext             ) [ 0000000000]
tmp_4           (add              ) [ 0001111111]
tmp_6           (bitconcatenate   ) [ 0000000000]
p_shl2_cast     (zext             ) [ 0000000000]
tmp_7           (sub              ) [ 0000000000]
tmp_7_cast      (sext             ) [ 0001111111]
tmp_s           (sub              ) [ 0000000000]
tmp_12_cast     (sext             ) [ 0001111111]
exitcond1       (icmp             ) [ 0011111111]
empty           (speclooptripcount) [ 0000000000]
co_1            (add              ) [ 0111111111]
StgValue_28     (br               ) [ 0000000000]
bias_V_addr     (getelementptr    ) [ 0001111111]
StgValue_30     (br               ) [ 0011111111]
StgValue_31     (ret              ) [ 0000000000]
h               (phi              ) [ 0001111111]
h_cast6_cast    (zext             ) [ 0000000000]
tmp_10          (add              ) [ 0000000000]
tmp_11          (trunc            ) [ 0000000000]
p_shl5_cast     (bitconcatenate   ) [ 0000000000]
p_shl6_cast     (bitconcatenate   ) [ 0000000000]
tmp_12          (sub              ) [ 0000111111]
exitcond2       (icmp             ) [ 0011111111]
empty_29        (speclooptripcount) [ 0000000000]
StgValue_41     (br               ) [ 0000000000]
tmp             (bitconcatenate   ) [ 0000111111]
StgValue_43     (br               ) [ 0011111111]
StgValue_44     (br               ) [ 0111111111]
w               (phi              ) [ 0000111110]
w_cast5_cast    (zext             ) [ 0000000000]
tmp_13          (add              ) [ 0000000000]
tmp_17_cast     (zext             ) [ 0000000000]
output_V_addr   (getelementptr    ) [ 0000011111]
exitcond3       (icmp             ) [ 0011111111]
empty_30        (speclooptripcount) [ 0000000000]
StgValue_52     (br               ) [ 0000000000]
tmp_2           (bitconcatenate   ) [ 0000011110]
StgValue_54     (br               ) [ 0011111111]
h_1             (add              ) [ 0011111111]
StgValue_56     (br               ) [ 0011111111]
p_s             (phi              ) [ 0000011111]
m               (phi              ) [ 0000010000]
m_cast4_cast    (zext             ) [ 0000000000]
tmp_14          (add              ) [ 0000000000]
tmp_15          (shl              ) [ 0000000000]
tmp_16          (sub              ) [ 0000001110]
exitcond4       (icmp             ) [ 0011111111]
empty_31        (speclooptripcount) [ 0000000000]
m_1             (add              ) [ 0011111111]
StgValue_66     (br               ) [ 0000000000]
tmp1            (xor              ) [ 0000000000]
tmp1_cast       (sext             ) [ 0000000000]
tmp_5           (add              ) [ 0000000000]
tmp_5_cast_cast (zext             ) [ 0000000000]
tmp_17          (add              ) [ 0000000000]
tmp_18          (bitconcatenate   ) [ 0000000000]
p_shl8_cast     (zext             ) [ 0000000000]
tmp_19          (bitconcatenate   ) [ 0000000000]
p_shl9_cast     (zext             ) [ 0000000000]
tmp_20          (add              ) [ 0000001110]
StgValue_77     (br               ) [ 0011111111]
w_1             (add              ) [ 0011100001]
p_09_1          (phi              ) [ 0011111111]
n               (phi              ) [ 0000001000]
n_cast3_cast    (zext             ) [ 0000000000]
tmp_21          (add              ) [ 0000000000]
tmp_25_cast     (zext             ) [ 0000000000]
weight_V_addr   (getelementptr    ) [ 0000000100]
exitcond        (icmp             ) [ 0011111111]
empty_32        (speclooptripcount) [ 0000000000]
n_1             (add              ) [ 0011111111]
StgValue_89     (br               ) [ 0000000000]
tmp2            (xor              ) [ 0000000000]
tmp2_cast       (sext             ) [ 0000000000]
tmp_8           (add              ) [ 0000000000]
tmp_8_cast_cast (zext             ) [ 0000000000]
tmp_22          (add              ) [ 0000000000]
tmp_26_cast     (zext             ) [ 0000000000]
input_V_addr    (getelementptr    ) [ 0000000100]
StgValue_99     (br               ) [ 0011111111]
weight_V_load   (load             ) [ 0000000010]
input_V_load    (load             ) [ 0000000010]
tmp_9           (mul              ) [ 0000000000]
sum_V           (add              ) [ 0011111111]
StgValue_104    (br               ) [ 0011111111]
bias_V_load     (load             ) [ 0000000000]
result_V        (add              ) [ 0000000000]
StgValue_107    (store            ) [ 0000000000]
StgValue_108    (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="bias_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="7" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="output_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="13" slack="0"/>
<pin id="71" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="3"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="weight_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="15" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_107_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="2"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/9 "/>
</bind>
</comp>

<comp id="106" class="1005" name="co_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="co_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="h_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="h_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="w_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="w_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_s_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="8" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="m_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="m_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_09_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_09_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_09_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09_1/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="n_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="n_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="co_cast7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="co_cast7_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_shl3_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl4_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl2_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_12_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="co_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="h_cast6_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast6_cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_10_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="1"/>
<pin id="277" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_11_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_shl5_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl6_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="0"/>
<pin id="301" dir="0" index="1" bw="13" slack="0"/>
<pin id="302" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="w_cast5_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast5_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_13_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="1"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_17_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="h_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="m_cast4_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_14_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="3"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_15_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_16_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="m_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp1_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="2"/>
<pin id="399" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_5_cast_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast_cast/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_17_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="11" slack="3"/>
<pin id="408" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl8_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_19_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl9_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_20_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="w_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="n_cast3_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast3_cast/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_21_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="1"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_25_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="n_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp2_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="2"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_8_cast_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_cast/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_22_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="1"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_26_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="result_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="1"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/9 "/>
</bind>
</comp>

<comp id="508" class="1007" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="0" index="1" bw="8" slack="1"/>
<pin id="511" dir="0" index="2" bw="8" slack="2"/>
<pin id="512" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/8 sum_V/8 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_4_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="3"/>
<pin id="516" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_7_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="3"/>
<pin id="521" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_12_cast_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="1"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="532" class="1005" name="co_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="bias_V_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="3"/>
<pin id="539" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_12_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="13" slack="1"/>
<pin id="544" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="2"/>
<pin id="552" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="555" class="1005" name="output_V_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="2"/>
<pin id="557" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="2"/>
<pin id="565" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="h_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_16_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="1"/>
<pin id="575" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="581" class="1005" name="m_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_20_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="1"/>
<pin id="588" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="591" class="1005" name="w_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="weight_V_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="1"/>
<pin id="598" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="n_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="input_V_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="1"/>
<pin id="611" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="weight_V_load_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="619" class="1005" name="input_V_load_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="624" class="1005" name="sum_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="78" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="85" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="174"><net_src comp="141" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="110" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="195"><net_src comp="110" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="110" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="110" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="204" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="110" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="192" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="204" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="216" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="110" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="110" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="121" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="274" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="283" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="121" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="121" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="133" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="337"><net_src comp="133" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="133" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="117" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="157" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="357" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="157" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="157" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="157" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="12" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="405" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="129" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="180" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="464"><net_src comp="180" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="180" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="180" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="505"><net_src comp="74" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="141" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="513"><net_src comp="164" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="220" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="522"><net_src comp="244" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="527"><net_src comp="254" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="535"><net_src comp="264" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="540"><net_src comp="60" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="545"><net_src comp="299" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="553"><net_src comp="311" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="558"><net_src comp="67" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="566"><net_src comp="339" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="571"><net_src comp="347" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="576"><net_src comp="368" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="584"><net_src comp="380" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="589"><net_src comp="434" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="594"><net_src comp="440" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="599"><net_src comp="78" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="607"><net_src comp="466" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="612"><net_src comp="85" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="617"><net_src comp="92" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="622"><net_src comp="97" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="627"><net_src comp="508" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {9 }
 - Input state : 
	Port: subconv_3x3_8_stride.1 : input_V | {6 7 }
	Port: subconv_3x3_8_stride.1 : weight_V | {6 7 }
	Port: subconv_3x3_8_stride.1 : bias_V | {5 9 }
  - Chain level:
	State 1
	State 2
		co_cast7 : 1
		co_cast7_cast : 1
		tmp_1 : 1
		p_shl3_cast : 2
		tmp_3 : 1
		p_shl4_cast : 2
		tmp_4 : 3
		tmp_6 : 1
		p_shl2_cast : 2
		tmp_7 : 3
		tmp_7_cast : 4
		tmp_s : 3
		tmp_12_cast : 4
		exitcond1 : 1
		co_1 : 1
		StgValue_28 : 2
		bias_V_addr : 2
	State 3
		h_cast6_cast : 1
		tmp_10 : 2
		tmp_11 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_12 : 5
		exitcond2 : 1
		StgValue_41 : 2
		tmp : 1
	State 4
		w_cast5_cast : 1
		tmp_13 : 2
		tmp_17_cast : 3
		output_V_addr : 4
		exitcond3 : 1
		StgValue_52 : 2
		tmp_2 : 1
	State 5
		m_cast4_cast : 1
		tmp_14 : 2
		tmp_15 : 3
		tmp_16 : 3
		exitcond4 : 1
		m_1 : 1
		StgValue_66 : 2
		tmp1 : 1
		tmp1_cast : 1
		tmp_5 : 2
		tmp_5_cast_cast : 3
		tmp_17 : 4
		tmp_18 : 5
		p_shl8_cast : 6
		tmp_19 : 5
		p_shl9_cast : 6
		tmp_20 : 7
	State 6
		n_cast3_cast : 1
		tmp_21 : 2
		tmp_25_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_1 : 1
		StgValue_89 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_8 : 2
		tmp_8_cast_cast : 3
		tmp_22 : 4
		tmp_26_cast : 5
		input_V_addr : 6
		weight_V_load : 5
		input_V_load : 7
	State 7
	State 8
		sum_V : 1
	State 9
		result_V : 1
		StgValue_107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_4_fu_220      |    0    |    35   |    15   |
|          |       co_1_fu_264      |    0    |    26   |    12   |
|          |      tmp_10_fu_274     |    0    |    38   |    16   |
|          |      tmp_13_fu_323     |    0    |    44   |    18   |
|          |       h_1_fu_347       |    0    |    14   |    9    |
|          |      tmp_14_fu_357     |    0    |    35   |    15   |
|          |       m_1_fu_380       |    0    |    11   |    8    |
|    add   |      tmp_5_fu_396      |    0    |    17   |    9    |
|          |      tmp_17_fu_405     |    0    |    38   |    16   |
|          |      tmp_20_fu_434     |    0    |    47   |    19   |
|          |       w_1_fu_440       |    0    |    14   |    9    |
|          |      tmp_21_fu_450     |    0    |    38   |    16   |
|          |       n_1_fu_466       |    0    |    11   |    8    |
|          |      tmp_8_fu_482      |    0    |    17   |    9    |
|          |      tmp_22_fu_491     |    0    |    50   |    20   |
|          |     result_V_fu_501    |    0    |    29   |    13   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_7_fu_238      |    0    |    32   |    14   |
|    sub   |      tmp_s_fu_248      |    0    |    35   |    15   |
|          |      tmp_12_fu_299     |    0    |    44   |    18   |
|          |      tmp_16_fu_368     |    0    |    38   |    16   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond1_fu_258    |    0    |    0    |    4    |
|          |    exitcond2_fu_305    |    0    |    0    |    1    |
|   icmp   |    exitcond3_fu_333    |    0    |    0    |    1    |
|          |    exitcond4_fu_374    |    0    |    0    |    1    |
|          |     exitcond_fu_460    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|    xor   |       tmp1_fu_386      |    0    |    0    |    2    |
|          |       tmp2_fu_472      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_508       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     co_cast7_fu_187    |    0    |    0    |    0    |
|          |  co_cast7_cast_fu_192  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_204   |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_216   |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_234   |    0    |    0    |    0    |
|          |   h_cast6_cast_fu_270  |    0    |    0    |    0    |
|          |   w_cast5_cast_fu_319  |    0    |    0    |    0    |
|   zext   |   tmp_17_cast_fu_328   |    0    |    0    |    0    |
|          |   m_cast4_cast_fu_353  |    0    |    0    |    0    |
|          | tmp_5_cast_cast_fu_401 |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_418   |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_430   |    0    |    0    |    0    |
|          |   n_cast3_cast_fu_446  |    0    |    0    |    0    |
|          |   tmp_25_cast_fu_455   |    0    |    0    |    0    |
|          | tmp_8_cast_cast_fu_487 |    0    |    0    |    0    |
|          |   tmp_26_cast_fu_496   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_196      |    0    |    0    |    0    |
|          |      tmp_3_fu_208      |    0    |    0    |    0    |
|          |      tmp_6_fu_226      |    0    |    0    |    0    |
|          |   p_shl5_cast_fu_283   |    0    |    0    |    0    |
|bitconcatenate|   p_shl6_cast_fu_291   |    0    |    0    |    0    |
|          |       tmp_fu_311       |    0    |    0    |    0    |
|          |      tmp_2_fu_339      |    0    |    0    |    0    |
|          |      tmp_18_fu_410     |    0    |    0    |    0    |
|          |      tmp_19_fu_422     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    tmp_7_cast_fu_244   |    0    |    0    |    0    |
|   sext   |   tmp_12_cast_fu_254   |    0    |    0    |    0    |
|          |    tmp1_cast_fu_392    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_478    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      tmp_11_fu_279     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |      tmp_15_fu_362     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   613   |   287   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| bias_V_addr_reg_537 |    7   |
|     co_1_reg_532    |    7   |
|      co_reg_106     |    7   |
|     h_1_reg_568     |    3   |
|      h_reg_117      |    3   |
| input_V_addr_reg_609|   14   |
| input_V_load_reg_619|    8   |
|     m_1_reg_581     |    2   |
|      m_reg_153      |    2   |
|     n_1_reg_604     |    2   |
|      n_reg_176      |    2   |
|output_V_addr_reg_555|   12   |
|    p_09_1_reg_164   |    8   |
|     p_s_reg_141     |    8   |
|    sum_V_reg_624    |    8   |
| tmp_12_cast_reg_524 |   12   |
|    tmp_12_reg_542   |   13   |
|    tmp_16_reg_573   |   11   |
|    tmp_20_reg_586   |   15   |
|    tmp_2_reg_563    |    4   |
|    tmp_4_reg_514    |   11   |
|  tmp_7_cast_reg_519 |   11   |
|     tmp_reg_550     |    4   |
|     w_1_reg_591     |    3   |
|      w_reg_129      |    3   |
|weight_V_addr_reg_596|   10   |
|weight_V_load_reg_614|    8   |
+---------------------+--------+
|        Total        |   198  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_117    |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_129    |  p0  |   2  |   3  |    6   ||    9    |
|    p_s_reg_141   |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   613  |   287  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   811  |   332  |
+-----------+--------+--------+--------+--------+
