-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlateTop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    i_data_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    i_data_TVALID : IN STD_LOGIC;
    i_data_TREADY : OUT STD_LOGIC;
    i_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    o_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_data_TVALID : OUT STD_LOGIC;
    o_data_TREADY : IN STD_LOGIC;
    o_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    start_V : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of correlateTop is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "correlateTop,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.164000,HLS_SYN_LAT=13,HLS_SYN_TPT=10,HLS_SYN_MEM=0,HLS_SYN_DSP=4,HLS_SYN_FF=20714,HLS_SYN_LUT=10123}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1C52000 : STD_LOGIC_VECTOR (31 downto 0) := "00000001110001010010000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal i_data_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal i_data_data_V_0_vld_in : STD_LOGIC;
    signal i_data_data_V_0_vld_out : STD_LOGIC;
    signal i_data_data_V_0_ack_in : STD_LOGIC;
    signal i_data_data_V_0_ack_out : STD_LOGIC;
    signal i_data_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal i_data_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal i_data_data_V_0_sel_rd : STD_LOGIC := '0';
    signal i_data_data_V_0_sel_wr : STD_LOGIC := '0';
    signal i_data_data_V_0_sel : STD_LOGIC;
    signal i_data_data_V_0_load_A : STD_LOGIC;
    signal i_data_data_V_0_load_B : STD_LOGIC;
    signal i_data_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal i_data_data_V_0_state_cmp_full : STD_LOGIC;
    signal i_data_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal i_data_last_V_0_vld_in : STD_LOGIC;
    signal i_data_last_V_0_vld_out : STD_LOGIC;
    signal i_data_last_V_0_ack_in : STD_LOGIC;
    signal i_data_last_V_0_ack_out : STD_LOGIC;
    signal i_data_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal i_data_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal i_data_last_V_0_sel_rd : STD_LOGIC := '0';
    signal i_data_last_V_0_sel_wr : STD_LOGIC := '0';
    signal i_data_last_V_0_sel : STD_LOGIC;
    signal i_data_last_V_0_load_A : STD_LOGIC;
    signal i_data_last_V_0_load_B : STD_LOGIC;
    signal i_data_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal i_data_last_V_0_state_cmp_full : STD_LOGIC;
    signal o_data_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_data_V_1_vld_in : STD_LOGIC;
    signal o_data_data_V_1_vld_out : STD_LOGIC;
    signal o_data_data_V_1_ack_in : STD_LOGIC;
    signal o_data_data_V_1_ack_out : STD_LOGIC;
    signal o_data_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_data_V_1_sel_rd : STD_LOGIC := '0';
    signal o_data_data_V_1_sel_wr : STD_LOGIC := '0';
    signal o_data_data_V_1_sel : STD_LOGIC;
    signal o_data_data_V_1_load_A : STD_LOGIC;
    signal o_data_data_V_1_load_B : STD_LOGIC;
    signal o_data_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal o_data_data_V_1_state_cmp_full : STD_LOGIC;
    signal o_data_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_last_V_1_vld_in : STD_LOGIC;
    signal o_data_last_V_1_vld_out : STD_LOGIC;
    signal o_data_last_V_1_ack_in : STD_LOGIC;
    signal o_data_last_V_1_ack_out : STD_LOGIC;
    signal o_data_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_last_V_1_sel_rd : STD_LOGIC := '0';
    signal o_data_last_V_1_sel_wr : STD_LOGIC := '0';
    signal o_data_last_V_1_sel : STD_LOGIC;
    signal o_data_last_V_1_load_A : STD_LOGIC;
    signal o_data_last_V_1_load_B : STD_LOGIC;
    signal o_data_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal o_data_last_V_1_state_cmp_full : STD_LOGIC;
    signal currentState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal phaseClass_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal loadCount_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass0_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass0_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass0_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass0_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass1_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass1_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass1_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass1_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass1_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass2_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass2_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass2_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass2_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass2_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass3_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass3_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass3_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass3_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass3_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass4_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass4_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass4_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass4_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass4_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass5_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass5_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass5_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass5_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass5_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass6_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass6_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass6_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass6_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass6_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass7_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass7_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass7_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass7_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass7_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass8_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass8_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass8_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass8_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass8_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass9_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass9_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass9_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass9_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass9_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass10_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass10_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass10_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass10_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass10_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass11_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass11_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass11_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass11_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass11_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass12_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass12_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass12_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass12_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass12_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass13_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass13_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass13_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass13_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass13_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass14_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass14_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass14_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass14_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass14_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass15_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cor_phaseClass15_V_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass15_V_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass15_V_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal cor_phaseClass15_V_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal i_data_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_flag00000000 : BOOLEAN;
    signal currentState_load_reg_1738 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter1_currentState_load_reg_1738 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_flag00000000 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal phaseClass_V_load_reg_1742 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage2_flag00011001 : BOOLEAN;
    signal o_data_last_V_tmp_reg_1748 : STD_LOGIC_VECTOR (0 downto 0);
    signal start_V_read_read_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_flag00011001 : BOOLEAN;
    signal grp_correlator_fu_602_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal op_V_assign_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_flag00011001 : BOOLEAN;
    signal o_data_data_V_tmp_fu_1729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp0_stage3_flag00011011 : BOOLEAN;
    signal ap_block_pp0_stage9_flag00011011 : BOOLEAN;
    signal grp_correlator_fu_602_ap_ce : STD_LOGIC;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage3_flag00011001 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage4_flag00011001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage5_flag00011001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage6_flag00011001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage7_flag00011001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0_ignore_call8 : BOOLEAN;
    signal ap_block_pp0_stage8_flag00011001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal StgValue_27_shiftPhaseClass_fu_1119_newValue_V : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o : STD_LOGIC_VECTOR (20 downto 0);
    signal StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o_ap_vld : STD_LOGIC;
    signal ap_block_pp0_stage4_flag00000000 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal tmp_6_fu_1685_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_4_fu_1660_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2_flag00001001 : BOOLEAN;
    signal ap_block_pp0_stage3_flag00001001 : BOOLEAN;
    signal tmp_7_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_block_pp0_stage1_flag00011011 : BOOLEAN;
    signal ap_block_pp0_stage2_flag00011011 : BOOLEAN;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_flag00011011 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_flag00011011 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_flag00011011 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_flag00011011 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_flag00011011 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_2384 : BOOLEAN;
    signal ap_condition_2388 : BOOLEAN;

    component correlator IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
        cor_phaseClass15_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component shiftPhaseClass IS
    port (
        newValue_V : IN STD_LOGIC_VECTOR (20 downto 0);
        phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
        cor_phaseClass0_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass0_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass0_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass0_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass1_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass1_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass1_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass2_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass2_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass2_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass3_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass3_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass3_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass4_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass4_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass4_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass5_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass5_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass5_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass6_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass6_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass6_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass7_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass7_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass7_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass8_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass8_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass8_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass9_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass9_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass9_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass10_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass10_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass10_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass11_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass11_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass11_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass12_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass12_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass12_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass13_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass13_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass13_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass14_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass14_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass14_V_0_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_14_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_15_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_13_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_12_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_11_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_10_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_9_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_8_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_7_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_6_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_5_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        cor_phaseClass15_V_4_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_3_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_3_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_3_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_2_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_2_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_2_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_1_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_1_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_1_o_ap_vld : OUT STD_LOGIC;
        cor_phaseClass15_V_0_i : IN STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_0_o : OUT STD_LOGIC_VECTOR (20 downto 0);
        cor_phaseClass15_V_0_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_correlator_fu_602 : component correlator
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        phaseClass_V => phaseClass_V_load_reg_1742,
        cor_phaseClass15_V_15 => cor_phaseClass15_V_15,
        cor_phaseClass15_V_14 => cor_phaseClass15_V_14,
        cor_phaseClass15_V_13 => cor_phaseClass15_V_13,
        cor_phaseClass15_V_12 => cor_phaseClass15_V_12,
        cor_phaseClass15_V_11 => cor_phaseClass15_V_11,
        cor_phaseClass15_V_10 => cor_phaseClass15_V_10,
        cor_phaseClass15_V_9 => cor_phaseClass15_V_9,
        cor_phaseClass15_V_8 => cor_phaseClass15_V_8,
        cor_phaseClass15_V_7 => cor_phaseClass15_V_7,
        cor_phaseClass15_V_6 => cor_phaseClass15_V_6,
        cor_phaseClass15_V_5 => cor_phaseClass15_V_5,
        cor_phaseClass15_V_4 => cor_phaseClass15_V_4,
        cor_phaseClass15_V_3 => cor_phaseClass15_V_3,
        cor_phaseClass15_V_2 => cor_phaseClass15_V_2,
        cor_phaseClass15_V_1 => cor_phaseClass15_V_1,
        cor_phaseClass15_V_0 => cor_phaseClass15_V_0,
        cor_phaseClass14_V_15 => cor_phaseClass14_V_15,
        cor_phaseClass14_V_14 => cor_phaseClass14_V_14,
        cor_phaseClass14_V_13 => cor_phaseClass14_V_13,
        cor_phaseClass14_V_12 => cor_phaseClass14_V_12,
        cor_phaseClass14_V_11 => cor_phaseClass14_V_11,
        cor_phaseClass14_V_10 => cor_phaseClass14_V_10,
        cor_phaseClass14_V_9 => cor_phaseClass14_V_9,
        cor_phaseClass14_V_8 => cor_phaseClass14_V_8,
        cor_phaseClass14_V_7 => cor_phaseClass14_V_7,
        cor_phaseClass14_V_6 => cor_phaseClass14_V_6,
        cor_phaseClass14_V_5 => cor_phaseClass14_V_5,
        cor_phaseClass14_V_4 => cor_phaseClass14_V_4,
        cor_phaseClass14_V_3 => cor_phaseClass14_V_3,
        cor_phaseClass14_V_2 => cor_phaseClass14_V_2,
        cor_phaseClass14_V_1 => cor_phaseClass14_V_1,
        cor_phaseClass14_V_0 => cor_phaseClass14_V_0,
        cor_phaseClass13_V_15 => cor_phaseClass13_V_15,
        cor_phaseClass13_V_14 => cor_phaseClass13_V_14,
        cor_phaseClass13_V_13 => cor_phaseClass13_V_13,
        cor_phaseClass13_V_12 => cor_phaseClass13_V_12,
        cor_phaseClass13_V_11 => cor_phaseClass13_V_11,
        cor_phaseClass13_V_10 => cor_phaseClass13_V_10,
        cor_phaseClass13_V_9 => cor_phaseClass13_V_9,
        cor_phaseClass13_V_8 => cor_phaseClass13_V_8,
        cor_phaseClass13_V_7 => cor_phaseClass13_V_7,
        cor_phaseClass13_V_6 => cor_phaseClass13_V_6,
        cor_phaseClass13_V_5 => cor_phaseClass13_V_5,
        cor_phaseClass13_V_4 => cor_phaseClass13_V_4,
        cor_phaseClass13_V_3 => cor_phaseClass13_V_3,
        cor_phaseClass13_V_2 => cor_phaseClass13_V_2,
        cor_phaseClass13_V_1 => cor_phaseClass13_V_1,
        cor_phaseClass13_V_0 => cor_phaseClass13_V_0,
        cor_phaseClass12_V_15 => cor_phaseClass12_V_15,
        cor_phaseClass12_V_14 => cor_phaseClass12_V_14,
        cor_phaseClass12_V_13 => cor_phaseClass12_V_13,
        cor_phaseClass12_V_12 => cor_phaseClass12_V_12,
        cor_phaseClass12_V_11 => cor_phaseClass12_V_11,
        cor_phaseClass12_V_10 => cor_phaseClass12_V_10,
        cor_phaseClass12_V_9 => cor_phaseClass12_V_9,
        cor_phaseClass12_V_8 => cor_phaseClass12_V_8,
        cor_phaseClass12_V_7 => cor_phaseClass12_V_7,
        cor_phaseClass12_V_6 => cor_phaseClass12_V_6,
        cor_phaseClass12_V_5 => cor_phaseClass12_V_5,
        cor_phaseClass12_V_4 => cor_phaseClass12_V_4,
        cor_phaseClass12_V_3 => cor_phaseClass12_V_3,
        cor_phaseClass12_V_2 => cor_phaseClass12_V_2,
        cor_phaseClass12_V_1 => cor_phaseClass12_V_1,
        cor_phaseClass12_V_0 => cor_phaseClass12_V_0,
        cor_phaseClass11_V_15 => cor_phaseClass11_V_15,
        cor_phaseClass11_V_14 => cor_phaseClass11_V_14,
        cor_phaseClass11_V_13 => cor_phaseClass11_V_13,
        cor_phaseClass11_V_12 => cor_phaseClass11_V_12,
        cor_phaseClass11_V_11 => cor_phaseClass11_V_11,
        cor_phaseClass11_V_10 => cor_phaseClass11_V_10,
        cor_phaseClass11_V_9 => cor_phaseClass11_V_9,
        cor_phaseClass11_V_8 => cor_phaseClass11_V_8,
        cor_phaseClass11_V_7 => cor_phaseClass11_V_7,
        cor_phaseClass11_V_6 => cor_phaseClass11_V_6,
        cor_phaseClass11_V_5 => cor_phaseClass11_V_5,
        cor_phaseClass11_V_4 => cor_phaseClass11_V_4,
        cor_phaseClass11_V_3 => cor_phaseClass11_V_3,
        cor_phaseClass11_V_2 => cor_phaseClass11_V_2,
        cor_phaseClass11_V_1 => cor_phaseClass11_V_1,
        cor_phaseClass11_V_0 => cor_phaseClass11_V_0,
        cor_phaseClass10_V_15 => cor_phaseClass10_V_15,
        cor_phaseClass10_V_14 => cor_phaseClass10_V_14,
        cor_phaseClass10_V_13 => cor_phaseClass10_V_13,
        cor_phaseClass10_V_12 => cor_phaseClass10_V_12,
        cor_phaseClass10_V_11 => cor_phaseClass10_V_11,
        cor_phaseClass10_V_10 => cor_phaseClass10_V_10,
        cor_phaseClass10_V_9 => cor_phaseClass10_V_9,
        cor_phaseClass10_V_8 => cor_phaseClass10_V_8,
        cor_phaseClass10_V_7 => cor_phaseClass10_V_7,
        cor_phaseClass10_V_6 => cor_phaseClass10_V_6,
        cor_phaseClass10_V_5 => cor_phaseClass10_V_5,
        cor_phaseClass10_V_4 => cor_phaseClass10_V_4,
        cor_phaseClass10_V_3 => cor_phaseClass10_V_3,
        cor_phaseClass10_V_2 => cor_phaseClass10_V_2,
        cor_phaseClass10_V_1 => cor_phaseClass10_V_1,
        cor_phaseClass10_V_0 => cor_phaseClass10_V_0,
        cor_phaseClass9_V_15 => cor_phaseClass9_V_15,
        cor_phaseClass9_V_14 => cor_phaseClass9_V_14,
        cor_phaseClass9_V_13 => cor_phaseClass9_V_13,
        cor_phaseClass9_V_12 => cor_phaseClass9_V_12,
        cor_phaseClass9_V_11 => cor_phaseClass9_V_11,
        cor_phaseClass9_V_10 => cor_phaseClass9_V_10,
        cor_phaseClass9_V_9 => cor_phaseClass9_V_9,
        cor_phaseClass9_V_8 => cor_phaseClass9_V_8,
        cor_phaseClass9_V_7 => cor_phaseClass9_V_7,
        cor_phaseClass9_V_6 => cor_phaseClass9_V_6,
        cor_phaseClass9_V_5 => cor_phaseClass9_V_5,
        cor_phaseClass9_V_4 => cor_phaseClass9_V_4,
        cor_phaseClass9_V_3 => cor_phaseClass9_V_3,
        cor_phaseClass9_V_2 => cor_phaseClass9_V_2,
        cor_phaseClass9_V_1 => cor_phaseClass9_V_1,
        cor_phaseClass9_V_0 => cor_phaseClass9_V_0,
        cor_phaseClass8_V_15 => cor_phaseClass8_V_15,
        cor_phaseClass8_V_14 => cor_phaseClass8_V_14,
        cor_phaseClass8_V_13 => cor_phaseClass8_V_13,
        cor_phaseClass8_V_12 => cor_phaseClass8_V_12,
        cor_phaseClass8_V_11 => cor_phaseClass8_V_11,
        cor_phaseClass8_V_10 => cor_phaseClass8_V_10,
        cor_phaseClass8_V_9 => cor_phaseClass8_V_9,
        cor_phaseClass8_V_8 => cor_phaseClass8_V_8,
        cor_phaseClass8_V_7 => cor_phaseClass8_V_7,
        cor_phaseClass8_V_6 => cor_phaseClass8_V_6,
        cor_phaseClass8_V_5 => cor_phaseClass8_V_5,
        cor_phaseClass8_V_4 => cor_phaseClass8_V_4,
        cor_phaseClass8_V_3 => cor_phaseClass8_V_3,
        cor_phaseClass8_V_2 => cor_phaseClass8_V_2,
        cor_phaseClass8_V_1 => cor_phaseClass8_V_1,
        cor_phaseClass8_V_0 => cor_phaseClass8_V_0,
        cor_phaseClass7_V_15 => cor_phaseClass7_V_15,
        cor_phaseClass7_V_14 => cor_phaseClass7_V_14,
        cor_phaseClass7_V_13 => cor_phaseClass7_V_13,
        cor_phaseClass7_V_12 => cor_phaseClass7_V_12,
        cor_phaseClass7_V_11 => cor_phaseClass7_V_11,
        cor_phaseClass7_V_10 => cor_phaseClass7_V_10,
        cor_phaseClass7_V_9 => cor_phaseClass7_V_9,
        cor_phaseClass7_V_8 => cor_phaseClass7_V_8,
        cor_phaseClass7_V_7 => cor_phaseClass7_V_7,
        cor_phaseClass7_V_6 => cor_phaseClass7_V_6,
        cor_phaseClass7_V_5 => cor_phaseClass7_V_5,
        cor_phaseClass7_V_4 => cor_phaseClass7_V_4,
        cor_phaseClass7_V_3 => cor_phaseClass7_V_3,
        cor_phaseClass7_V_2 => cor_phaseClass7_V_2,
        cor_phaseClass7_V_1 => cor_phaseClass7_V_1,
        cor_phaseClass7_V_0 => cor_phaseClass7_V_0,
        cor_phaseClass6_V_15 => cor_phaseClass6_V_15,
        cor_phaseClass6_V_14 => cor_phaseClass6_V_14,
        cor_phaseClass6_V_13 => cor_phaseClass6_V_13,
        cor_phaseClass6_V_12 => cor_phaseClass6_V_12,
        cor_phaseClass6_V_11 => cor_phaseClass6_V_11,
        cor_phaseClass6_V_10 => cor_phaseClass6_V_10,
        cor_phaseClass6_V_9 => cor_phaseClass6_V_9,
        cor_phaseClass6_V_8 => cor_phaseClass6_V_8,
        cor_phaseClass6_V_7 => cor_phaseClass6_V_7,
        cor_phaseClass6_V_6 => cor_phaseClass6_V_6,
        cor_phaseClass6_V_5 => cor_phaseClass6_V_5,
        cor_phaseClass6_V_4 => cor_phaseClass6_V_4,
        cor_phaseClass6_V_3 => cor_phaseClass6_V_3,
        cor_phaseClass6_V_2 => cor_phaseClass6_V_2,
        cor_phaseClass6_V_1 => cor_phaseClass6_V_1,
        cor_phaseClass6_V_0 => cor_phaseClass6_V_0,
        cor_phaseClass5_V_15 => cor_phaseClass5_V_15,
        cor_phaseClass5_V_14 => cor_phaseClass5_V_14,
        cor_phaseClass5_V_13 => cor_phaseClass5_V_13,
        cor_phaseClass5_V_12 => cor_phaseClass5_V_12,
        cor_phaseClass5_V_11 => cor_phaseClass5_V_11,
        cor_phaseClass5_V_10 => cor_phaseClass5_V_10,
        cor_phaseClass5_V_9 => cor_phaseClass5_V_9,
        cor_phaseClass5_V_8 => cor_phaseClass5_V_8,
        cor_phaseClass5_V_7 => cor_phaseClass5_V_7,
        cor_phaseClass5_V_6 => cor_phaseClass5_V_6,
        cor_phaseClass5_V_5 => cor_phaseClass5_V_5,
        cor_phaseClass5_V_4 => cor_phaseClass5_V_4,
        cor_phaseClass5_V_3 => cor_phaseClass5_V_3,
        cor_phaseClass5_V_2 => cor_phaseClass5_V_2,
        cor_phaseClass5_V_1 => cor_phaseClass5_V_1,
        cor_phaseClass5_V_0 => cor_phaseClass5_V_0,
        cor_phaseClass4_V_15 => cor_phaseClass4_V_15,
        cor_phaseClass4_V_14 => cor_phaseClass4_V_14,
        cor_phaseClass4_V_13 => cor_phaseClass4_V_13,
        cor_phaseClass4_V_12 => cor_phaseClass4_V_12,
        cor_phaseClass4_V_11 => cor_phaseClass4_V_11,
        cor_phaseClass4_V_10 => cor_phaseClass4_V_10,
        cor_phaseClass4_V_9 => cor_phaseClass4_V_9,
        cor_phaseClass4_V_8 => cor_phaseClass4_V_8,
        cor_phaseClass4_V_7 => cor_phaseClass4_V_7,
        cor_phaseClass4_V_6 => cor_phaseClass4_V_6,
        cor_phaseClass4_V_5 => cor_phaseClass4_V_5,
        cor_phaseClass4_V_4 => cor_phaseClass4_V_4,
        cor_phaseClass4_V_3 => cor_phaseClass4_V_3,
        cor_phaseClass4_V_2 => cor_phaseClass4_V_2,
        cor_phaseClass4_V_1 => cor_phaseClass4_V_1,
        cor_phaseClass4_V_0 => cor_phaseClass4_V_0,
        cor_phaseClass3_V_15 => cor_phaseClass3_V_15,
        cor_phaseClass3_V_14 => cor_phaseClass3_V_14,
        cor_phaseClass3_V_13 => cor_phaseClass3_V_13,
        cor_phaseClass3_V_12 => cor_phaseClass3_V_12,
        cor_phaseClass3_V_11 => cor_phaseClass3_V_11,
        cor_phaseClass3_V_10 => cor_phaseClass3_V_10,
        cor_phaseClass3_V_9 => cor_phaseClass3_V_9,
        cor_phaseClass3_V_8 => cor_phaseClass3_V_8,
        cor_phaseClass3_V_7 => cor_phaseClass3_V_7,
        cor_phaseClass3_V_6 => cor_phaseClass3_V_6,
        cor_phaseClass3_V_5 => cor_phaseClass3_V_5,
        cor_phaseClass3_V_4 => cor_phaseClass3_V_4,
        cor_phaseClass3_V_3 => cor_phaseClass3_V_3,
        cor_phaseClass3_V_2 => cor_phaseClass3_V_2,
        cor_phaseClass3_V_1 => cor_phaseClass3_V_1,
        cor_phaseClass3_V_0 => cor_phaseClass3_V_0,
        cor_phaseClass2_V_15 => cor_phaseClass2_V_15,
        cor_phaseClass2_V_14 => cor_phaseClass2_V_14,
        cor_phaseClass2_V_13 => cor_phaseClass2_V_13,
        cor_phaseClass2_V_12 => cor_phaseClass2_V_12,
        cor_phaseClass2_V_11 => cor_phaseClass2_V_11,
        cor_phaseClass2_V_10 => cor_phaseClass2_V_10,
        cor_phaseClass2_V_9 => cor_phaseClass2_V_9,
        cor_phaseClass2_V_8 => cor_phaseClass2_V_8,
        cor_phaseClass2_V_7 => cor_phaseClass2_V_7,
        cor_phaseClass2_V_6 => cor_phaseClass2_V_6,
        cor_phaseClass2_V_5 => cor_phaseClass2_V_5,
        cor_phaseClass2_V_4 => cor_phaseClass2_V_4,
        cor_phaseClass2_V_3 => cor_phaseClass2_V_3,
        cor_phaseClass2_V_2 => cor_phaseClass2_V_2,
        cor_phaseClass2_V_1 => cor_phaseClass2_V_1,
        cor_phaseClass2_V_0 => cor_phaseClass2_V_0,
        cor_phaseClass1_V_15 => cor_phaseClass1_V_15,
        cor_phaseClass1_V_14 => cor_phaseClass1_V_14,
        cor_phaseClass1_V_13 => cor_phaseClass1_V_13,
        cor_phaseClass1_V_12 => cor_phaseClass1_V_12,
        cor_phaseClass1_V_11 => cor_phaseClass1_V_11,
        cor_phaseClass1_V_10 => cor_phaseClass1_V_10,
        cor_phaseClass1_V_9 => cor_phaseClass1_V_9,
        cor_phaseClass1_V_8 => cor_phaseClass1_V_8,
        cor_phaseClass1_V_7 => cor_phaseClass1_V_7,
        cor_phaseClass1_V_6 => cor_phaseClass1_V_6,
        cor_phaseClass1_V_5 => cor_phaseClass1_V_5,
        cor_phaseClass1_V_4 => cor_phaseClass1_V_4,
        cor_phaseClass1_V_3 => cor_phaseClass1_V_3,
        cor_phaseClass1_V_2 => cor_phaseClass1_V_2,
        cor_phaseClass1_V_1 => cor_phaseClass1_V_1,
        cor_phaseClass1_V_0 => cor_phaseClass1_V_0,
        cor_phaseClass0_V_15 => cor_phaseClass0_V_15,
        cor_phaseClass0_V_14 => cor_phaseClass0_V_14,
        cor_phaseClass0_V_13 => cor_phaseClass0_V_13,
        cor_phaseClass0_V_12 => cor_phaseClass0_V_12,
        cor_phaseClass0_V_11 => cor_phaseClass0_V_11,
        cor_phaseClass0_V_10 => cor_phaseClass0_V_10,
        cor_phaseClass0_V_9 => cor_phaseClass0_V_9,
        cor_phaseClass0_V_8 => cor_phaseClass0_V_8,
        cor_phaseClass0_V_7 => cor_phaseClass0_V_7,
        cor_phaseClass0_V_6 => cor_phaseClass0_V_6,
        cor_phaseClass0_V_5 => cor_phaseClass0_V_5,
        cor_phaseClass0_V_4 => cor_phaseClass0_V_4,
        cor_phaseClass0_V_3 => cor_phaseClass0_V_3,
        cor_phaseClass0_V_2 => cor_phaseClass0_V_2,
        cor_phaseClass0_V_1 => cor_phaseClass0_V_1,
        cor_phaseClass0_V_0 => cor_phaseClass0_V_0,
        ap_return => grp_correlator_fu_602_ap_return,
        ap_ce => grp_correlator_fu_602_ap_ce);

    StgValue_27_shiftPhaseClass_fu_1119 : component shiftPhaseClass
    port map (
        newValue_V => StgValue_27_shiftPhaseClass_fu_1119_newValue_V,
        phaseClass_V => phaseClass_V,
        cor_phaseClass0_V_14_i => cor_phaseClass0_V_14,
        cor_phaseClass0_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o,
        cor_phaseClass0_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o_ap_vld,
        cor_phaseClass0_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15,
        cor_phaseClass0_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15_ap_vld,
        cor_phaseClass0_V_13_i => cor_phaseClass0_V_13,
        cor_phaseClass0_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o,
        cor_phaseClass0_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o_ap_vld,
        cor_phaseClass0_V_12_i => cor_phaseClass0_V_12,
        cor_phaseClass0_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o,
        cor_phaseClass0_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o_ap_vld,
        cor_phaseClass0_V_11_i => cor_phaseClass0_V_11,
        cor_phaseClass0_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o,
        cor_phaseClass0_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o_ap_vld,
        cor_phaseClass0_V_10_i => cor_phaseClass0_V_10,
        cor_phaseClass0_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o,
        cor_phaseClass0_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o_ap_vld,
        cor_phaseClass0_V_9_i => cor_phaseClass0_V_9,
        cor_phaseClass0_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o,
        cor_phaseClass0_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o_ap_vld,
        cor_phaseClass0_V_8_i => cor_phaseClass0_V_8,
        cor_phaseClass0_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o,
        cor_phaseClass0_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o_ap_vld,
        cor_phaseClass0_V_7_i => cor_phaseClass0_V_7,
        cor_phaseClass0_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o,
        cor_phaseClass0_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o_ap_vld,
        cor_phaseClass0_V_6_i => cor_phaseClass0_V_6,
        cor_phaseClass0_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o,
        cor_phaseClass0_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o_ap_vld,
        cor_phaseClass0_V_5_i => cor_phaseClass0_V_5,
        cor_phaseClass0_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o,
        cor_phaseClass0_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o_ap_vld,
        cor_phaseClass0_V_4_i => cor_phaseClass0_V_4,
        cor_phaseClass0_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o,
        cor_phaseClass0_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o_ap_vld,
        cor_phaseClass0_V_3_i => cor_phaseClass0_V_3,
        cor_phaseClass0_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o,
        cor_phaseClass0_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o_ap_vld,
        cor_phaseClass0_V_2_i => cor_phaseClass0_V_2,
        cor_phaseClass0_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o,
        cor_phaseClass0_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o_ap_vld,
        cor_phaseClass0_V_1_i => cor_phaseClass0_V_1,
        cor_phaseClass0_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o,
        cor_phaseClass0_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o_ap_vld,
        cor_phaseClass0_V_0_i => cor_phaseClass0_V_0,
        cor_phaseClass0_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o,
        cor_phaseClass0_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o_ap_vld,
        cor_phaseClass1_V_14_i => cor_phaseClass1_V_14,
        cor_phaseClass1_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o,
        cor_phaseClass1_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o_ap_vld,
        cor_phaseClass1_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15,
        cor_phaseClass1_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15_ap_vld,
        cor_phaseClass1_V_13_i => cor_phaseClass1_V_13,
        cor_phaseClass1_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o,
        cor_phaseClass1_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o_ap_vld,
        cor_phaseClass1_V_12_i => cor_phaseClass1_V_12,
        cor_phaseClass1_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o,
        cor_phaseClass1_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o_ap_vld,
        cor_phaseClass1_V_11_i => cor_phaseClass1_V_11,
        cor_phaseClass1_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o,
        cor_phaseClass1_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o_ap_vld,
        cor_phaseClass1_V_10_i => cor_phaseClass1_V_10,
        cor_phaseClass1_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o,
        cor_phaseClass1_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o_ap_vld,
        cor_phaseClass1_V_9_i => cor_phaseClass1_V_9,
        cor_phaseClass1_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o,
        cor_phaseClass1_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o_ap_vld,
        cor_phaseClass1_V_8_i => cor_phaseClass1_V_8,
        cor_phaseClass1_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o,
        cor_phaseClass1_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o_ap_vld,
        cor_phaseClass1_V_7_i => cor_phaseClass1_V_7,
        cor_phaseClass1_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o,
        cor_phaseClass1_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o_ap_vld,
        cor_phaseClass1_V_6_i => cor_phaseClass1_V_6,
        cor_phaseClass1_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o,
        cor_phaseClass1_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o_ap_vld,
        cor_phaseClass1_V_5_i => cor_phaseClass1_V_5,
        cor_phaseClass1_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o,
        cor_phaseClass1_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o_ap_vld,
        cor_phaseClass1_V_4_i => cor_phaseClass1_V_4,
        cor_phaseClass1_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o,
        cor_phaseClass1_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o_ap_vld,
        cor_phaseClass1_V_3_i => cor_phaseClass1_V_3,
        cor_phaseClass1_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o,
        cor_phaseClass1_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o_ap_vld,
        cor_phaseClass1_V_2_i => cor_phaseClass1_V_2,
        cor_phaseClass1_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o,
        cor_phaseClass1_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o_ap_vld,
        cor_phaseClass1_V_1_i => cor_phaseClass1_V_1,
        cor_phaseClass1_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o,
        cor_phaseClass1_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o_ap_vld,
        cor_phaseClass1_V_0_i => cor_phaseClass1_V_0,
        cor_phaseClass1_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o,
        cor_phaseClass1_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o_ap_vld,
        cor_phaseClass2_V_14_i => cor_phaseClass2_V_14,
        cor_phaseClass2_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o,
        cor_phaseClass2_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o_ap_vld,
        cor_phaseClass2_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15,
        cor_phaseClass2_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15_ap_vld,
        cor_phaseClass2_V_13_i => cor_phaseClass2_V_13,
        cor_phaseClass2_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o,
        cor_phaseClass2_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o_ap_vld,
        cor_phaseClass2_V_12_i => cor_phaseClass2_V_12,
        cor_phaseClass2_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o,
        cor_phaseClass2_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o_ap_vld,
        cor_phaseClass2_V_11_i => cor_phaseClass2_V_11,
        cor_phaseClass2_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o,
        cor_phaseClass2_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o_ap_vld,
        cor_phaseClass2_V_10_i => cor_phaseClass2_V_10,
        cor_phaseClass2_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o,
        cor_phaseClass2_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o_ap_vld,
        cor_phaseClass2_V_9_i => cor_phaseClass2_V_9,
        cor_phaseClass2_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o,
        cor_phaseClass2_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o_ap_vld,
        cor_phaseClass2_V_8_i => cor_phaseClass2_V_8,
        cor_phaseClass2_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o,
        cor_phaseClass2_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o_ap_vld,
        cor_phaseClass2_V_7_i => cor_phaseClass2_V_7,
        cor_phaseClass2_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o,
        cor_phaseClass2_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o_ap_vld,
        cor_phaseClass2_V_6_i => cor_phaseClass2_V_6,
        cor_phaseClass2_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o,
        cor_phaseClass2_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o_ap_vld,
        cor_phaseClass2_V_5_i => cor_phaseClass2_V_5,
        cor_phaseClass2_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o,
        cor_phaseClass2_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o_ap_vld,
        cor_phaseClass2_V_4_i => cor_phaseClass2_V_4,
        cor_phaseClass2_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o,
        cor_phaseClass2_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o_ap_vld,
        cor_phaseClass2_V_3_i => cor_phaseClass2_V_3,
        cor_phaseClass2_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o,
        cor_phaseClass2_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o_ap_vld,
        cor_phaseClass2_V_2_i => cor_phaseClass2_V_2,
        cor_phaseClass2_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o,
        cor_phaseClass2_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o_ap_vld,
        cor_phaseClass2_V_1_i => cor_phaseClass2_V_1,
        cor_phaseClass2_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o,
        cor_phaseClass2_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o_ap_vld,
        cor_phaseClass2_V_0_i => cor_phaseClass2_V_0,
        cor_phaseClass2_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o,
        cor_phaseClass2_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o_ap_vld,
        cor_phaseClass3_V_14_i => cor_phaseClass3_V_14,
        cor_phaseClass3_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o,
        cor_phaseClass3_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o_ap_vld,
        cor_phaseClass3_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15,
        cor_phaseClass3_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15_ap_vld,
        cor_phaseClass3_V_13_i => cor_phaseClass3_V_13,
        cor_phaseClass3_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o,
        cor_phaseClass3_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o_ap_vld,
        cor_phaseClass3_V_12_i => cor_phaseClass3_V_12,
        cor_phaseClass3_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o,
        cor_phaseClass3_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o_ap_vld,
        cor_phaseClass3_V_11_i => cor_phaseClass3_V_11,
        cor_phaseClass3_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o,
        cor_phaseClass3_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o_ap_vld,
        cor_phaseClass3_V_10_i => cor_phaseClass3_V_10,
        cor_phaseClass3_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o,
        cor_phaseClass3_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o_ap_vld,
        cor_phaseClass3_V_9_i => cor_phaseClass3_V_9,
        cor_phaseClass3_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o,
        cor_phaseClass3_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o_ap_vld,
        cor_phaseClass3_V_8_i => cor_phaseClass3_V_8,
        cor_phaseClass3_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o,
        cor_phaseClass3_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o_ap_vld,
        cor_phaseClass3_V_7_i => cor_phaseClass3_V_7,
        cor_phaseClass3_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o,
        cor_phaseClass3_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o_ap_vld,
        cor_phaseClass3_V_6_i => cor_phaseClass3_V_6,
        cor_phaseClass3_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o,
        cor_phaseClass3_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o_ap_vld,
        cor_phaseClass3_V_5_i => cor_phaseClass3_V_5,
        cor_phaseClass3_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o,
        cor_phaseClass3_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o_ap_vld,
        cor_phaseClass3_V_4_i => cor_phaseClass3_V_4,
        cor_phaseClass3_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o,
        cor_phaseClass3_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o_ap_vld,
        cor_phaseClass3_V_3_i => cor_phaseClass3_V_3,
        cor_phaseClass3_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o,
        cor_phaseClass3_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o_ap_vld,
        cor_phaseClass3_V_2_i => cor_phaseClass3_V_2,
        cor_phaseClass3_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o,
        cor_phaseClass3_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o_ap_vld,
        cor_phaseClass3_V_1_i => cor_phaseClass3_V_1,
        cor_phaseClass3_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o,
        cor_phaseClass3_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o_ap_vld,
        cor_phaseClass3_V_0_i => cor_phaseClass3_V_0,
        cor_phaseClass3_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o,
        cor_phaseClass3_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o_ap_vld,
        cor_phaseClass4_V_14_i => cor_phaseClass4_V_14,
        cor_phaseClass4_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o,
        cor_phaseClass4_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o_ap_vld,
        cor_phaseClass4_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15,
        cor_phaseClass4_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15_ap_vld,
        cor_phaseClass4_V_13_i => cor_phaseClass4_V_13,
        cor_phaseClass4_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o,
        cor_phaseClass4_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o_ap_vld,
        cor_phaseClass4_V_12_i => cor_phaseClass4_V_12,
        cor_phaseClass4_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o,
        cor_phaseClass4_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o_ap_vld,
        cor_phaseClass4_V_11_i => cor_phaseClass4_V_11,
        cor_phaseClass4_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o,
        cor_phaseClass4_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o_ap_vld,
        cor_phaseClass4_V_10_i => cor_phaseClass4_V_10,
        cor_phaseClass4_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o,
        cor_phaseClass4_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o_ap_vld,
        cor_phaseClass4_V_9_i => cor_phaseClass4_V_9,
        cor_phaseClass4_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o,
        cor_phaseClass4_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o_ap_vld,
        cor_phaseClass4_V_8_i => cor_phaseClass4_V_8,
        cor_phaseClass4_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o,
        cor_phaseClass4_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o_ap_vld,
        cor_phaseClass4_V_7_i => cor_phaseClass4_V_7,
        cor_phaseClass4_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o,
        cor_phaseClass4_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o_ap_vld,
        cor_phaseClass4_V_6_i => cor_phaseClass4_V_6,
        cor_phaseClass4_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o,
        cor_phaseClass4_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o_ap_vld,
        cor_phaseClass4_V_5_i => cor_phaseClass4_V_5,
        cor_phaseClass4_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o,
        cor_phaseClass4_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o_ap_vld,
        cor_phaseClass4_V_4_i => cor_phaseClass4_V_4,
        cor_phaseClass4_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o,
        cor_phaseClass4_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o_ap_vld,
        cor_phaseClass4_V_3_i => cor_phaseClass4_V_3,
        cor_phaseClass4_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o,
        cor_phaseClass4_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o_ap_vld,
        cor_phaseClass4_V_2_i => cor_phaseClass4_V_2,
        cor_phaseClass4_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o,
        cor_phaseClass4_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o_ap_vld,
        cor_phaseClass4_V_1_i => cor_phaseClass4_V_1,
        cor_phaseClass4_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o,
        cor_phaseClass4_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o_ap_vld,
        cor_phaseClass4_V_0_i => cor_phaseClass4_V_0,
        cor_phaseClass4_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o,
        cor_phaseClass4_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o_ap_vld,
        cor_phaseClass5_V_14_i => cor_phaseClass5_V_14,
        cor_phaseClass5_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o,
        cor_phaseClass5_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o_ap_vld,
        cor_phaseClass5_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15,
        cor_phaseClass5_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15_ap_vld,
        cor_phaseClass5_V_13_i => cor_phaseClass5_V_13,
        cor_phaseClass5_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o,
        cor_phaseClass5_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o_ap_vld,
        cor_phaseClass5_V_12_i => cor_phaseClass5_V_12,
        cor_phaseClass5_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o,
        cor_phaseClass5_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o_ap_vld,
        cor_phaseClass5_V_11_i => cor_phaseClass5_V_11,
        cor_phaseClass5_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o,
        cor_phaseClass5_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o_ap_vld,
        cor_phaseClass5_V_10_i => cor_phaseClass5_V_10,
        cor_phaseClass5_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o,
        cor_phaseClass5_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o_ap_vld,
        cor_phaseClass5_V_9_i => cor_phaseClass5_V_9,
        cor_phaseClass5_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o,
        cor_phaseClass5_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o_ap_vld,
        cor_phaseClass5_V_8_i => cor_phaseClass5_V_8,
        cor_phaseClass5_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o,
        cor_phaseClass5_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o_ap_vld,
        cor_phaseClass5_V_7_i => cor_phaseClass5_V_7,
        cor_phaseClass5_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o,
        cor_phaseClass5_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o_ap_vld,
        cor_phaseClass5_V_6_i => cor_phaseClass5_V_6,
        cor_phaseClass5_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o,
        cor_phaseClass5_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o_ap_vld,
        cor_phaseClass5_V_5_i => cor_phaseClass5_V_5,
        cor_phaseClass5_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o,
        cor_phaseClass5_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o_ap_vld,
        cor_phaseClass5_V_4_i => cor_phaseClass5_V_4,
        cor_phaseClass5_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o,
        cor_phaseClass5_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o_ap_vld,
        cor_phaseClass5_V_3_i => cor_phaseClass5_V_3,
        cor_phaseClass5_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o,
        cor_phaseClass5_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o_ap_vld,
        cor_phaseClass5_V_2_i => cor_phaseClass5_V_2,
        cor_phaseClass5_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o,
        cor_phaseClass5_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o_ap_vld,
        cor_phaseClass5_V_1_i => cor_phaseClass5_V_1,
        cor_phaseClass5_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o,
        cor_phaseClass5_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o_ap_vld,
        cor_phaseClass5_V_0_i => cor_phaseClass5_V_0,
        cor_phaseClass5_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o,
        cor_phaseClass5_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o_ap_vld,
        cor_phaseClass6_V_14_i => cor_phaseClass6_V_14,
        cor_phaseClass6_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o,
        cor_phaseClass6_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o_ap_vld,
        cor_phaseClass6_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15,
        cor_phaseClass6_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15_ap_vld,
        cor_phaseClass6_V_13_i => cor_phaseClass6_V_13,
        cor_phaseClass6_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o,
        cor_phaseClass6_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o_ap_vld,
        cor_phaseClass6_V_12_i => cor_phaseClass6_V_12,
        cor_phaseClass6_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o,
        cor_phaseClass6_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o_ap_vld,
        cor_phaseClass6_V_11_i => cor_phaseClass6_V_11,
        cor_phaseClass6_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o,
        cor_phaseClass6_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o_ap_vld,
        cor_phaseClass6_V_10_i => cor_phaseClass6_V_10,
        cor_phaseClass6_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o,
        cor_phaseClass6_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o_ap_vld,
        cor_phaseClass6_V_9_i => cor_phaseClass6_V_9,
        cor_phaseClass6_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o,
        cor_phaseClass6_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o_ap_vld,
        cor_phaseClass6_V_8_i => cor_phaseClass6_V_8,
        cor_phaseClass6_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o,
        cor_phaseClass6_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o_ap_vld,
        cor_phaseClass6_V_7_i => cor_phaseClass6_V_7,
        cor_phaseClass6_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o,
        cor_phaseClass6_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o_ap_vld,
        cor_phaseClass6_V_6_i => cor_phaseClass6_V_6,
        cor_phaseClass6_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o,
        cor_phaseClass6_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o_ap_vld,
        cor_phaseClass6_V_5_i => cor_phaseClass6_V_5,
        cor_phaseClass6_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o,
        cor_phaseClass6_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o_ap_vld,
        cor_phaseClass6_V_4_i => cor_phaseClass6_V_4,
        cor_phaseClass6_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o,
        cor_phaseClass6_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o_ap_vld,
        cor_phaseClass6_V_3_i => cor_phaseClass6_V_3,
        cor_phaseClass6_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o,
        cor_phaseClass6_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o_ap_vld,
        cor_phaseClass6_V_2_i => cor_phaseClass6_V_2,
        cor_phaseClass6_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o,
        cor_phaseClass6_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o_ap_vld,
        cor_phaseClass6_V_1_i => cor_phaseClass6_V_1,
        cor_phaseClass6_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o,
        cor_phaseClass6_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o_ap_vld,
        cor_phaseClass6_V_0_i => cor_phaseClass6_V_0,
        cor_phaseClass6_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o,
        cor_phaseClass6_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o_ap_vld,
        cor_phaseClass7_V_14_i => cor_phaseClass7_V_14,
        cor_phaseClass7_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o,
        cor_phaseClass7_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o_ap_vld,
        cor_phaseClass7_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15,
        cor_phaseClass7_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15_ap_vld,
        cor_phaseClass7_V_13_i => cor_phaseClass7_V_13,
        cor_phaseClass7_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o,
        cor_phaseClass7_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o_ap_vld,
        cor_phaseClass7_V_12_i => cor_phaseClass7_V_12,
        cor_phaseClass7_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o,
        cor_phaseClass7_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o_ap_vld,
        cor_phaseClass7_V_11_i => cor_phaseClass7_V_11,
        cor_phaseClass7_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o,
        cor_phaseClass7_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o_ap_vld,
        cor_phaseClass7_V_10_i => cor_phaseClass7_V_10,
        cor_phaseClass7_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o,
        cor_phaseClass7_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o_ap_vld,
        cor_phaseClass7_V_9_i => cor_phaseClass7_V_9,
        cor_phaseClass7_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o,
        cor_phaseClass7_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o_ap_vld,
        cor_phaseClass7_V_8_i => cor_phaseClass7_V_8,
        cor_phaseClass7_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o,
        cor_phaseClass7_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o_ap_vld,
        cor_phaseClass7_V_7_i => cor_phaseClass7_V_7,
        cor_phaseClass7_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o,
        cor_phaseClass7_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o_ap_vld,
        cor_phaseClass7_V_6_i => cor_phaseClass7_V_6,
        cor_phaseClass7_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o,
        cor_phaseClass7_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o_ap_vld,
        cor_phaseClass7_V_5_i => cor_phaseClass7_V_5,
        cor_phaseClass7_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o,
        cor_phaseClass7_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o_ap_vld,
        cor_phaseClass7_V_4_i => cor_phaseClass7_V_4,
        cor_phaseClass7_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o,
        cor_phaseClass7_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o_ap_vld,
        cor_phaseClass7_V_3_i => cor_phaseClass7_V_3,
        cor_phaseClass7_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o,
        cor_phaseClass7_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o_ap_vld,
        cor_phaseClass7_V_2_i => cor_phaseClass7_V_2,
        cor_phaseClass7_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o,
        cor_phaseClass7_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o_ap_vld,
        cor_phaseClass7_V_1_i => cor_phaseClass7_V_1,
        cor_phaseClass7_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o,
        cor_phaseClass7_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o_ap_vld,
        cor_phaseClass7_V_0_i => cor_phaseClass7_V_0,
        cor_phaseClass7_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o,
        cor_phaseClass7_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o_ap_vld,
        cor_phaseClass8_V_14_i => cor_phaseClass8_V_14,
        cor_phaseClass8_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o,
        cor_phaseClass8_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o_ap_vld,
        cor_phaseClass8_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15,
        cor_phaseClass8_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15_ap_vld,
        cor_phaseClass8_V_13_i => cor_phaseClass8_V_13,
        cor_phaseClass8_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o,
        cor_phaseClass8_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o_ap_vld,
        cor_phaseClass8_V_12_i => cor_phaseClass8_V_12,
        cor_phaseClass8_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o,
        cor_phaseClass8_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o_ap_vld,
        cor_phaseClass8_V_11_i => cor_phaseClass8_V_11,
        cor_phaseClass8_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o,
        cor_phaseClass8_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o_ap_vld,
        cor_phaseClass8_V_10_i => cor_phaseClass8_V_10,
        cor_phaseClass8_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o,
        cor_phaseClass8_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o_ap_vld,
        cor_phaseClass8_V_9_i => cor_phaseClass8_V_9,
        cor_phaseClass8_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o,
        cor_phaseClass8_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o_ap_vld,
        cor_phaseClass8_V_8_i => cor_phaseClass8_V_8,
        cor_phaseClass8_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o,
        cor_phaseClass8_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o_ap_vld,
        cor_phaseClass8_V_7_i => cor_phaseClass8_V_7,
        cor_phaseClass8_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o,
        cor_phaseClass8_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o_ap_vld,
        cor_phaseClass8_V_6_i => cor_phaseClass8_V_6,
        cor_phaseClass8_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o,
        cor_phaseClass8_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o_ap_vld,
        cor_phaseClass8_V_5_i => cor_phaseClass8_V_5,
        cor_phaseClass8_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o,
        cor_phaseClass8_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o_ap_vld,
        cor_phaseClass8_V_4_i => cor_phaseClass8_V_4,
        cor_phaseClass8_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o,
        cor_phaseClass8_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o_ap_vld,
        cor_phaseClass8_V_3_i => cor_phaseClass8_V_3,
        cor_phaseClass8_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o,
        cor_phaseClass8_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o_ap_vld,
        cor_phaseClass8_V_2_i => cor_phaseClass8_V_2,
        cor_phaseClass8_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o,
        cor_phaseClass8_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o_ap_vld,
        cor_phaseClass8_V_1_i => cor_phaseClass8_V_1,
        cor_phaseClass8_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o,
        cor_phaseClass8_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o_ap_vld,
        cor_phaseClass8_V_0_i => cor_phaseClass8_V_0,
        cor_phaseClass8_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o,
        cor_phaseClass8_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o_ap_vld,
        cor_phaseClass9_V_14_i => cor_phaseClass9_V_14,
        cor_phaseClass9_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o,
        cor_phaseClass9_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o_ap_vld,
        cor_phaseClass9_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15,
        cor_phaseClass9_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15_ap_vld,
        cor_phaseClass9_V_13_i => cor_phaseClass9_V_13,
        cor_phaseClass9_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o,
        cor_phaseClass9_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o_ap_vld,
        cor_phaseClass9_V_12_i => cor_phaseClass9_V_12,
        cor_phaseClass9_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o,
        cor_phaseClass9_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o_ap_vld,
        cor_phaseClass9_V_11_i => cor_phaseClass9_V_11,
        cor_phaseClass9_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o,
        cor_phaseClass9_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o_ap_vld,
        cor_phaseClass9_V_10_i => cor_phaseClass9_V_10,
        cor_phaseClass9_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o,
        cor_phaseClass9_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o_ap_vld,
        cor_phaseClass9_V_9_i => cor_phaseClass9_V_9,
        cor_phaseClass9_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o,
        cor_phaseClass9_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o_ap_vld,
        cor_phaseClass9_V_8_i => cor_phaseClass9_V_8,
        cor_phaseClass9_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o,
        cor_phaseClass9_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o_ap_vld,
        cor_phaseClass9_V_7_i => cor_phaseClass9_V_7,
        cor_phaseClass9_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o,
        cor_phaseClass9_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o_ap_vld,
        cor_phaseClass9_V_6_i => cor_phaseClass9_V_6,
        cor_phaseClass9_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o,
        cor_phaseClass9_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o_ap_vld,
        cor_phaseClass9_V_5_i => cor_phaseClass9_V_5,
        cor_phaseClass9_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o,
        cor_phaseClass9_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o_ap_vld,
        cor_phaseClass9_V_4_i => cor_phaseClass9_V_4,
        cor_phaseClass9_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o,
        cor_phaseClass9_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o_ap_vld,
        cor_phaseClass9_V_3_i => cor_phaseClass9_V_3,
        cor_phaseClass9_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o,
        cor_phaseClass9_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o_ap_vld,
        cor_phaseClass9_V_2_i => cor_phaseClass9_V_2,
        cor_phaseClass9_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o,
        cor_phaseClass9_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o_ap_vld,
        cor_phaseClass9_V_1_i => cor_phaseClass9_V_1,
        cor_phaseClass9_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o,
        cor_phaseClass9_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o_ap_vld,
        cor_phaseClass9_V_0_i => cor_phaseClass9_V_0,
        cor_phaseClass9_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o,
        cor_phaseClass9_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o_ap_vld,
        cor_phaseClass10_V_14_i => cor_phaseClass10_V_14,
        cor_phaseClass10_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o,
        cor_phaseClass10_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o_ap_vld,
        cor_phaseClass10_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15,
        cor_phaseClass10_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15_ap_vld,
        cor_phaseClass10_V_13_i => cor_phaseClass10_V_13,
        cor_phaseClass10_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o,
        cor_phaseClass10_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o_ap_vld,
        cor_phaseClass10_V_12_i => cor_phaseClass10_V_12,
        cor_phaseClass10_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o,
        cor_phaseClass10_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o_ap_vld,
        cor_phaseClass10_V_11_i => cor_phaseClass10_V_11,
        cor_phaseClass10_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o,
        cor_phaseClass10_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o_ap_vld,
        cor_phaseClass10_V_10_i => cor_phaseClass10_V_10,
        cor_phaseClass10_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o,
        cor_phaseClass10_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o_ap_vld,
        cor_phaseClass10_V_9_i => cor_phaseClass10_V_9,
        cor_phaseClass10_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o,
        cor_phaseClass10_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o_ap_vld,
        cor_phaseClass10_V_8_i => cor_phaseClass10_V_8,
        cor_phaseClass10_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o,
        cor_phaseClass10_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o_ap_vld,
        cor_phaseClass10_V_7_i => cor_phaseClass10_V_7,
        cor_phaseClass10_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o,
        cor_phaseClass10_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o_ap_vld,
        cor_phaseClass10_V_6_i => cor_phaseClass10_V_6,
        cor_phaseClass10_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o,
        cor_phaseClass10_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o_ap_vld,
        cor_phaseClass10_V_5_i => cor_phaseClass10_V_5,
        cor_phaseClass10_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o,
        cor_phaseClass10_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o_ap_vld,
        cor_phaseClass10_V_4_i => cor_phaseClass10_V_4,
        cor_phaseClass10_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o,
        cor_phaseClass10_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o_ap_vld,
        cor_phaseClass10_V_3_i => cor_phaseClass10_V_3,
        cor_phaseClass10_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o,
        cor_phaseClass10_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o_ap_vld,
        cor_phaseClass10_V_2_i => cor_phaseClass10_V_2,
        cor_phaseClass10_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o,
        cor_phaseClass10_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o_ap_vld,
        cor_phaseClass10_V_1_i => cor_phaseClass10_V_1,
        cor_phaseClass10_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o,
        cor_phaseClass10_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o_ap_vld,
        cor_phaseClass10_V_0_i => cor_phaseClass10_V_0,
        cor_phaseClass10_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o,
        cor_phaseClass10_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o_ap_vld,
        cor_phaseClass11_V_14_i => cor_phaseClass11_V_14,
        cor_phaseClass11_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o,
        cor_phaseClass11_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o_ap_vld,
        cor_phaseClass11_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15,
        cor_phaseClass11_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15_ap_vld,
        cor_phaseClass11_V_13_i => cor_phaseClass11_V_13,
        cor_phaseClass11_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o,
        cor_phaseClass11_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o_ap_vld,
        cor_phaseClass11_V_12_i => cor_phaseClass11_V_12,
        cor_phaseClass11_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o,
        cor_phaseClass11_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o_ap_vld,
        cor_phaseClass11_V_11_i => cor_phaseClass11_V_11,
        cor_phaseClass11_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o,
        cor_phaseClass11_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o_ap_vld,
        cor_phaseClass11_V_10_i => cor_phaseClass11_V_10,
        cor_phaseClass11_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o,
        cor_phaseClass11_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o_ap_vld,
        cor_phaseClass11_V_9_i => cor_phaseClass11_V_9,
        cor_phaseClass11_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o,
        cor_phaseClass11_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o_ap_vld,
        cor_phaseClass11_V_8_i => cor_phaseClass11_V_8,
        cor_phaseClass11_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o,
        cor_phaseClass11_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o_ap_vld,
        cor_phaseClass11_V_7_i => cor_phaseClass11_V_7,
        cor_phaseClass11_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o,
        cor_phaseClass11_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o_ap_vld,
        cor_phaseClass11_V_6_i => cor_phaseClass11_V_6,
        cor_phaseClass11_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o,
        cor_phaseClass11_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o_ap_vld,
        cor_phaseClass11_V_5_i => cor_phaseClass11_V_5,
        cor_phaseClass11_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o,
        cor_phaseClass11_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o_ap_vld,
        cor_phaseClass11_V_4_i => cor_phaseClass11_V_4,
        cor_phaseClass11_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o,
        cor_phaseClass11_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o_ap_vld,
        cor_phaseClass11_V_3_i => cor_phaseClass11_V_3,
        cor_phaseClass11_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o,
        cor_phaseClass11_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o_ap_vld,
        cor_phaseClass11_V_2_i => cor_phaseClass11_V_2,
        cor_phaseClass11_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o,
        cor_phaseClass11_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o_ap_vld,
        cor_phaseClass11_V_1_i => cor_phaseClass11_V_1,
        cor_phaseClass11_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o,
        cor_phaseClass11_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o_ap_vld,
        cor_phaseClass11_V_0_i => cor_phaseClass11_V_0,
        cor_phaseClass11_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o,
        cor_phaseClass11_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o_ap_vld,
        cor_phaseClass12_V_14_i => cor_phaseClass12_V_14,
        cor_phaseClass12_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o,
        cor_phaseClass12_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o_ap_vld,
        cor_phaseClass12_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15,
        cor_phaseClass12_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15_ap_vld,
        cor_phaseClass12_V_13_i => cor_phaseClass12_V_13,
        cor_phaseClass12_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o,
        cor_phaseClass12_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o_ap_vld,
        cor_phaseClass12_V_12_i => cor_phaseClass12_V_12,
        cor_phaseClass12_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o,
        cor_phaseClass12_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o_ap_vld,
        cor_phaseClass12_V_11_i => cor_phaseClass12_V_11,
        cor_phaseClass12_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o,
        cor_phaseClass12_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o_ap_vld,
        cor_phaseClass12_V_10_i => cor_phaseClass12_V_10,
        cor_phaseClass12_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o,
        cor_phaseClass12_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o_ap_vld,
        cor_phaseClass12_V_9_i => cor_phaseClass12_V_9,
        cor_phaseClass12_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o,
        cor_phaseClass12_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o_ap_vld,
        cor_phaseClass12_V_8_i => cor_phaseClass12_V_8,
        cor_phaseClass12_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o,
        cor_phaseClass12_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o_ap_vld,
        cor_phaseClass12_V_7_i => cor_phaseClass12_V_7,
        cor_phaseClass12_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o,
        cor_phaseClass12_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o_ap_vld,
        cor_phaseClass12_V_6_i => cor_phaseClass12_V_6,
        cor_phaseClass12_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o,
        cor_phaseClass12_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o_ap_vld,
        cor_phaseClass12_V_5_i => cor_phaseClass12_V_5,
        cor_phaseClass12_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o,
        cor_phaseClass12_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o_ap_vld,
        cor_phaseClass12_V_4_i => cor_phaseClass12_V_4,
        cor_phaseClass12_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o,
        cor_phaseClass12_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o_ap_vld,
        cor_phaseClass12_V_3_i => cor_phaseClass12_V_3,
        cor_phaseClass12_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o,
        cor_phaseClass12_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o_ap_vld,
        cor_phaseClass12_V_2_i => cor_phaseClass12_V_2,
        cor_phaseClass12_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o,
        cor_phaseClass12_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o_ap_vld,
        cor_phaseClass12_V_1_i => cor_phaseClass12_V_1,
        cor_phaseClass12_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o,
        cor_phaseClass12_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o_ap_vld,
        cor_phaseClass12_V_0_i => cor_phaseClass12_V_0,
        cor_phaseClass12_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o,
        cor_phaseClass12_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o_ap_vld,
        cor_phaseClass13_V_14_i => cor_phaseClass13_V_14,
        cor_phaseClass13_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o,
        cor_phaseClass13_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o_ap_vld,
        cor_phaseClass13_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15,
        cor_phaseClass13_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15_ap_vld,
        cor_phaseClass13_V_13_i => cor_phaseClass13_V_13,
        cor_phaseClass13_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o,
        cor_phaseClass13_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o_ap_vld,
        cor_phaseClass13_V_12_i => cor_phaseClass13_V_12,
        cor_phaseClass13_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o,
        cor_phaseClass13_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o_ap_vld,
        cor_phaseClass13_V_11_i => cor_phaseClass13_V_11,
        cor_phaseClass13_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o,
        cor_phaseClass13_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o_ap_vld,
        cor_phaseClass13_V_10_i => cor_phaseClass13_V_10,
        cor_phaseClass13_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o,
        cor_phaseClass13_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o_ap_vld,
        cor_phaseClass13_V_9_i => cor_phaseClass13_V_9,
        cor_phaseClass13_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o,
        cor_phaseClass13_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o_ap_vld,
        cor_phaseClass13_V_8_i => cor_phaseClass13_V_8,
        cor_phaseClass13_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o,
        cor_phaseClass13_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o_ap_vld,
        cor_phaseClass13_V_7_i => cor_phaseClass13_V_7,
        cor_phaseClass13_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o,
        cor_phaseClass13_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o_ap_vld,
        cor_phaseClass13_V_6_i => cor_phaseClass13_V_6,
        cor_phaseClass13_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o,
        cor_phaseClass13_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o_ap_vld,
        cor_phaseClass13_V_5_i => cor_phaseClass13_V_5,
        cor_phaseClass13_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o,
        cor_phaseClass13_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o_ap_vld,
        cor_phaseClass13_V_4_i => cor_phaseClass13_V_4,
        cor_phaseClass13_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o,
        cor_phaseClass13_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o_ap_vld,
        cor_phaseClass13_V_3_i => cor_phaseClass13_V_3,
        cor_phaseClass13_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o,
        cor_phaseClass13_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o_ap_vld,
        cor_phaseClass13_V_2_i => cor_phaseClass13_V_2,
        cor_phaseClass13_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o,
        cor_phaseClass13_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o_ap_vld,
        cor_phaseClass13_V_1_i => cor_phaseClass13_V_1,
        cor_phaseClass13_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o,
        cor_phaseClass13_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o_ap_vld,
        cor_phaseClass13_V_0_i => cor_phaseClass13_V_0,
        cor_phaseClass13_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o,
        cor_phaseClass13_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o_ap_vld,
        cor_phaseClass14_V_14_i => cor_phaseClass14_V_14,
        cor_phaseClass14_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o,
        cor_phaseClass14_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o_ap_vld,
        cor_phaseClass14_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15,
        cor_phaseClass14_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15_ap_vld,
        cor_phaseClass14_V_13_i => cor_phaseClass14_V_13,
        cor_phaseClass14_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o,
        cor_phaseClass14_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o_ap_vld,
        cor_phaseClass14_V_12_i => cor_phaseClass14_V_12,
        cor_phaseClass14_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o,
        cor_phaseClass14_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o_ap_vld,
        cor_phaseClass14_V_11_i => cor_phaseClass14_V_11,
        cor_phaseClass14_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o,
        cor_phaseClass14_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o_ap_vld,
        cor_phaseClass14_V_10_i => cor_phaseClass14_V_10,
        cor_phaseClass14_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o,
        cor_phaseClass14_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o_ap_vld,
        cor_phaseClass14_V_9_i => cor_phaseClass14_V_9,
        cor_phaseClass14_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o,
        cor_phaseClass14_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o_ap_vld,
        cor_phaseClass14_V_8_i => cor_phaseClass14_V_8,
        cor_phaseClass14_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o,
        cor_phaseClass14_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o_ap_vld,
        cor_phaseClass14_V_7_i => cor_phaseClass14_V_7,
        cor_phaseClass14_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o,
        cor_phaseClass14_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o_ap_vld,
        cor_phaseClass14_V_6_i => cor_phaseClass14_V_6,
        cor_phaseClass14_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o,
        cor_phaseClass14_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o_ap_vld,
        cor_phaseClass14_V_5_i => cor_phaseClass14_V_5,
        cor_phaseClass14_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o,
        cor_phaseClass14_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o_ap_vld,
        cor_phaseClass14_V_4_i => cor_phaseClass14_V_4,
        cor_phaseClass14_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o,
        cor_phaseClass14_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o_ap_vld,
        cor_phaseClass14_V_3_i => cor_phaseClass14_V_3,
        cor_phaseClass14_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o,
        cor_phaseClass14_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o_ap_vld,
        cor_phaseClass14_V_2_i => cor_phaseClass14_V_2,
        cor_phaseClass14_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o,
        cor_phaseClass14_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o_ap_vld,
        cor_phaseClass14_V_1_i => cor_phaseClass14_V_1,
        cor_phaseClass14_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o,
        cor_phaseClass14_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o_ap_vld,
        cor_phaseClass14_V_0_i => cor_phaseClass14_V_0,
        cor_phaseClass14_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o,
        cor_phaseClass14_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o_ap_vld,
        cor_phaseClass15_V_14_i => cor_phaseClass15_V_14,
        cor_phaseClass15_V_14_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o,
        cor_phaseClass15_V_14_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o_ap_vld,
        cor_phaseClass15_V_15 => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15,
        cor_phaseClass15_V_15_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15_ap_vld,
        cor_phaseClass15_V_13_i => cor_phaseClass15_V_13,
        cor_phaseClass15_V_13_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o,
        cor_phaseClass15_V_13_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o_ap_vld,
        cor_phaseClass15_V_12_i => cor_phaseClass15_V_12,
        cor_phaseClass15_V_12_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o,
        cor_phaseClass15_V_12_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o_ap_vld,
        cor_phaseClass15_V_11_i => cor_phaseClass15_V_11,
        cor_phaseClass15_V_11_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o,
        cor_phaseClass15_V_11_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o_ap_vld,
        cor_phaseClass15_V_10_i => cor_phaseClass15_V_10,
        cor_phaseClass15_V_10_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o,
        cor_phaseClass15_V_10_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o_ap_vld,
        cor_phaseClass15_V_9_i => cor_phaseClass15_V_9,
        cor_phaseClass15_V_9_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o,
        cor_phaseClass15_V_9_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o_ap_vld,
        cor_phaseClass15_V_8_i => cor_phaseClass15_V_8,
        cor_phaseClass15_V_8_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o,
        cor_phaseClass15_V_8_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o_ap_vld,
        cor_phaseClass15_V_7_i => cor_phaseClass15_V_7,
        cor_phaseClass15_V_7_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o,
        cor_phaseClass15_V_7_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o_ap_vld,
        cor_phaseClass15_V_6_i => cor_phaseClass15_V_6,
        cor_phaseClass15_V_6_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o,
        cor_phaseClass15_V_6_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o_ap_vld,
        cor_phaseClass15_V_5_i => cor_phaseClass15_V_5,
        cor_phaseClass15_V_5_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o,
        cor_phaseClass15_V_5_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o_ap_vld,
        cor_phaseClass15_V_4_i => cor_phaseClass15_V_4,
        cor_phaseClass15_V_4_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o,
        cor_phaseClass15_V_4_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o_ap_vld,
        cor_phaseClass15_V_3_i => cor_phaseClass15_V_3,
        cor_phaseClass15_V_3_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o,
        cor_phaseClass15_V_3_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o_ap_vld,
        cor_phaseClass15_V_2_i => cor_phaseClass15_V_2,
        cor_phaseClass15_V_2_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o,
        cor_phaseClass15_V_2_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o_ap_vld,
        cor_phaseClass15_V_1_i => cor_phaseClass15_V_1,
        cor_phaseClass15_V_1_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o,
        cor_phaseClass15_V_1_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o_ap_vld,
        cor_phaseClass15_V_0_i => cor_phaseClass15_V_0,
        cor_phaseClass15_V_0_o => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o,
        cor_phaseClass15_V_0_o_ap_vld => StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_flag00011011 = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o_ap_vld))) then 
                    cor_phaseClass0_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o_ap_vld))) then 
                    cor_phaseClass0_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o_ap_vld))) then 
                    cor_phaseClass0_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o_ap_vld))) then 
                    cor_phaseClass0_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o_ap_vld))) then 
                    cor_phaseClass0_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o_ap_vld))) then 
                    cor_phaseClass0_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o_ap_vld))) then 
                    cor_phaseClass0_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15_ap_vld))) then 
                    cor_phaseClass0_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o_ap_vld))) then 
                    cor_phaseClass0_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o_ap_vld))) then 
                    cor_phaseClass0_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o_ap_vld))) then 
                    cor_phaseClass0_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o_ap_vld))) then 
                    cor_phaseClass0_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o_ap_vld))) then 
                    cor_phaseClass0_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o_ap_vld))) then 
                    cor_phaseClass0_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o_ap_vld))) then 
                    cor_phaseClass0_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass0_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass0_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o_ap_vld))) then 
                    cor_phaseClass0_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o_ap_vld))) then 
                    cor_phaseClass10_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o_ap_vld))) then 
                    cor_phaseClass10_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o_ap_vld))) then 
                    cor_phaseClass10_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o_ap_vld))) then 
                    cor_phaseClass10_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o_ap_vld))) then 
                    cor_phaseClass10_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o_ap_vld))) then 
                    cor_phaseClass10_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o_ap_vld))) then 
                    cor_phaseClass10_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15_ap_vld))) then 
                    cor_phaseClass10_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o_ap_vld))) then 
                    cor_phaseClass10_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o_ap_vld))) then 
                    cor_phaseClass10_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o_ap_vld))) then 
                    cor_phaseClass10_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o_ap_vld))) then 
                    cor_phaseClass10_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o_ap_vld))) then 
                    cor_phaseClass10_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o_ap_vld))) then 
                    cor_phaseClass10_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o_ap_vld))) then 
                    cor_phaseClass10_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass10_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass10_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o_ap_vld))) then 
                    cor_phaseClass10_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o_ap_vld))) then 
                    cor_phaseClass11_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o_ap_vld))) then 
                    cor_phaseClass11_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o_ap_vld))) then 
                    cor_phaseClass11_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o_ap_vld))) then 
                    cor_phaseClass11_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o_ap_vld))) then 
                    cor_phaseClass11_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o_ap_vld))) then 
                    cor_phaseClass11_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o_ap_vld))) then 
                    cor_phaseClass11_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15_ap_vld))) then 
                    cor_phaseClass11_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o_ap_vld))) then 
                    cor_phaseClass11_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o_ap_vld))) then 
                    cor_phaseClass11_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o_ap_vld))) then 
                    cor_phaseClass11_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o_ap_vld))) then 
                    cor_phaseClass11_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o_ap_vld))) then 
                    cor_phaseClass11_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o_ap_vld))) then 
                    cor_phaseClass11_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o_ap_vld))) then 
                    cor_phaseClass11_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass11_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass11_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o_ap_vld))) then 
                    cor_phaseClass11_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o_ap_vld))) then 
                    cor_phaseClass12_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o_ap_vld))) then 
                    cor_phaseClass12_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o_ap_vld))) then 
                    cor_phaseClass12_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o_ap_vld))) then 
                    cor_phaseClass12_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o_ap_vld))) then 
                    cor_phaseClass12_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o_ap_vld))) then 
                    cor_phaseClass12_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o_ap_vld))) then 
                    cor_phaseClass12_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15_ap_vld))) then 
                    cor_phaseClass12_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o_ap_vld))) then 
                    cor_phaseClass12_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o_ap_vld))) then 
                    cor_phaseClass12_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o_ap_vld))) then 
                    cor_phaseClass12_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o_ap_vld))) then 
                    cor_phaseClass12_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o_ap_vld))) then 
                    cor_phaseClass12_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o_ap_vld))) then 
                    cor_phaseClass12_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o_ap_vld))) then 
                    cor_phaseClass12_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass12_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass12_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o_ap_vld))) then 
                    cor_phaseClass12_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o_ap_vld))) then 
                    cor_phaseClass13_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o_ap_vld))) then 
                    cor_phaseClass13_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o_ap_vld))) then 
                    cor_phaseClass13_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o_ap_vld))) then 
                    cor_phaseClass13_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o_ap_vld))) then 
                    cor_phaseClass13_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o_ap_vld))) then 
                    cor_phaseClass13_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o_ap_vld))) then 
                    cor_phaseClass13_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15_ap_vld))) then 
                    cor_phaseClass13_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o_ap_vld))) then 
                    cor_phaseClass13_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o_ap_vld))) then 
                    cor_phaseClass13_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o_ap_vld))) then 
                    cor_phaseClass13_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o_ap_vld))) then 
                    cor_phaseClass13_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o_ap_vld))) then 
                    cor_phaseClass13_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o_ap_vld))) then 
                    cor_phaseClass13_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o_ap_vld))) then 
                    cor_phaseClass13_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass13_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass13_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o_ap_vld))) then 
                    cor_phaseClass13_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o_ap_vld))) then 
                    cor_phaseClass14_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o_ap_vld))) then 
                    cor_phaseClass14_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o_ap_vld))) then 
                    cor_phaseClass14_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o_ap_vld))) then 
                    cor_phaseClass14_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o_ap_vld))) then 
                    cor_phaseClass14_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o_ap_vld))) then 
                    cor_phaseClass14_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o_ap_vld))) then 
                    cor_phaseClass14_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15_ap_vld))) then 
                    cor_phaseClass14_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o_ap_vld))) then 
                    cor_phaseClass14_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o_ap_vld))) then 
                    cor_phaseClass14_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o_ap_vld))) then 
                    cor_phaseClass14_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o_ap_vld))) then 
                    cor_phaseClass14_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o_ap_vld))) then 
                    cor_phaseClass14_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o_ap_vld))) then 
                    cor_phaseClass14_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o_ap_vld))) then 
                    cor_phaseClass14_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass14_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass14_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o_ap_vld))) then 
                    cor_phaseClass14_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o_ap_vld))) then 
                    cor_phaseClass15_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o_ap_vld))) then 
                    cor_phaseClass15_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o_ap_vld))) then 
                    cor_phaseClass15_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o_ap_vld))) then 
                    cor_phaseClass15_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o_ap_vld))) then 
                    cor_phaseClass15_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o_ap_vld))) then 
                    cor_phaseClass15_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o_ap_vld))) then 
                    cor_phaseClass15_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15_ap_vld))) then 
                    cor_phaseClass15_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o_ap_vld))) then 
                    cor_phaseClass15_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o_ap_vld))) then 
                    cor_phaseClass15_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o_ap_vld))) then 
                    cor_phaseClass15_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o_ap_vld))) then 
                    cor_phaseClass15_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o_ap_vld))) then 
                    cor_phaseClass15_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o_ap_vld))) then 
                    cor_phaseClass15_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o_ap_vld))) then 
                    cor_phaseClass15_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass15_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass15_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o_ap_vld))) then 
                    cor_phaseClass15_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o_ap_vld))) then 
                    cor_phaseClass1_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o_ap_vld))) then 
                    cor_phaseClass1_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o_ap_vld))) then 
                    cor_phaseClass1_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o_ap_vld))) then 
                    cor_phaseClass1_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o_ap_vld))) then 
                    cor_phaseClass1_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o_ap_vld))) then 
                    cor_phaseClass1_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o_ap_vld))) then 
                    cor_phaseClass1_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15_ap_vld))) then 
                    cor_phaseClass1_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o_ap_vld))) then 
                    cor_phaseClass1_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o_ap_vld))) then 
                    cor_phaseClass1_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o_ap_vld))) then 
                    cor_phaseClass1_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o_ap_vld))) then 
                    cor_phaseClass1_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o_ap_vld))) then 
                    cor_phaseClass1_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o_ap_vld))) then 
                    cor_phaseClass1_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o_ap_vld))) then 
                    cor_phaseClass1_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass1_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass1_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o_ap_vld))) then 
                    cor_phaseClass1_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o_ap_vld))) then 
                    cor_phaseClass2_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o_ap_vld))) then 
                    cor_phaseClass2_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o_ap_vld))) then 
                    cor_phaseClass2_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o_ap_vld))) then 
                    cor_phaseClass2_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o_ap_vld))) then 
                    cor_phaseClass2_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o_ap_vld))) then 
                    cor_phaseClass2_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o_ap_vld))) then 
                    cor_phaseClass2_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15_ap_vld))) then 
                    cor_phaseClass2_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o_ap_vld))) then 
                    cor_phaseClass2_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o_ap_vld))) then 
                    cor_phaseClass2_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o_ap_vld))) then 
                    cor_phaseClass2_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o_ap_vld))) then 
                    cor_phaseClass2_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o_ap_vld))) then 
                    cor_phaseClass2_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o_ap_vld))) then 
                    cor_phaseClass2_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o_ap_vld))) then 
                    cor_phaseClass2_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass2_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass2_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o_ap_vld))) then 
                    cor_phaseClass2_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o_ap_vld))) then 
                    cor_phaseClass3_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o_ap_vld))) then 
                    cor_phaseClass3_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o_ap_vld))) then 
                    cor_phaseClass3_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o_ap_vld))) then 
                    cor_phaseClass3_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o_ap_vld))) then 
                    cor_phaseClass3_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o_ap_vld))) then 
                    cor_phaseClass3_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o_ap_vld))) then 
                    cor_phaseClass3_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15_ap_vld))) then 
                    cor_phaseClass3_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o_ap_vld))) then 
                    cor_phaseClass3_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o_ap_vld))) then 
                    cor_phaseClass3_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o_ap_vld))) then 
                    cor_phaseClass3_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o_ap_vld))) then 
                    cor_phaseClass3_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o_ap_vld))) then 
                    cor_phaseClass3_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o_ap_vld))) then 
                    cor_phaseClass3_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o_ap_vld))) then 
                    cor_phaseClass3_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass3_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass3_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o_ap_vld))) then 
                    cor_phaseClass3_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o_ap_vld))) then 
                    cor_phaseClass4_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o_ap_vld))) then 
                    cor_phaseClass4_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o_ap_vld))) then 
                    cor_phaseClass4_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o_ap_vld))) then 
                    cor_phaseClass4_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o_ap_vld))) then 
                    cor_phaseClass4_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o_ap_vld))) then 
                    cor_phaseClass4_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o_ap_vld))) then 
                    cor_phaseClass4_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15_ap_vld))) then 
                    cor_phaseClass4_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o_ap_vld))) then 
                    cor_phaseClass4_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o_ap_vld))) then 
                    cor_phaseClass4_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o_ap_vld))) then 
                    cor_phaseClass4_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o_ap_vld))) then 
                    cor_phaseClass4_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o_ap_vld))) then 
                    cor_phaseClass4_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o_ap_vld))) then 
                    cor_phaseClass4_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o_ap_vld))) then 
                    cor_phaseClass4_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass4_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass4_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o_ap_vld))) then 
                    cor_phaseClass4_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o_ap_vld))) then 
                    cor_phaseClass5_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o_ap_vld))) then 
                    cor_phaseClass5_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o_ap_vld))) then 
                    cor_phaseClass5_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o_ap_vld))) then 
                    cor_phaseClass5_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o_ap_vld))) then 
                    cor_phaseClass5_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o_ap_vld))) then 
                    cor_phaseClass5_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o_ap_vld))) then 
                    cor_phaseClass5_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15_ap_vld))) then 
                    cor_phaseClass5_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o_ap_vld))) then 
                    cor_phaseClass5_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o_ap_vld))) then 
                    cor_phaseClass5_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o_ap_vld))) then 
                    cor_phaseClass5_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o_ap_vld))) then 
                    cor_phaseClass5_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o_ap_vld))) then 
                    cor_phaseClass5_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o_ap_vld))) then 
                    cor_phaseClass5_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o_ap_vld))) then 
                    cor_phaseClass5_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass5_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass5_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o_ap_vld))) then 
                    cor_phaseClass5_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o_ap_vld))) then 
                    cor_phaseClass6_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o_ap_vld))) then 
                    cor_phaseClass6_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o_ap_vld))) then 
                    cor_phaseClass6_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o_ap_vld))) then 
                    cor_phaseClass6_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o_ap_vld))) then 
                    cor_phaseClass6_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o_ap_vld))) then 
                    cor_phaseClass6_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o_ap_vld))) then 
                    cor_phaseClass6_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15_ap_vld))) then 
                    cor_phaseClass6_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o_ap_vld))) then 
                    cor_phaseClass6_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o_ap_vld))) then 
                    cor_phaseClass6_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o_ap_vld))) then 
                    cor_phaseClass6_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o_ap_vld))) then 
                    cor_phaseClass6_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o_ap_vld))) then 
                    cor_phaseClass6_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o_ap_vld))) then 
                    cor_phaseClass6_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o_ap_vld))) then 
                    cor_phaseClass6_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass6_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass6_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o_ap_vld))) then 
                    cor_phaseClass6_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o_ap_vld))) then 
                    cor_phaseClass7_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o_ap_vld))) then 
                    cor_phaseClass7_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o_ap_vld))) then 
                    cor_phaseClass7_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o_ap_vld))) then 
                    cor_phaseClass7_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o_ap_vld))) then 
                    cor_phaseClass7_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o_ap_vld))) then 
                    cor_phaseClass7_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o_ap_vld))) then 
                    cor_phaseClass7_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15_ap_vld))) then 
                    cor_phaseClass7_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o_ap_vld))) then 
                    cor_phaseClass7_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o_ap_vld))) then 
                    cor_phaseClass7_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o_ap_vld))) then 
                    cor_phaseClass7_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o_ap_vld))) then 
                    cor_phaseClass7_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o_ap_vld))) then 
                    cor_phaseClass7_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o_ap_vld))) then 
                    cor_phaseClass7_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o_ap_vld))) then 
                    cor_phaseClass7_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass7_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass7_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o_ap_vld))) then 
                    cor_phaseClass7_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o_ap_vld))) then 
                    cor_phaseClass8_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o_ap_vld))) then 
                    cor_phaseClass8_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o_ap_vld))) then 
                    cor_phaseClass8_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o_ap_vld))) then 
                    cor_phaseClass8_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o_ap_vld))) then 
                    cor_phaseClass8_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o_ap_vld))) then 
                    cor_phaseClass8_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o_ap_vld))) then 
                    cor_phaseClass8_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15_ap_vld))) then 
                    cor_phaseClass8_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o_ap_vld))) then 
                    cor_phaseClass8_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o_ap_vld))) then 
                    cor_phaseClass8_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o_ap_vld))) then 
                    cor_phaseClass8_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o_ap_vld))) then 
                    cor_phaseClass8_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o_ap_vld))) then 
                    cor_phaseClass8_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o_ap_vld))) then 
                    cor_phaseClass8_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o_ap_vld))) then 
                    cor_phaseClass8_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass8_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass8_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o_ap_vld))) then 
                    cor_phaseClass8_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_0 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o_ap_vld))) then 
                    cor_phaseClass9_V_0 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_1 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o_ap_vld))) then 
                    cor_phaseClass9_V_1 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o_ap_vld))) then 
                    cor_phaseClass9_V_10 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o_ap_vld))) then 
                    cor_phaseClass9_V_11 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o_ap_vld))) then 
                    cor_phaseClass9_V_12 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o_ap_vld))) then 
                    cor_phaseClass9_V_13 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o_ap_vld))) then 
                    cor_phaseClass9_V_14 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15_ap_vld))) then 
                    cor_phaseClass9_V_15 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_2 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o_ap_vld))) then 
                    cor_phaseClass9_V_2 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_3 <= ap_const_lv21_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o_ap_vld))) then 
                    cor_phaseClass9_V_3 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o_ap_vld))) then 
                    cor_phaseClass9_V_4 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o_ap_vld))) then 
                    cor_phaseClass9_V_5 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o_ap_vld))) then 
                    cor_phaseClass9_V_6 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o_ap_vld))) then 
                    cor_phaseClass9_V_7 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o_ap_vld))) then 
                    cor_phaseClass9_V_8 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o;
                end if; 
            end if;
        end if;
    end process;


    cor_phaseClass9_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                cor_phaseClass9_V_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o_ap_vld))) then 
                    cor_phaseClass9_V_9 <= StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o;
                end if; 
            end if;
        end if;
    end process;


    currentState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                currentState <= ap_const_lv1_0;
            else
                if ((((ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = currentState_load_reg_1738) and (ap_const_lv1_1 = start_V_read_read_fu_586_p2)))) then 
                    currentState <= ap_const_lv1_1;
                end if; 
            end if;
        end if;
    end process;


    i_data_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = i_data_data_V_0_ack_out) and (ap_const_logic_1 = i_data_data_V_0_vld_out))) then 
                                        i_data_data_V_0_sel_rd <= not(i_data_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    i_data_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = i_data_data_V_0_vld_in) and (ap_const_logic_1 = i_data_data_V_0_ack_in))) then 
                                        i_data_data_V_0_sel_wr <= not(i_data_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    i_data_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = i_data_data_V_0_vld_in) and (ap_const_logic_1 = i_data_data_V_0_ack_out) and (i_data_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = i_data_data_V_0_vld_in) and (i_data_data_V_0_state = ap_const_lv2_2)))) then 
                    i_data_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = i_data_data_V_0_vld_in) and (ap_const_logic_0 = i_data_data_V_0_ack_out) and (i_data_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = i_data_data_V_0_ack_out) and (i_data_data_V_0_state = ap_const_lv2_1)))) then 
                    i_data_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = i_data_data_V_0_vld_in) and (i_data_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = i_data_data_V_0_ack_out) and (i_data_data_V_0_state = ap_const_lv2_1)) or ((i_data_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = i_data_data_V_0_vld_in) and (ap_const_logic_0 = i_data_data_V_0_ack_out))) and not(((ap_const_logic_0 = i_data_data_V_0_vld_in) and (ap_const_logic_1 = i_data_data_V_0_ack_out)))))) then 
                    i_data_data_V_0_state <= ap_const_lv2_3;
                else 
                    i_data_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    i_data_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = i_data_last_V_0_ack_out) and (ap_const_logic_1 = i_data_last_V_0_vld_out))) then 
                                        i_data_last_V_0_sel_rd <= not(i_data_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    i_data_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = i_data_last_V_0_vld_in) and (ap_const_logic_1 = i_data_last_V_0_ack_in))) then 
                                        i_data_last_V_0_sel_wr <= not(i_data_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    i_data_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                i_data_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = i_data_last_V_0_vld_in) and (ap_const_logic_1 = i_data_last_V_0_ack_out) and (ap_const_lv2_3 = i_data_last_V_0_state)) or ((ap_const_logic_0 = i_data_last_V_0_vld_in) and (ap_const_lv2_2 = i_data_last_V_0_state)))) then 
                    i_data_last_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = i_data_last_V_0_vld_in) and (ap_const_logic_0 = i_data_last_V_0_ack_out) and (ap_const_lv2_3 = i_data_last_V_0_state)) or ((ap_const_logic_0 = i_data_last_V_0_ack_out) and (ap_const_lv2_1 = i_data_last_V_0_state)))) then 
                    i_data_last_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = i_data_last_V_0_vld_in) and (ap_const_lv2_2 = i_data_last_V_0_state)) or ((ap_const_logic_1 = i_data_last_V_0_ack_out) and (ap_const_lv2_1 = i_data_last_V_0_state)) or ((ap_const_lv2_3 = i_data_last_V_0_state) and not(((ap_const_logic_1 = i_data_last_V_0_vld_in) and (ap_const_logic_0 = i_data_last_V_0_ack_out))) and not(((ap_const_logic_0 = i_data_last_V_0_vld_in) and (ap_const_logic_1 = i_data_last_V_0_ack_out)))))) then 
                    i_data_last_V_0_state <= ap_const_lv2_3;
                else 
                    i_data_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    loadCount_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                loadCount_V <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then 
                    loadCount_V <= tmp_4_fu_1712_p2;
                elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = currentState_load_reg_1738) and (ap_const_lv1_1 = start_V_read_read_fu_586_p2))) then 
                    loadCount_V <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    o_data_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = o_data_data_V_1_ack_out) and (ap_const_logic_1 = o_data_data_V_1_vld_out))) then 
                                        o_data_data_V_1_sel_rd <= not(o_data_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    o_data_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = o_data_data_V_1_vld_in) and (ap_const_logic_1 = o_data_data_V_1_ack_in))) then 
                                        o_data_data_V_1_sel_wr <= not(o_data_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    o_data_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = o_data_data_V_1_vld_in) and (ap_const_logic_1 = o_data_data_V_1_ack_out) and (ap_const_lv2_3 = o_data_data_V_1_state)) or ((ap_const_logic_0 = o_data_data_V_1_vld_in) and (ap_const_lv2_2 = o_data_data_V_1_state)))) then 
                    o_data_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = o_data_data_V_1_vld_in) and (ap_const_logic_0 = o_data_data_V_1_ack_out) and (ap_const_lv2_3 = o_data_data_V_1_state)) or ((ap_const_logic_0 = o_data_data_V_1_ack_out) and (ap_const_lv2_1 = o_data_data_V_1_state)))) then 
                    o_data_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = o_data_data_V_1_vld_in) and (ap_const_lv2_2 = o_data_data_V_1_state)) or ((ap_const_logic_1 = o_data_data_V_1_ack_out) and (ap_const_lv2_1 = o_data_data_V_1_state)) or ((ap_const_lv2_3 = o_data_data_V_1_state) and not(((ap_const_logic_1 = o_data_data_V_1_vld_in) and (ap_const_logic_0 = o_data_data_V_1_ack_out))) and not(((ap_const_logic_0 = o_data_data_V_1_vld_in) and (ap_const_logic_1 = o_data_data_V_1_ack_out)))))) then 
                    o_data_data_V_1_state <= ap_const_lv2_3;
                else 
                    o_data_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    o_data_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = o_data_last_V_1_ack_out) and (ap_const_logic_1 = o_data_last_V_1_vld_out))) then 
                                        o_data_last_V_1_sel_rd <= not(o_data_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    o_data_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = o_data_last_V_1_vld_in) and (ap_const_logic_1 = o_data_last_V_1_ack_in))) then 
                                        o_data_last_V_1_sel_wr <= not(o_data_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    o_data_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = o_data_last_V_1_vld_in) and (ap_const_logic_1 = o_data_last_V_1_ack_out) and (ap_const_lv2_3 = o_data_last_V_1_state)) or ((ap_const_logic_0 = o_data_last_V_1_vld_in) and (ap_const_lv2_2 = o_data_last_V_1_state)))) then 
                    o_data_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = o_data_last_V_1_vld_in) and (ap_const_logic_0 = o_data_last_V_1_ack_out) and (ap_const_lv2_3 = o_data_last_V_1_state)) or ((ap_const_logic_0 = o_data_last_V_1_ack_out) and (ap_const_lv2_1 = o_data_last_V_1_state)))) then 
                    o_data_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = o_data_last_V_1_vld_in) and (ap_const_lv2_2 = o_data_last_V_1_state)) or ((ap_const_logic_1 = o_data_last_V_1_ack_out) and (ap_const_lv2_1 = o_data_last_V_1_state)) or ((ap_const_lv2_3 = o_data_last_V_1_state) and not(((ap_const_logic_1 = o_data_last_V_1_vld_in) and (ap_const_logic_0 = o_data_last_V_1_ack_out))) and not(((ap_const_logic_0 = o_data_last_V_1_vld_in) and (ap_const_logic_1 = o_data_last_V_1_ack_out)))))) then 
                    o_data_last_V_1_state <= ap_const_lv2_3;
                else 
                    o_data_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    phaseClass_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                phaseClass_V <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_const_logic_1)) then
                    if ((ap_condition_2388 = ap_const_boolean_1)) then 
                        phaseClass_V <= ap_const_lv4_0;
                    elsif ((ap_condition_2384 = ap_const_boolean_1)) then 
                        phaseClass_V <= tmp_6_fu_1685_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_currentState_load_reg_1738 <= currentState_load_reg_1738;
                currentState_load_reg_1738 <= currentState;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = i_data_data_V_0_load_A)) then
                i_data_data_V_0_payload_A <= i_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = i_data_data_V_0_load_B)) then
                i_data_data_V_0_payload_B <= i_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = i_data_last_V_0_load_A)) then
                i_data_last_V_0_payload_A <= i_data_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = i_data_last_V_0_load_B)) then
                i_data_last_V_0_payload_B <= i_data_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = o_data_data_V_1_load_A)) then
                o_data_data_V_1_payload_A <= o_data_data_V_tmp_fu_1729_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = o_data_data_V_1_load_B)) then
                o_data_data_V_1_payload_B <= o_data_data_V_tmp_fu_1729_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = o_data_last_V_1_load_A)) then
                o_data_last_V_1_payload_A <= o_data_last_V_tmp_reg_1748;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = o_data_last_V_1_load_B)) then
                o_data_last_V_1_payload_B <= o_data_last_V_tmp_reg_1748;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then
                o_data_last_V_tmp_reg_1748 <= i_data_last_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0))) then
                op_V_assign_reg_1757 <= grp_correlator_fu_602_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then
                phaseClass_V_load_reg_1742 <= phaseClass_V;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_flag00011011, ap_block_pp0_stage9_flag00011011, ap_block_pp0_stage0_flag00011011, ap_block_pp0_stage1_flag00011011, ap_block_pp0_stage2_flag00011011, ap_reset_idle_pp0, ap_block_pp0_stage4_flag00011011, ap_block_pp0_stage5_flag00011011, ap_block_pp0_stage6_flag00011011, ap_block_pp0_stage7_flag00011011, ap_block_pp0_stage8_flag00011011)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_block_pp0_stage1_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_block_pp0_stage2_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_block_pp0_stage3_flag00011011 = ap_const_boolean_0) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                elsif (((ap_block_pp0_stage3_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_reset_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_block_pp0_stage4_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_block_pp0_stage5_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_block_pp0_stage6_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_block_pp0_stage7_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_block_pp0_stage8_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_block_pp0_stage9_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    StgValue_27_shiftPhaseClass_fu_1119_newValue_V <= (p_Val2_4_fu_1660_p1 & ap_const_lv5_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_flag00001001_assign_proc : process(i_data_data_V_0_vld_out, currentState_load_reg_1738)
    begin
                ap_block_pp0_stage2_flag00001001 <= ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_0 = i_data_data_V_0_vld_out));
    end process;


    ap_block_pp0_stage2_flag00011001_assign_proc : process(i_data_data_V_0_vld_out, currentState_load_reg_1738, ap_enable_reg_pp0_iter1, ap_block_state13_io)
    begin
                ap_block_pp0_stage2_flag00011001 <= (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_0 = i_data_data_V_0_vld_out)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state13_io)));
    end process;


    ap_block_pp0_stage2_flag00011011_assign_proc : process(i_data_data_V_0_vld_out, currentState_load_reg_1738, ap_enable_reg_pp0_iter1, ap_block_state13_io)
    begin
                ap_block_pp0_stage2_flag00011011 <= (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_0 = i_data_data_V_0_vld_out)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state13_io)));
    end process;

        ap_block_pp0_stage3_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_flag00001001_assign_proc : process(o_data_data_V_1_ack_in, o_data_last_V_1_ack_in, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage3_flag00001001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and ((ap_const_logic_0 = o_data_data_V_1_ack_in) or (ap_const_logic_0 = o_data_last_V_1_ack_in)));
    end process;


    ap_block_pp0_stage3_flag00011001_assign_proc : process(o_data_data_V_1_ack_in, o_data_last_V_1_ack_in, ap_enable_reg_pp0_iter1, ap_block_state14_io)
    begin
                ap_block_pp0_stage3_flag00011001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and ((ap_const_logic_0 = o_data_data_V_1_ack_in) or (ap_const_logic_0 = o_data_last_V_1_ack_in) or (ap_const_boolean_1 = ap_block_state14_io)));
    end process;


    ap_block_pp0_stage3_flag00011011_assign_proc : process(o_data_data_V_1_ack_in, o_data_last_V_1_ack_in, ap_enable_reg_pp0_iter1, ap_block_state14_io)
    begin
                ap_block_pp0_stage3_flag00011011 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and ((ap_const_logic_0 = o_data_data_V_1_ack_in) or (ap_const_logic_0 = o_data_last_V_1_ack_in) or (ap_const_boolean_1 = ap_block_state14_io)));
    end process;

        ap_block_pp0_stage4_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_io_assign_proc : process(o_data_data_V_1_ack_in, ap_reg_pp0_iter1_currentState_load_reg_1738)
    begin
                ap_block_state13_io <= ((ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_const_logic_0 = o_data_data_V_1_ack_in));
    end process;

        ap_block_state13_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_io_assign_proc : process(o_data_data_V_1_ack_in, ap_reg_pp0_iter1_currentState_load_reg_1738)
    begin
                ap_block_state14_io <= ((ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_const_logic_0 = o_data_data_V_1_ack_in));
    end process;


    ap_block_state14_pp0_stage3_iter1_assign_proc : process(o_data_data_V_1_ack_in, o_data_last_V_1_ack_in)
    begin
                ap_block_state14_pp0_stage3_iter1 <= ((ap_const_logic_0 = o_data_data_V_1_ack_in) or (ap_const_logic_0 = o_data_last_V_1_ack_in));
    end process;


    ap_block_state14_pp0_stage3_iter1_ignore_call8_assign_proc : process(o_data_data_V_1_ack_in, o_data_last_V_1_ack_in)
    begin
                ap_block_state14_pp0_stage3_iter1_ignore_call8 <= ((ap_const_logic_0 = o_data_data_V_1_ack_in) or (ap_const_logic_0 = o_data_last_V_1_ack_in));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage2_iter0_assign_proc : process(i_data_data_V_0_vld_out, currentState_load_reg_1738)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_0 = i_data_data_V_0_vld_out));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0_ignore_call8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2384_assign_proc : process(currentState_load_reg_1738, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_flag00011001)
    begin
                ap_condition_2384 <= ((ap_const_lv1_1 = currentState_load_reg_1738) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_flag00011001 = ap_const_boolean_0));
    end process;


    ap_condition_2388_assign_proc : process(currentState_load_reg_1738, start_V_read_read_fu_586_p2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_flag00011001)
    begin
                ap_condition_2388 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = currentState_load_reg_1738) and (ap_const_lv1_1 = start_V_read_read_fu_586_p2));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_const_logic_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_correlator_fu_602_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_flag00011001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage3_flag00011001, ap_block_pp0_stage4_flag00011001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_flag00011001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_flag00011001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_flag00011001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_flag00011001, ap_CS_fsm_pp0_stage8)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_block_pp0_stage9_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_block_pp0_stage8_flag00011001 = ap_const_boolean_0)))) then 
            grp_correlator_fu_602_ap_ce <= ap_const_logic_1;
        else 
            grp_correlator_fu_602_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    i_data_TDATA_blk_n_assign_proc : process(i_data_data_V_0_state, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_flag00000000, currentState_load_reg_1738)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_block_pp0_stage2_flag00000000 = ap_const_boolean_0) and (ap_const_lv1_1 = currentState_load_reg_1738))) then 
            i_data_TDATA_blk_n <= i_data_data_V_0_state(0);
        else 
            i_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    i_data_TREADY <= i_data_last_V_0_state(1);
    i_data_data_V_0_ack_in <= i_data_data_V_0_state(1);

    i_data_data_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage2, currentState_load_reg_1738, ap_block_pp0_stage2_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then 
            i_data_data_V_0_ack_out <= ap_const_logic_1;
        else 
            i_data_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    i_data_data_V_0_data_out_assign_proc : process(i_data_data_V_0_payload_A, i_data_data_V_0_payload_B, i_data_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = i_data_data_V_0_sel)) then 
            i_data_data_V_0_data_out <= i_data_data_V_0_payload_B;
        else 
            i_data_data_V_0_data_out <= i_data_data_V_0_payload_A;
        end if; 
    end process;

    i_data_data_V_0_load_A <= (i_data_data_V_0_state_cmp_full and not(i_data_data_V_0_sel_wr));
    i_data_data_V_0_load_B <= (i_data_data_V_0_sel_wr and i_data_data_V_0_state_cmp_full);
    i_data_data_V_0_sel <= i_data_data_V_0_sel_rd;
    i_data_data_V_0_state_cmp_full <= '0' when (i_data_data_V_0_state = ap_const_lv2_1) else '1';
    i_data_data_V_0_vld_in <= i_data_TVALID;
    i_data_data_V_0_vld_out <= i_data_data_V_0_state(0);
    i_data_last_V_0_ack_in <= i_data_last_V_0_state(1);

    i_data_last_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage2, currentState_load_reg_1738, ap_block_pp0_stage2_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_1 = currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then 
            i_data_last_V_0_ack_out <= ap_const_logic_1;
        else 
            i_data_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    i_data_last_V_0_data_out_assign_proc : process(i_data_last_V_0_payload_A, i_data_last_V_0_payload_B, i_data_last_V_0_sel)
    begin
        if ((ap_const_logic_1 = i_data_last_V_0_sel)) then 
            i_data_last_V_0_data_out <= i_data_last_V_0_payload_B;
        else 
            i_data_last_V_0_data_out <= i_data_last_V_0_payload_A;
        end if; 
    end process;

    i_data_last_V_0_load_A <= (i_data_last_V_0_state_cmp_full and not(i_data_last_V_0_sel_wr));
    i_data_last_V_0_load_B <= (i_data_last_V_0_sel_wr and i_data_last_V_0_state_cmp_full);
    i_data_last_V_0_sel <= i_data_last_V_0_sel_rd;
    i_data_last_V_0_state_cmp_full <= '0' when (i_data_last_V_0_state = ap_const_lv2_1) else '1';
    i_data_last_V_0_vld_in <= i_data_TVALID;
    i_data_last_V_0_vld_out <= i_data_last_V_0_state(0);
    o_data_TDATA <= o_data_data_V_1_data_out;

    o_data_TDATA_blk_n_assign_proc : process(o_data_data_V_1_state, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_flag00000000, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_currentState_load_reg_1738, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_flag00000000)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_flag00000000 = ap_const_boolean_0)))) then 
            o_data_TDATA_blk_n <= o_data_data_V_1_state(1);
        else 
            o_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    o_data_TLAST <= o_data_last_V_1_data_out;
    o_data_TVALID <= o_data_last_V_1_state(0);
    o_data_data_V_1_ack_in <= o_data_data_V_1_state(1);
    o_data_data_V_1_ack_out <= o_data_TREADY;

    o_data_data_V_1_data_out_assign_proc : process(o_data_data_V_1_payload_A, o_data_data_V_1_payload_B, o_data_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = o_data_data_V_1_sel)) then 
            o_data_data_V_1_data_out <= o_data_data_V_1_payload_B;
        else 
            o_data_data_V_1_data_out <= o_data_data_V_1_payload_A;
        end if; 
    end process;

    o_data_data_V_1_load_A <= (o_data_data_V_1_state_cmp_full and not(o_data_data_V_1_sel_wr));
    o_data_data_V_1_load_B <= (o_data_data_V_1_sel_wr and o_data_data_V_1_state_cmp_full);
    o_data_data_V_1_sel <= o_data_data_V_1_sel_rd;
    o_data_data_V_1_state_cmp_full <= '0' when (o_data_data_V_1_state = ap_const_lv2_1) else '1';

    o_data_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_currentState_load_reg_1738, ap_block_pp0_stage2_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then 
            o_data_data_V_1_vld_in <= ap_const_logic_1;
        else 
            o_data_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    o_data_data_V_1_vld_out <= o_data_data_V_1_state(0);
    o_data_data_V_tmp_fu_1729_p3 <= 
        tmp_4_fu_1712_p2 when (tmp_7_fu_1724_p2(0) = '1') else 
        ap_const_lv32_0;
    o_data_last_V_1_ack_in <= o_data_last_V_1_state(1);
    o_data_last_V_1_ack_out <= o_data_TREADY;

    o_data_last_V_1_data_out_assign_proc : process(o_data_last_V_1_payload_A, o_data_last_V_1_payload_B, o_data_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = o_data_last_V_1_sel)) then 
            o_data_last_V_1_data_out <= o_data_last_V_1_payload_B;
        else 
            o_data_last_V_1_data_out <= o_data_last_V_1_payload_A;
        end if; 
    end process;

    o_data_last_V_1_load_A <= (o_data_last_V_1_state_cmp_full and not(o_data_last_V_1_sel_wr));
    o_data_last_V_1_load_B <= (o_data_last_V_1_sel_wr and o_data_last_V_1_state_cmp_full);
    o_data_last_V_1_sel <= o_data_last_V_1_sel_rd;
    o_data_last_V_1_state_cmp_full <= '0' when (o_data_last_V_1_state = ap_const_lv2_1) else '1';

    o_data_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_currentState_load_reg_1738, ap_block_pp0_stage2_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_reg_pp0_iter1_currentState_load_reg_1738) and (ap_block_pp0_stage2_flag00011001 = ap_const_boolean_0))) then 
            o_data_last_V_1_vld_in <= ap_const_logic_1;
        else 
            o_data_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    o_data_last_V_1_vld_out <= o_data_last_V_1_state(0);
    p_Val2_4_fu_1660_p1 <= i_data_data_V_0_data_out(16 - 1 downto 0);
    start_V_read_read_fu_586_p2 <= start_V;
    tmp_4_fu_1712_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(loadCount_V));
    tmp_6_fu_1685_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(phaseClass_V_load_reg_1742));
    tmp_7_fu_1724_p2 <= "1" when (signed(op_V_assign_reg_1757) > signed(ap_const_lv32_1C52000)) else "0";
end behav;
