<<<<<<< HEAD
# (OPEN DESIGN)

open_design "C:/Users/YH/Desktop/RS422/RS4221107/designer/impl1/buf_synthesis_1.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/Users/YH/Desktop/RS422/RS4221107/designer/impl1/buf_synthesis_1.pdb}
save_design "C:/Users/YH/Desktop/RS422/RS4221107/designer/impl1/buf_synthesis_1.adb"
=======
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {D:\Awork\AD\AD574-11.26zuihou\designer}
open_design Top_AD.adb
open_tool mvn_ioedit
>>>>>>> 375bdb8bba5d3b34f07e1b77324114d3b21280b5

