#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 11:41:23 2019
# Process ID: 94332
# Current directory: C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent102552 C:\EmbeddedOperatingSystems\Oefeningen\IP_REPO\SevenSegment\sevenseg\sevenseg.xpr
# Log file: C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/vivado.log
# Journal file: C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {outSeg[7]} {outSeg[6]} {outSeg[5]} {outSeg[4]} {outSeg[3]} {outSeg[2]} {outSeg[1]} {outSeg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {inVec[3]} {inVec[2]} {inVec[1]} {inVec[0]}]]
place_ports {outSeg[7]} N13
place_ports {outSeg[6]} N14
place_ports {outSeg[5]} K13
place_ports {outSeg[4]} L13
place_ports {outSeg[3]} L14
place_ports {outSeg[2]} M14
place_ports {outSeg[1]} L15
place_ports {outSeg[0]} M15
file mkdir C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.srcs/constrs_1/new
close [ open C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.srcs/constrs_1/new/segout.xdc w ]
add_files -fileset constrs_1 C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.srcs/constrs_1/new/segout.xdc
set_property target_constrs_file C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.srcs/constrs_1/new/segout.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
create_peripheral xilinx.com user SEG7 1.0 -dir C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SEG7:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:SEG7:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SEG7:1.0]
set_property  ip_repo_paths  {C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/SEG7_1.0 C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/ip_repo/SEG7_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SEG7_v1_0 -directory C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment c:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/SEG7_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/SEG7_1.0/src C:/EmbeddedOperatingSystems/Oefeningen/IP_REPO/SevenSegment/sevenseg/sevenseg.srcs/sources_1/new/segment.vhd
update_compile_order -fileset sources_1
close_project
