Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Viago/Documents/Quartus II/axi/" --output-directory="C:/Users/Viago/Documents/Quartus II/axi/hps/" --report-file="bsf:C:/Users/Viago/Documents/Quartus II/axi/hps.bsf" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file="C:/Users/Viago/Documents/Quartus II/axi/hps.qsys"
Progress: Loading axi/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.0.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hps.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Viago/Documents/Quartus II/axi/" --output-directory="C:/Users/Viago/Documents/Quartus II/axi/hps/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Viago/Documents/Quartus II/axi/hps.sopcinfo" --report-file="html:C:/Users/Viago/Documents/Quartus II/axi/hps.html" --report-file="qip:C:/Users/Viago/Documents/Quartus II/axi/hps/synthesis/hps.qip" --report-file="cmp:C:/Users/Viago/Documents/Quartus II/axi/hps.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file="C:/Users/Viago/Documents/Quartus II/axi/hps.qsys" --language=VERILOG
Progress: Loading axi/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.0.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hps.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 3 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 0 connections
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: hps: Done hps" with 5 modules, 45 files, 1263775 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
