Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/numlight.v" in library work
Compiling verilog file "../src/clk_div.v" in library work
Module <numlight> compiled
Compiling verilog file "../src/bin2bcd.v" in library work
Module <clk_div> compiled
Compiling verilog file "../src/top.v" in library work
Module <bin2bcd> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	CNT_WIDTH = "00000000000000000000000000001011"
	RYG_state_Night = "0000000"
	RYG_state_group1 = "0000001"
	RYG_state_group1to2 = "0000010"
	RYG_state_group2 = "0000011"
	RYG_state_group2to1 = "0000100"
	setRGCnt_default = "00000001000"
	setYCnt_default = "00000000110"

Analyzing hierarchy for module <clk_div> in library <work> with parameters.
	div_n_RegWith = "00000000000000000000000001000000"

Analyzing hierarchy for module <bin2bcd> in library <work> with parameters.
	W = "00000000000000000000000000000111"

Analyzing hierarchy for module <numlight> in library <work> with parameters.
	db = "1100000"
	eight = "0000000"
	errcod = "1111110"
	five = "0100100"
	four = "1001100"
	nine = "0000100"
	one = "1001111"
	seven = "0001111"
	six = "0100000"
	three = "0000110"
	two = "0010010"
	zero = "0000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	CNT_WIDTH = 32'sb00000000000000000000000000001011
	RYG_state_Night = 7'b0000000
	RYG_state_group1 = 7'b0000001
	RYG_state_group1to2 = 7'b0000010
	RYG_state_group2 = 7'b0000011
	RYG_state_group2to1 = 7'b0000100
	setRGCnt_default = 11'b00000001000
	setYCnt_default = 11'b00000000110
Module <top> is correct for synthesis.
 
Analyzing module <clk_div> in library <work>.
	div_n_RegWith = 32'sb00000000000000000000000001000000
Module <clk_div> is correct for synthesis.
 
Analyzing module <bin2bcd> in library <work>.
	W = 32'sb00000000000000000000000000000111
Module <bin2bcd> is correct for synthesis.
 
Analyzing module <numlight> in library <work>.
	db = 7'b1100000
	eight = 7'b0000000
	errcod = 7'b1111110
	five = 7'b0100100
	four = 7'b1001100
	nine = 7'b0000100
	one = 7'b1001111
	seven = 7'b0001111
	six = 7'b0100000
	three = 7'b0000110
	two = 7'b0010010
	zero = 7'b0000001
WARNING:Xst:905 - "../src/numlight.v" line 133: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <firreg>, <secreg>, <thireg>, <foureg>
Module <numlight> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "../src/clk_div.v".
    Found 64-bit comparator equal for signal <clk_out$cmp_eq0000> created at line 26.
    Found 64-bit comparator lessequal for signal <div_clk$cmp_le0000> created at line 21.
    Found 64-bit up counter for signal <div_clk_cnt>.
    Found 64-bit comparator less for signal <div_clk_cnt$cmp_lt0000> created at line 15.
    Summary:
	inferred   1 Counter(s).
	inferred   3 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <bin2bcd>.
    Related source file is "../src/bin2bcd.v".
    Found 4-bit adder for signal <$add0000> created at line 15.
    Found 4-bit adder for signal <$add0001> created at line 15.
    Found 4-bit adder for signal <$add0002> created at line 15.
    Found 4-bit adder for signal <$add0003> created at line 15.
    Found 4-bit adder for signal <$add0004> created at line 15.
    Found 4-bit comparator greater for signal <bcd_1$cmp_gt0000> created at line 14.
    Found 4-bit comparator greater for signal <bcd_5$cmp_gt0000> created at line 14.
    Found 4-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 14.
    Found 4-bit comparator greater for signal <mux0003$cmp_gt0000> created at line 14.
    Found 4-bit comparator greater for signal <mux0006$cmp_gt0000> created at line 14.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <bin2bcd> synthesized.


Synthesizing Unit <numlight>.
    Related source file is "../src/numlight.v".
    Found 16x7-bit ROM for signal <firreg$mux0000> created at line 70.
    Found 16x7-bit ROM for signal <secreg$mux0000> created at line 83.
    Found 16x7-bit ROM for signal <thireg$mux0000> created at line 96.
    Found 16x7-bit ROM for signal <foureg$mux0000> created at line 109.
    Found 7-bit register for signal <num>.
    Found 4-bit register for signal <bitchose>.
    Found 2-bit up counter for signal <bitnum>.
    Found 2-bit comparator less for signal <bitnum$cmp_lt0000> created at line 125.
    Found 1-of-4 decoder for signal <bitreg>.
    Found 7-bit register for signal <firreg>.
    Found 7-bit register for signal <foureg>.
    Found 7-bit 4-to-1 multiplexer for signal <numreg>.
    Found 7-bit register for signal <secreg>.
    Found 7-bit register for signal <thireg>.
    Summary:
	inferred   4 ROM(s).
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <numlight> synthesized.


Synthesizing Unit <top>.
    Related source file is "../src/top.v".
WARNING:Xst:1780 - Signal <none> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_10k> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <RYG_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | RYG_state$not0000         (positive)           |
    | Reset              | isNight                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000                                        |
    | Power Up State     | 0000000                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clk_1s_r>.
    Found 1-bit register for signal <clk_1s_rr>.
    Found 1-bit register for signal <Key_plus_r>.
    Found 1-bit register for signal <Key_plus_rr>.
    Found 1-bit register for signal <Key_sub_r>.
    Found 1-bit register for signal <Key_sub_rr>.
    Found 11-bit down counter for signal <RYG_cnt>.
    Found 11-bit comparator greater for signal <RYG_cnt$cmp_gt0000> created at line 168.
    Found 11-bit updown counter for signal <setRGCnt_r>.
    Found 11-bit updown counter for signal <setYCnt_r>.
    Found 1-bit register for signal <SinglePeriod_start_pulse>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 10
# Counters                                             : 6
 11-bit down counter                                   : 1
 11-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 64-bit up counter                                     : 2
# Registers                                            : 13
 1-bit register                                        : 7
 4-bit register                                        : 1
 7-bit register                                        : 5
# Comparators                                          : 18
 11-bit comparator greater                             : 1
 2-bit comparator less                                 : 1
 4-bit comparator greater                              : 10
 64-bit comparator equal                               : 2
 64-bit comparator less                                : 2
 64-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RYG_state/FSM> on signal <RYG_state[1:5]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 0000000 | 00001
 0000001 | 00010
 0000010 | 00100
 0000011 | 01000
 0000100 | 10000
---------------------

Synthesizing (advanced) Unit <numlight>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_firreg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_secreg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_foureg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_thireg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <numlight> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 10
# Counters                                             : 6
 11-bit down counter                                   : 1
 11-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 64-bit up counter                                     : 2
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 18
 11-bit comparator greater                             : 1
 2-bit comparator less                                 : 1
 4-bit comparator greater                              : 10
 64-bit comparator equal                               : 2
 64-bit comparator less                                : 2
 64-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <bin2bcd> ...

Optimizing unit <numlight> ...
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_5 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_4 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_0 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_6 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_3 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_2 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch seg1/firreg_1 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <seg1/firreg_6> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <seg1/firreg_5> <seg1/firreg_4> <seg1/firreg_3> <seg1/firreg_2> <seg1/firreg_1> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 209
 Flip-Flops                                            : 209

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 781
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 6
#      LUT2                        : 18
#      LUT3                        : 200
#      LUT4                        : 106
#      MUXCY                       : 242
#      MUXF5                       : 22
#      MUXF6                       : 2
#      VCC                         : 1
#      XORCY                       : 161
# FlipFlops/Latches                : 209
#      FD                          : 7
#      FD_1                        : 14
#      FDC                         : 128
#      FDE                         : 23
#      FDR                         : 12
#      FDR_1                       : 3
#      FDRE                        : 15
#      FDS_1                       : 6
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      209  out of    704    29%  
 Number of Slice Flip Flops:            209  out of   1408    14%  
 Number of 4 input LUTs:                352  out of   1408    25%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    108    22%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)  | Load  |
---------------------------------------------------+------------------------+-------+
clk                                                | IBUF+BUFG              | 173   |
c2/div_clk1(c2/Mcompar_div_clk_cmp_le0000_cy<18>:O)| BUFG(*)(seg1/bitnum_1) | 36    |
---------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(c1/div_clk_cnt_0) | 128   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.741ns (Maximum Frequency: 85.174MHz)
   Minimum input arrival time before clock: 9.904ns
   Maximum output required time after clock: 7.524ns
   Maximum combinational path delay: 5.816ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.741ns (frequency: 85.174MHz)
  Total number of paths / destination ports: 279983 / 219
-------------------------------------------------------------------------
Delay:               11.741ns (Levels of Logic = 88)
  Source:            c1/div_clk_cnt_0 (FF)
  Destination:       c1/div_clk_cnt_63 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c1/div_clk_cnt_0 to c1/div_clk_cnt_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.590  c1/div_clk_cnt_0 (c1/div_clk_cnt_0)
     LUT4:I0->O            1   0.648   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_lut<0> (c1/Mcompar_div_clk_cnt_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<0> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<1> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<2> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<3> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<4> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<5> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<6> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<7> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<8> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<9> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<10> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<11> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<12> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<13> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<14> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<15> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<16> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<17> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<18> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<19> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<20> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<20>)
     MUXCY:CI->O          65   0.269   1.305  c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<21> (c1/Mcompar_div_clk_cnt_cmp_lt0000_cy<21>)
     LUT3:I2->O            1   0.648   0.000  c1/Mcount_div_clk_cnt_lut<0> (c1/Mcount_div_clk_cnt_lut<0>)
     MUXCY:S->O            1   0.632   0.000  c1/Mcount_div_clk_cnt_cy<0> (c1/Mcount_div_clk_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<1> (c1/Mcount_div_clk_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<2> (c1/Mcount_div_clk_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<3> (c1/Mcount_div_clk_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<4> (c1/Mcount_div_clk_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<5> (c1/Mcount_div_clk_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<6> (c1/Mcount_div_clk_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<7> (c1/Mcount_div_clk_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<8> (c1/Mcount_div_clk_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<9> (c1/Mcount_div_clk_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<10> (c1/Mcount_div_clk_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<11> (c1/Mcount_div_clk_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<12> (c1/Mcount_div_clk_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<13> (c1/Mcount_div_clk_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<14> (c1/Mcount_div_clk_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<15> (c1/Mcount_div_clk_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<16> (c1/Mcount_div_clk_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<17> (c1/Mcount_div_clk_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<18> (c1/Mcount_div_clk_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<19> (c1/Mcount_div_clk_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<20> (c1/Mcount_div_clk_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<21> (c1/Mcount_div_clk_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<22> (c1/Mcount_div_clk_cnt_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<23> (c1/Mcount_div_clk_cnt_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<24> (c1/Mcount_div_clk_cnt_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<25> (c1/Mcount_div_clk_cnt_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<26> (c1/Mcount_div_clk_cnt_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<27> (c1/Mcount_div_clk_cnt_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<28> (c1/Mcount_div_clk_cnt_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<29> (c1/Mcount_div_clk_cnt_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<30> (c1/Mcount_div_clk_cnt_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<31> (c1/Mcount_div_clk_cnt_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<32> (c1/Mcount_div_clk_cnt_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<33> (c1/Mcount_div_clk_cnt_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<34> (c1/Mcount_div_clk_cnt_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<35> (c1/Mcount_div_clk_cnt_cy<35>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<36> (c1/Mcount_div_clk_cnt_cy<36>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<37> (c1/Mcount_div_clk_cnt_cy<37>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<38> (c1/Mcount_div_clk_cnt_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<39> (c1/Mcount_div_clk_cnt_cy<39>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<40> (c1/Mcount_div_clk_cnt_cy<40>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<41> (c1/Mcount_div_clk_cnt_cy<41>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<42> (c1/Mcount_div_clk_cnt_cy<42>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<43> (c1/Mcount_div_clk_cnt_cy<43>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<44> (c1/Mcount_div_clk_cnt_cy<44>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<45> (c1/Mcount_div_clk_cnt_cy<45>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<46> (c1/Mcount_div_clk_cnt_cy<46>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<47> (c1/Mcount_div_clk_cnt_cy<47>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<48> (c1/Mcount_div_clk_cnt_cy<48>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<49> (c1/Mcount_div_clk_cnt_cy<49>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<50> (c1/Mcount_div_clk_cnt_cy<50>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<51> (c1/Mcount_div_clk_cnt_cy<51>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<52> (c1/Mcount_div_clk_cnt_cy<52>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<53> (c1/Mcount_div_clk_cnt_cy<53>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<54> (c1/Mcount_div_clk_cnt_cy<54>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<55> (c1/Mcount_div_clk_cnt_cy<55>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<56> (c1/Mcount_div_clk_cnt_cy<56>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<57> (c1/Mcount_div_clk_cnt_cy<57>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<58> (c1/Mcount_div_clk_cnt_cy<58>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<59> (c1/Mcount_div_clk_cnt_cy<59>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<60> (c1/Mcount_div_clk_cnt_cy<60>)
     MUXCY:CI->O           1   0.065   0.000  c1/Mcount_div_clk_cnt_cy<61> (c1/Mcount_div_clk_cnt_cy<61>)
     MUXCY:CI->O           0   0.065   0.000  c1/Mcount_div_clk_cnt_cy<62> (c1/Mcount_div_clk_cnt_cy<62>)
     XORCY:CI->O           1   0.844   0.000  c1/Mcount_div_clk_cnt_xor<63> (c1/Mcount_div_clk_cnt63)
     FDC:D                     0.252          c1/div_clk_cnt_63
    ----------------------------------------
    Total                     11.741ns (9.846ns logic, 1.895ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c2/div_clk1'
  Clock period: 8.098ns (frequency: 123.487MHz)
  Total number of paths / destination ports: 64 / 18
-------------------------------------------------------------------------
Delay:               4.049ns (Levels of Logic = 2)
  Source:            seg1/bitnum_0 (FF)
  Destination:       seg1/num_6 (FF)
  Source Clock:      c2/div_clk1 falling
  Destination Clock: c2/div_clk1 rising

  Data Path: seg1/bitnum_0 to seg1/num_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.245  seg1/bitnum_0 (seg1/bitnum_0)
     LUT3:I0->O            1   0.648   0.000  seg1/Mmux_numreg_3 (seg1/Mmux_numreg_3)
     MUXF5:I1->O           1   0.276   0.420  seg1/Mmux_numreg_2_f5 (seg1/numreg<0>)
     FDR:R                     0.869          seg1/num_0
    ----------------------------------------
    Total                      4.049ns (2.384ns logic, 1.665ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 68 / 35
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 2)
  Source:            Key_state<0> (PAD)
  Destination:       RYG_state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: Key_state<0> to RYG_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.849   1.211  Key_state_0_IBUF (Key_state_0_IBUF)
     LUT2:I0->O            5   0.648   0.633  isNight_cmp_eq00001 (isNight)
     FDRE:R                    0.869          RYG_state_FSM_FFd4
    ----------------------------------------
    Total                      4.210ns (2.366ns logic, 1.844ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c2/div_clk1'
  Total number of paths / destination ports: 2602 / 20
-------------------------------------------------------------------------
Offset:              9.904ns (Levels of Logic = 7)
  Source:            Key_state<0> (PAD)
  Destination:       seg1/thireg_3 (FF)
  Destination Clock: c2/div_clk1 falling

  Data Path: Key_state<0> to seg1/thireg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.849   1.211  Key_state_0_IBUF (Key_state_0_IBUF)
     LUT3:I0->O            2   0.648   0.479  seg71_disp_bin_0_mux0000<3>_SW0 (N30)
     LUT3:I2->O           15   0.648   1.097  seg71_disp_bin_0_mux0000<3> (seg71_disp_bin<0><3>)
     LUT4:I1->O            2   0.643   0.590  b2b1_0/bcd<1>51 (b2b1_0/bcd<1>_bdd1)
     LUT3:I0->O            1   0.648   0.000  b2b1_0/bcd<4>_G (N35)
     MUXF5:I1->O           7   0.276   0.851  b2b1_0/bcd<4> (seg71_disp_bcd<0><4>)
     LUT4:I0->O            2   0.648   0.447  seg1/Mrom_thireg_mux000061 (seg1/Mrom_thireg_mux00006)
     FDS_1:S                   0.869          seg1/thireg_3
    ----------------------------------------
    Total                      9.904ns (5.229ns logic, 4.675ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Offset:              7.524ns (Levels of Logic = 2)
  Source:            RYG_state_FSM_FFd2 (FF)
  Destination:       R1 (PAD)
  Source Clock:      clk rising

  Data Path: RYG_state_FSM_FFd2 to R1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.591   1.345  RYG_state_FSM_FFd2 (RYG_state_FSM_FFd2)
     LUT2:I0->O            1   0.648   0.420  R11 (seg71_disp_bcd<1><1>)
     OBUF:I->O                 4.520          R1_OBUF (R1)
    ----------------------------------------
    Total                      7.524ns (5.759ns logic, 1.765ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c2/div_clk1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            seg1/bitchose_3 (FF)
  Destination:       seg71_sel<3> (PAD)
  Source Clock:      c2/div_clk1 rising

  Data Path: seg1/bitchose_3 to seg71_sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  seg1/bitchose_3 (seg1/bitchose_3)
     OBUF:I->O                 4.520          seg71_sel_3_OBUF (seg71_sel<3>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       debug<1> (PAD)

  Data Path: clk to debug<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  clk_IBUF (debug_1_OBUF1)
     OBUF:I->O                 4.520          debug_1_OBUF (debug<1>)
    ----------------------------------------
    Total                      5.816ns (5.369ns logic, 0.447ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.28 secs
 
--> 

Total memory usage is 157848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    5 (   0 filtered)

