
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.10

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency count[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency count[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.14    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.14    0.00    0.93 ^ count[6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ count[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.35    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: load_val[5] (input port clocked by core_clock)
Endpoint: count[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ load_val[5] (in)
                                         load_val[5] (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.09    0.29 ^ input6/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.08    0.00    0.29 ^ _133_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.04    0.09    0.38 v _133_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _064_ (net)
                  0.04    0.00    0.38 v _134_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.06    0.44 ^ _134_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _005_ (net)
                  0.07    0.00    0.44 ^ count[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ count[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.14    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    0.94 ^ count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.23   clock reconvergence pessimism
                          0.19    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.11    0.43    0.65 v count[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net13 (net)
                  0.11    0.00    0.65 v _168_/A (sky130_fd_sc_hd__ha_1)
     4    0.01    0.13    0.37    1.02 ^ _168_/SUM (sky130_fd_sc_hd__ha_1)
                                         _080_ (net)
                  0.13    0.00    1.02 ^ _110_/B (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.13    0.16    1.18 v _110_/Y (sky130_fd_sc_hd__nand3_1)
                                         _043_ (net)
                  0.13    0.00    1.18 v _145_/A1 (sky130_fd_sc_hd__a211o_1)
     4    0.01    0.09    0.33    1.51 v _145_/X (sky130_fd_sc_hd__a211o_1)
                                         _010_ (net)
                  0.09    0.00    1.51 v _152_/A1 (sky130_fd_sc_hd__a2111o_1)
     1    0.00    0.06    0.37    1.88 v _152_/X (sky130_fd_sc_hd__a2111o_1)
                                         _017_ (net)
                  0.06    0.00    1.88 v _155_/C (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.08    0.10    1.97 ^ _155_/Y (sky130_fd_sc_hd__nand4_1)
                                         _020_ (net)
                  0.08    0.00    1.97 ^ _158_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    2.02 v _158_/Y (sky130_fd_sc_hd__nor2_1)
                                         _007_ (net)
                  0.04    0.00    2.02 v count[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.24 ^ count[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.14    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    0.94 ^ count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.23   clock reconvergence pessimism
                          0.19    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.11    0.43    0.65 v count[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net13 (net)
                  0.11    0.00    0.65 v _168_/A (sky130_fd_sc_hd__ha_1)
     4    0.01    0.13    0.37    1.02 ^ _168_/SUM (sky130_fd_sc_hd__ha_1)
                                         _080_ (net)
                  0.13    0.00    1.02 ^ _110_/B (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.13    0.16    1.18 v _110_/Y (sky130_fd_sc_hd__nand3_1)
                                         _043_ (net)
                  0.13    0.00    1.18 v _145_/A1 (sky130_fd_sc_hd__a211o_1)
     4    0.01    0.09    0.33    1.51 v _145_/X (sky130_fd_sc_hd__a211o_1)
                                         _010_ (net)
                  0.09    0.00    1.51 v _152_/A1 (sky130_fd_sc_hd__a2111o_1)
     1    0.00    0.06    0.37    1.88 v _152_/X (sky130_fd_sc_hd__a2111o_1)
                                         _017_ (net)
                  0.06    0.00    1.88 v _155_/C (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.08    0.10    1.97 ^ _155_/Y (sky130_fd_sc_hd__nand4_1)
                                         _020_ (net)
                  0.08    0.00    1.97 ^ _158_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    2.02 v _158_/Y (sky130_fd_sc_hd__nor2_1)
                                         _007_ (net)
                  0.04    0.00    2.02 v count[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.24 ^ count[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1567788124084473

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7783

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.030526502057909966

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8334

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.65 v count[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.37    1.02 ^ _168_/SUM (sky130_fd_sc_hd__ha_1)
   0.16    1.18 v _110_/Y (sky130_fd_sc_hd__nand3_1)
   0.33    1.51 v _145_/X (sky130_fd_sc_hd__a211o_1)
   0.37    1.88 v _152_/X (sky130_fd_sc_hd__a2111o_1)
   0.10    1.97 ^ _155_/Y (sky130_fd_sc_hd__nand4_1)
   0.05    2.02 v _158_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    2.02 v count[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           2.02   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ count[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    5.24   clock reconvergence pessimism
  -0.11    5.12   library setup time
           5.12   data required time
---------------------------------------------------------
           5.12   data required time
          -2.02   data arrival time
---------------------------------------------------------
           3.10   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.43    0.66 v count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.09    0.75 ^ _116_/Y (sky130_fd_sc_hd__nor2_1)
   0.05    0.80 v _117_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.80 v count[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.80   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.23   clock reconvergence pessimism
  -0.04    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.61   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2270

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2356

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.0237

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.1006

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
153.214409

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-05   2.48e-05   8.75e-11   1.06e-04  34.7%
Combinational          5.46e-05   6.16e-05   2.36e-10   1.16e-04  37.8%
Clock                  5.56e-05   2.89e-05   2.28e-11   8.45e-05  27.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e-04   1.15e-04   3.46e-10   3.07e-04 100.0%
                          62.4%      37.6%       0.0%
