
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000256c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08002678  08002678  00012678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026b4  080026b4  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  080026b4  080026b4  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026b4  080026b4  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026b4  080026b4  000126b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026b8  080026b8  000126b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080026bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2000009c  08002758  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08002758  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ab7  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001601  00000000  00000000  00027b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  00029180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  00029850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f85  00000000  00000000  00029e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008458  00000000  00000000  00040e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000828ea  00000000  00000000  00049275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cbb5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d58  00000000  00000000  000cbbb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002660 	.word	0x08002660

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08002660 	.word	0x08002660

0800014c <vector_init>:
    uint8_t* data;
    size_t size;
    size_t capacity;
} Vector_uint8_t;

void vector_init(Vector_uint8_t* v) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    v->data = NULL;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
    v->size = 0;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2200      	movs	r2, #0
 800015e:	605a      	str	r2, [r3, #4]
    v->capacity = 0;
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2200      	movs	r2, #0
 8000164:	609a      	str	r2, [r3, #8]
}
 8000166:	bf00      	nop
 8000168:	370c      	adds	r7, #12
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr

08000170 <vector_push>:

void vector_push(Vector_uint8_t* v, uint8_t value) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
 8000178:	460b      	mov	r3, r1
 800017a:	70fb      	strb	r3, [r7, #3]
    if (v->size >= v->capacity) {
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	685a      	ldr	r2, [r3, #4]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	689b      	ldr	r3, [r3, #8]
 8000184:	429a      	cmp	r2, r3
 8000186:	d315      	bcc.n	80001b4 <vector_push+0x44>
        v->capacity = (v->capacity == 0) ? 4 : v->capacity * 2;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	689b      	ldr	r3, [r3, #8]
 800018c:	2b00      	cmp	r3, #0
 800018e:	d003      	beq.n	8000198 <vector_push+0x28>
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	689b      	ldr	r3, [r3, #8]
 8000194:	005b      	lsls	r3, r3, #1
 8000196:	e000      	b.n	800019a <vector_push+0x2a>
 8000198:	2304      	movs	r3, #4
 800019a:	687a      	ldr	r2, [r7, #4]
 800019c:	6093      	str	r3, [r2, #8]
        v->data = (uint8_t*) realloc(v->data, v->capacity * sizeof(uint8_t));
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	681a      	ldr	r2, [r3, #0]
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	689b      	ldr	r3, [r3, #8]
 80001a6:	4619      	mov	r1, r3
 80001a8:	4610      	mov	r0, r2
 80001aa:	f002 f9c9 	bl	8002540 <realloc>
 80001ae:	4602      	mov	r2, r0
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	601a      	str	r2, [r3, #0]
    }
    v->data[v->size++] = value;
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	681a      	ldr	r2, [r3, #0]
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	685b      	ldr	r3, [r3, #4]
 80001bc:	1c58      	adds	r0, r3, #1
 80001be:	6879      	ldr	r1, [r7, #4]
 80001c0:	6048      	str	r0, [r1, #4]
 80001c2:	4413      	add	r3, r2
 80001c4:	78fa      	ldrb	r2, [r7, #3]
 80001c6:	701a      	strb	r2, [r3, #0]
}
 80001c8:	bf00      	nop
 80001ca:	3708      	adds	r7, #8
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bd80      	pop	{r7, pc}

080001d0 <vector_free>:

void vector_free(Vector_uint8_t* v) {
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
    free(v->data);
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4618      	mov	r0, r3
 80001de:	f002 f8c3 	bl	8002368 <free>
    v->data = NULL;
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	2200      	movs	r2, #0
 80001e6:	601a      	str	r2, [r3, #0]
    v->size = 0;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2200      	movs	r2, #0
 80001ec:	605a      	str	r2, [r3, #4]
    v->capacity = 0;
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	2200      	movs	r2, #0
 80001f2:	609a      	str	r2, [r3, #8]
}
 80001f4:	bf00      	nop
 80001f6:	3708      	adds	r7, #8
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}

080001fc <parse_led_command>:

Vector_uint8_t temp_on, temp_off;

void parse_led_command(const char* command, const char* label, Vector_uint8_t* out_vector) {
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b088      	sub	sp, #32
 8000200:	af00      	add	r7, sp, #0
 8000202:	60f8      	str	r0, [r7, #12]
 8000204:	60b9      	str	r1, [r7, #8]
 8000206:	607a      	str	r2, [r7, #4]
    const char* start = strstr(command, label);
 8000208:	68b9      	ldr	r1, [r7, #8]
 800020a:	68f8      	ldr	r0, [r7, #12]
 800020c:	f002 f9bd 	bl	800258a <strstr>
 8000210:	6178      	str	r0, [r7, #20]
    if (start != NULL) {
 8000212:	697b      	ldr	r3, [r7, #20]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d044      	beq.n	80002a2 <parse_led_command+0xa6>
        const char* colon = strchr(start, ':');
 8000218:	213a      	movs	r1, #58	; 0x3a
 800021a:	6978      	ldr	r0, [r7, #20]
 800021c:	f002 f9a8 	bl	8002570 <strchr>
 8000220:	61f8      	str	r0, [r7, #28]
        if (colon != NULL) {
 8000222:	69fb      	ldr	r3, [r7, #28]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d03c      	beq.n	80002a2 <parse_led_command+0xa6>
            colon++;
 8000228:	69fb      	ldr	r3, [r7, #28]
 800022a:	3301      	adds	r3, #1
 800022c:	61fb      	str	r3, [r7, #28]
            uint8_t temp_number = 0;
 800022e:	2300      	movs	r3, #0
 8000230:	76fb      	strb	r3, [r7, #27]
            while (*colon != ';' && *colon != '\0') {
 8000232:	e026      	b.n	8000282 <parse_led_command+0x86>
                if (*colon >= '0' && *colon <= '9') {
 8000234:	69fb      	ldr	r3, [r7, #28]
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b2f      	cmp	r3, #47	; 0x2f
 800023a:	d910      	bls.n	800025e <parse_led_command+0x62>
 800023c:	69fb      	ldr	r3, [r7, #28]
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b39      	cmp	r3, #57	; 0x39
 8000242:	d80c      	bhi.n	800025e <parse_led_command+0x62>
                    temp_number = temp_number * 10 + (*colon - '0');
 8000244:	7efb      	ldrb	r3, [r7, #27]
 8000246:	461a      	mov	r2, r3
 8000248:	0092      	lsls	r2, r2, #2
 800024a:	4413      	add	r3, r2
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	b2da      	uxtb	r2, r3
 8000250:	69fb      	ldr	r3, [r7, #28]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	4413      	add	r3, r2
 8000256:	b2db      	uxtb	r3, r3
 8000258:	3b30      	subs	r3, #48	; 0x30
 800025a:	76fb      	strb	r3, [r7, #27]
 800025c:	e00e      	b.n	800027c <parse_led_command+0x80>
                } else if (*colon == ',' || *colon == ' ') {
 800025e:	69fb      	ldr	r3, [r7, #28]
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b2c      	cmp	r3, #44	; 0x2c
 8000264:	d003      	beq.n	800026e <parse_led_command+0x72>
 8000266:	69fb      	ldr	r3, [r7, #28]
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	2b20      	cmp	r3, #32
 800026c:	d106      	bne.n	800027c <parse_led_command+0x80>
                    vector_push(out_vector, temp_number);
 800026e:	7efb      	ldrb	r3, [r7, #27]
 8000270:	4619      	mov	r1, r3
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f7ff ff7c 	bl	8000170 <vector_push>
                    temp_number = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	76fb      	strb	r3, [r7, #27]
                }
                colon++;
 800027c:	69fb      	ldr	r3, [r7, #28]
 800027e:	3301      	adds	r3, #1
 8000280:	61fb      	str	r3, [r7, #28]
            while (*colon != ';' && *colon != '\0') {
 8000282:	69fb      	ldr	r3, [r7, #28]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	2b3b      	cmp	r3, #59	; 0x3b
 8000288:	d003      	beq.n	8000292 <parse_led_command+0x96>
 800028a:	69fb      	ldr	r3, [r7, #28]
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d1d0      	bne.n	8000234 <parse_led_command+0x38>
            }
            if (temp_number > 0)
 8000292:	7efb      	ldrb	r3, [r7, #27]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d004      	beq.n	80002a2 <parse_led_command+0xa6>
                vector_push(out_vector, temp_number);
 8000298:	7efb      	ldrb	r3, [r7, #27]
 800029a:	4619      	mov	r1, r3
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f7ff ff67 	bl	8000170 <vector_push>
        }
    }
}
 80002a2:	bf00      	nop
 80002a4:	3720      	adds	r7, #32
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <SET_LED>:

void SET_LED(const char* uart_buffer) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
    vector_init(&temp_on);
 80002b4:	4809      	ldr	r0, [pc, #36]	; (80002dc <SET_LED+0x30>)
 80002b6:	f7ff ff49 	bl	800014c <vector_init>
    vector_init(&temp_off);
 80002ba:	4809      	ldr	r0, [pc, #36]	; (80002e0 <SET_LED+0x34>)
 80002bc:	f7ff ff46 	bl	800014c <vector_init>
    parse_led_command(uart_buffer, CMD_ON, &temp_on);
 80002c0:	4a06      	ldr	r2, [pc, #24]	; (80002dc <SET_LED+0x30>)
 80002c2:	4908      	ldr	r1, [pc, #32]	; (80002e4 <SET_LED+0x38>)
 80002c4:	6878      	ldr	r0, [r7, #4]
 80002c6:	f7ff ff99 	bl	80001fc <parse_led_command>
    parse_led_command(uart_buffer, CMD_OFF, &temp_off);
 80002ca:	4a05      	ldr	r2, [pc, #20]	; (80002e0 <SET_LED+0x34>)
 80002cc:	4906      	ldr	r1, [pc, #24]	; (80002e8 <SET_LED+0x3c>)
 80002ce:	6878      	ldr	r0, [r7, #4]
 80002d0:	f7ff ff94 	bl	80001fc <parse_led_command>
}
 80002d4:	bf00      	nop
 80002d6:	3708      	adds	r7, #8
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	20000138 	.word	0x20000138
 80002e0:	20000144 	.word	0x20000144
 80002e4:	08002678 	.word	0x08002678
 80002e8:	08002680 	.word	0x08002680

080002ec <SET_UP_STATUS>:

void SET_UP_STATUS(Vector_uint8_t* on, Vector_uint8_t* off) {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b086      	sub	sp, #24
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < on->size; i++) {
 80002f6:	2300      	movs	r3, #0
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	e01c      	b.n	8000336 <SET_UP_STATUS+0x4a>
        uint8_t pin_index = on->data[i];
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681a      	ldr	r2, [r3, #0]
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	4413      	add	r3, r2
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	73bb      	strb	r3, [r7, #14]
        if (pin_index >= 1 && pin_index <= 7) {
 8000308:	7bbb      	ldrb	r3, [r7, #14]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d010      	beq.n	8000330 <SET_UP_STATUS+0x44>
 800030e:	7bbb      	ldrb	r3, [r7, #14]
 8000310:	2b07      	cmp	r3, #7
 8000312:	d80d      	bhi.n	8000330 <SET_UP_STATUS+0x44>
            HAL_GPIO_WritePin(LED_GPIO_PORT[pin_index - 1], LED_GPIO_PIN[pin_index - 1], GPIO_PIN_SET);
 8000314:	7bbb      	ldrb	r3, [r7, #14]
 8000316:	3b01      	subs	r3, #1
 8000318:	4a1e      	ldr	r2, [pc, #120]	; (8000394 <SET_UP_STATUS+0xa8>)
 800031a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800031e:	7bbb      	ldrb	r3, [r7, #14]
 8000320:	3b01      	subs	r3, #1
 8000322:	4a1d      	ldr	r2, [pc, #116]	; (8000398 <SET_UP_STATUS+0xac>)
 8000324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000328:	2201      	movs	r2, #1
 800032a:	4619      	mov	r1, r3
 800032c:	f000 fe42 	bl	8000fb4 <HAL_GPIO_WritePin>
    for (size_t i = 0; i < on->size; i++) {
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	3301      	adds	r3, #1
 8000334:	617b      	str	r3, [r7, #20]
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	697a      	ldr	r2, [r7, #20]
 800033c:	429a      	cmp	r2, r3
 800033e:	d3dd      	bcc.n	80002fc <SET_UP_STATUS+0x10>
        }
    }

    for (size_t i = 0; i < off->size; i++) {
 8000340:	2300      	movs	r3, #0
 8000342:	613b      	str	r3, [r7, #16]
 8000344:	e01c      	b.n	8000380 <SET_UP_STATUS+0x94>
        uint8_t pin_index = off->data[i];
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	693b      	ldr	r3, [r7, #16]
 800034c:	4413      	add	r3, r2
 800034e:	781b      	ldrb	r3, [r3, #0]
 8000350:	73fb      	strb	r3, [r7, #15]
        if (pin_index >= 1 && pin_index <= 7) {
 8000352:	7bfb      	ldrb	r3, [r7, #15]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d010      	beq.n	800037a <SET_UP_STATUS+0x8e>
 8000358:	7bfb      	ldrb	r3, [r7, #15]
 800035a:	2b07      	cmp	r3, #7
 800035c:	d80d      	bhi.n	800037a <SET_UP_STATUS+0x8e>
            HAL_GPIO_WritePin(LED_GPIO_PORT[pin_index - 1], LED_GPIO_PIN[pin_index - 1], GPIO_PIN_RESET);
 800035e:	7bfb      	ldrb	r3, [r7, #15]
 8000360:	3b01      	subs	r3, #1
 8000362:	4a0c      	ldr	r2, [pc, #48]	; (8000394 <SET_UP_STATUS+0xa8>)
 8000364:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000368:	7bfb      	ldrb	r3, [r7, #15]
 800036a:	3b01      	subs	r3, #1
 800036c:	4a0a      	ldr	r2, [pc, #40]	; (8000398 <SET_UP_STATUS+0xac>)
 800036e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000372:	2200      	movs	r2, #0
 8000374:	4619      	mov	r1, r3
 8000376:	f000 fe1d 	bl	8000fb4 <HAL_GPIO_WritePin>
    for (size_t i = 0; i < off->size; i++) {
 800037a:	693b      	ldr	r3, [r7, #16]
 800037c:	3301      	adds	r3, #1
 800037e:	613b      	str	r3, [r7, #16]
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	693a      	ldr	r2, [r7, #16]
 8000386:	429a      	cmp	r2, r3
 8000388:	d3dd      	bcc.n	8000346 <SET_UP_STATUS+0x5a>
        }
    }
}
 800038a:	bf00      	nop
 800038c:	bf00      	nop
 800038e:	3718      	adds	r7, #24
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}
 8000394:	20000000 	.word	0x20000000
 8000398:	2000001c 	.word	0x2000001c

0800039c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681a      	ldr	r2, [r3, #0]
 80003a8:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <HAL_UART_RxCpltCallback+0x84>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d133      	bne.n	8000418 <HAL_UART_RxCpltCallback+0x7c>
	{
		Flag_Uart = 1;
 80003b0:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <HAL_UART_RxCpltCallback+0x88>)
 80003b2:	2201      	movs	r2, #1
 80003b4:	701a      	strb	r2, [r3, #0]
		buff_uart [Index_Uart++] = Data_Rx;
 80003b6:	4b1c      	ldr	r3, [pc, #112]	; (8000428 <HAL_UART_RxCpltCallback+0x8c>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	1c5a      	adds	r2, r3, #1
 80003bc:	b2d1      	uxtb	r1, r2
 80003be:	4a1a      	ldr	r2, [pc, #104]	; (8000428 <HAL_UART_RxCpltCallback+0x8c>)
 80003c0:	7011      	strb	r1, [r2, #0]
 80003c2:	461a      	mov	r2, r3
 80003c4:	4b19      	ldr	r3, [pc, #100]	; (800042c <HAL_UART_RxCpltCallback+0x90>)
 80003c6:	7819      	ldrb	r1, [r3, #0]
 80003c8:	4b19      	ldr	r3, [pc, #100]	; (8000430 <HAL_UART_RxCpltCallback+0x94>)
 80003ca:	5499      	strb	r1, [r3, r2]
		if (Data_Rx == '.')
 80003cc:	4b17      	ldr	r3, [pc, #92]	; (800042c <HAL_UART_RxCpltCallback+0x90>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b2e      	cmp	r3, #46	; 0x2e
 80003d2:	d11c      	bne.n	800040e <HAL_UART_RxCpltCallback+0x72>
		{
			buff_uart[Index_Uart] = '\0';
 80003d4:	4b14      	ldr	r3, [pc, #80]	; (8000428 <HAL_UART_RxCpltCallback+0x8c>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	461a      	mov	r2, r3
 80003da:	4b15      	ldr	r3, [pc, #84]	; (8000430 <HAL_UART_RxCpltCallback+0x94>)
 80003dc:	2100      	movs	r1, #0
 80003de:	5499      	strb	r1, [r3, r2]
			Index_Uart = 0;
 80003e0:	4b11      	ldr	r3, [pc, #68]	; (8000428 <HAL_UART_RxCpltCallback+0x8c>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	701a      	strb	r2, [r3, #0]
			memset(buff_uart, 0, sizeof(buff_uart));
 80003e6:	2232      	movs	r2, #50	; 0x32
 80003e8:	2100      	movs	r1, #0
 80003ea:	4811      	ldr	r0, [pc, #68]	; (8000430 <HAL_UART_RxCpltCallback+0x94>)
 80003ec:	f001 ffc4 	bl	8002378 <memset>
			Data_Rx = '\0';
 80003f0:	4b0e      	ldr	r3, [pc, #56]	; (800042c <HAL_UART_RxCpltCallback+0x90>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart1, &Data_Rx, 1);
 80003f6:	2201      	movs	r2, #1
 80003f8:	490c      	ldr	r1, [pc, #48]	; (800042c <HAL_UART_RxCpltCallback+0x90>)
 80003fa:	4809      	ldr	r0, [pc, #36]	; (8000420 <HAL_UART_RxCpltCallback+0x84>)
 80003fc:	f001 fa52 	bl	80018a4 <HAL_UART_Receive_IT>
			vector_free(&temp_on);
 8000400:	480c      	ldr	r0, [pc, #48]	; (8000434 <HAL_UART_RxCpltCallback+0x98>)
 8000402:	f7ff fee5 	bl	80001d0 <vector_free>
			vector_free(&temp_off);
 8000406:	480c      	ldr	r0, [pc, #48]	; (8000438 <HAL_UART_RxCpltCallback+0x9c>)
 8000408:	f7ff fee2 	bl	80001d0 <vector_free>
		else
		{
			HAL_UART_Receive_IT(&huart1, &Data_Rx, 1);
		}
	}
}
 800040c:	e004      	b.n	8000418 <HAL_UART_RxCpltCallback+0x7c>
			HAL_UART_Receive_IT(&huart1, &Data_Rx, 1);
 800040e:	2201      	movs	r2, #1
 8000410:	4906      	ldr	r1, [pc, #24]	; (800042c <HAL_UART_RxCpltCallback+0x90>)
 8000412:	4803      	ldr	r0, [pc, #12]	; (8000420 <HAL_UART_RxCpltCallback+0x84>)
 8000414:	f001 fa46 	bl	80018a4 <HAL_UART_Receive_IT>
}
 8000418:	bf00      	nop
 800041a:	3708      	adds	r7, #8
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000b8 	.word	0x200000b8
 8000424:	20000101 	.word	0x20000101
 8000428:	20000102 	.word	0x20000102
 800042c:	20000100 	.word	0x20000100
 8000430:	20000104 	.word	0x20000104
 8000434:	20000138 	.word	0x20000138
 8000438:	20000144 	.word	0x20000144

0800043c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000440:	f000 fa12 	bl	8000868 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000444:	f000 f824 	bl	8000490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000448:	f000 f88e 	bl	8000568 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800044c:	f000 f862 	bl	8000514 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &Data_Rx, 1);
 8000450:	2201      	movs	r2, #1
 8000452:	4909      	ldr	r1, [pc, #36]	; (8000478 <main+0x3c>)
 8000454:	4809      	ldr	r0, [pc, #36]	; (800047c <main+0x40>)
 8000456:	f001 fa25 	bl	80018a4 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (Flag_Uart)
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <main+0x44>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d0fb      	beq.n	800045a <main+0x1e>
	  {
		  SET_LED(buff_uart);
 8000462:	4808      	ldr	r0, [pc, #32]	; (8000484 <main+0x48>)
 8000464:	f7ff ff22 	bl	80002ac <SET_LED>
		  SET_UP_STATUS(&temp_on, &temp_off);
 8000468:	4907      	ldr	r1, [pc, #28]	; (8000488 <main+0x4c>)
 800046a:	4808      	ldr	r0, [pc, #32]	; (800048c <main+0x50>)
 800046c:	f7ff ff3e 	bl	80002ec <SET_UP_STATUS>
		  Flag_Uart = 0;
 8000470:	4b03      	ldr	r3, [pc, #12]	; (8000480 <main+0x44>)
 8000472:	2200      	movs	r2, #0
 8000474:	701a      	strb	r2, [r3, #0]
	  if (Flag_Uart)
 8000476:	e7f0      	b.n	800045a <main+0x1e>
 8000478:	20000100 	.word	0x20000100
 800047c:	200000b8 	.word	0x200000b8
 8000480:	20000101 	.word	0x20000101
 8000484:	20000104 	.word	0x20000104
 8000488:	20000144 	.word	0x20000144
 800048c:	20000138 	.word	0x20000138

08000490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b090      	sub	sp, #64	; 0x40
 8000494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000496:	f107 0318 	add.w	r3, r7, #24
 800049a:	2228      	movs	r2, #40	; 0x28
 800049c:	2100      	movs	r1, #0
 800049e:	4618      	mov	r0, r3
 80004a0:	f001 ff6a 	bl	8002378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a4:	1d3b      	adds	r3, r7, #4
 80004a6:	2200      	movs	r2, #0
 80004a8:	601a      	str	r2, [r3, #0]
 80004aa:	605a      	str	r2, [r3, #4]
 80004ac:	609a      	str	r2, [r3, #8]
 80004ae:	60da      	str	r2, [r3, #12]
 80004b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b2:	2302      	movs	r3, #2
 80004b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b6:	2301      	movs	r3, #1
 80004b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ba:	2310      	movs	r3, #16
 80004bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004be:	2302      	movs	r3, #2
 80004c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80004c2:	2300      	movs	r3, #0
 80004c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004c6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80004ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004cc:	f107 0318 	add.w	r3, r7, #24
 80004d0:	4618      	mov	r0, r3
 80004d2:	f000 fd87 	bl	8000fe4 <HAL_RCC_OscConfig>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80004dc:	f000 f8a4 	bl	8000628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e0:	230f      	movs	r3, #15
 80004e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004e4:	2302      	movs	r3, #2
 80004e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e8:	2300      	movs	r3, #0
 80004ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	2102      	movs	r1, #2
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 fff4 	bl	80014e8 <HAL_RCC_ClockConfig>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000506:	f000 f88f 	bl	8000628 <Error_Handler>
  }
}
 800050a:	bf00      	nop
 800050c:	3740      	adds	r7, #64	; 0x40
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
	...

08000514 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800051a:	4a12      	ldr	r2, [pc, #72]	; (8000564 <MX_USART1_UART_Init+0x50>)
 800051c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800051e:	4b10      	ldr	r3, [pc, #64]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000526:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000532:	4b0b      	ldr	r3, [pc, #44]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000534:	2200      	movs	r2, #0
 8000536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800053a:	220c      	movs	r2, #12
 800053c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800053e:	4b08      	ldr	r3, [pc, #32]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000540:	2200      	movs	r2, #0
 8000542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000546:	2200      	movs	r2, #0
 8000548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800054a:	4805      	ldr	r0, [pc, #20]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800054c:	f001 f95a 	bl	8001804 <HAL_UART_Init>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000556:	f000 f867 	bl	8000628 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	200000b8 	.word	0x200000b8
 8000564:	40013800 	.word	0x40013800

08000568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057c:	4b27      	ldr	r3, [pc, #156]	; (800061c <MX_GPIO_Init+0xb4>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a26      	ldr	r2, [pc, #152]	; (800061c <MX_GPIO_Init+0xb4>)
 8000582:	f043 0310 	orr.w	r3, r3, #16
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b24      	ldr	r3, [pc, #144]	; (800061c <MX_GPIO_Init+0xb4>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0310 	and.w	r3, r3, #16
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000594:	4b21      	ldr	r3, [pc, #132]	; (800061c <MX_GPIO_Init+0xb4>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a20      	ldr	r2, [pc, #128]	; (800061c <MX_GPIO_Init+0xb4>)
 800059a:	f043 0320 	orr.w	r3, r3, #32
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b1e      	ldr	r3, [pc, #120]	; (800061c <MX_GPIO_Init+0xb4>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0320 	and.w	r3, r3, #32
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <MX_GPIO_Init+0xb4>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a1a      	ldr	r2, [pc, #104]	; (800061c <MX_GPIO_Init+0xb4>)
 80005b2:	f043 0304 	orr.w	r3, r3, #4
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b18      	ldr	r3, [pc, #96]	; (800061c <MX_GPIO_Init+0xb4>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0304 	and.w	r3, r3, #4
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ca:	4815      	ldr	r0, [pc, #84]	; (8000620 <MX_GPIO_Init+0xb8>)
 80005cc:	f000 fcf2 	bl	8000fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 80005d0:	2200      	movs	r2, #0
 80005d2:	217f      	movs	r1, #127	; 0x7f
 80005d4:	4813      	ldr	r0, [pc, #76]	; (8000624 <MX_GPIO_Init+0xbc>)
 80005d6:	f000 fced 	bl	8000fb4 <HAL_GPIO_WritePin>
                          |LED_5_Pin|LED_6_Pin|LED_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e0:	2301      	movs	r3, #1
 80005e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e8:	2302      	movs	r3, #2
 80005ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	4619      	mov	r1, r3
 80005f2:	480b      	ldr	r0, [pc, #44]	; (8000620 <MX_GPIO_Init+0xb8>)
 80005f4:	f000 fb5a 	bl	8000cac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin
                           LED_5_Pin LED_6_Pin LED_7_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 80005f8:	237f      	movs	r3, #127	; 0x7f
 80005fa:	613b      	str	r3, [r7, #16]
                          |LED_5_Pin|LED_6_Pin|LED_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fc:	2301      	movs	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	2302      	movs	r3, #2
 8000606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	f107 0310 	add.w	r3, r7, #16
 800060c:	4619      	mov	r1, r3
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <MX_GPIO_Init+0xbc>)
 8000610:	f000 fb4c 	bl	8000cac <HAL_GPIO_Init>

}
 8000614:	bf00      	nop
 8000616:	3720      	adds	r7, #32
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40021000 	.word	0x40021000
 8000620:	40011000 	.word	0x40011000
 8000624:	40010800 	.word	0x40010800

08000628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
}
 800062e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000630:	e7fe      	b.n	8000630 <Error_Handler+0x8>
	...

08000634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800063a:	4b15      	ldr	r3, [pc, #84]	; (8000690 <HAL_MspInit+0x5c>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	4a14      	ldr	r2, [pc, #80]	; (8000690 <HAL_MspInit+0x5c>)
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	6193      	str	r3, [r2, #24]
 8000646:	4b12      	ldr	r3, [pc, #72]	; (8000690 <HAL_MspInit+0x5c>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <HAL_MspInit+0x5c>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <HAL_MspInit+0x5c>)
 8000658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065c:	61d3      	str	r3, [r2, #28]
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <HAL_MspInit+0x5c>)
 8000660:	69db      	ldr	r3, [r3, #28]
 8000662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <HAL_MspInit+0x60>)
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	4a04      	ldr	r2, [pc, #16]	; (8000694 <HAL_MspInit+0x60>)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000686:	bf00      	nop
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000
 8000694:	40010000 	.word	0x40010000

08000698 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b088      	sub	sp, #32
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	f107 0310 	add.w	r3, r7, #16
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a20      	ldr	r2, [pc, #128]	; (8000734 <HAL_UART_MspInit+0x9c>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d139      	bne.n	800072c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006b8:	4b1f      	ldr	r3, [pc, #124]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a1e      	ldr	r2, [pc, #120]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	4a18      	ldr	r2, [pc, #96]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006d6:	f043 0304 	orr.w	r3, r3, #4
 80006da:	6193      	str	r3, [r2, #24]
 80006dc:	4b16      	ldr	r3, [pc, #88]	; (8000738 <HAL_UART_MspInit+0xa0>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	f003 0304 	and.w	r3, r3, #4
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ee:	2302      	movs	r3, #2
 80006f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f2:	2303      	movs	r3, #3
 80006f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f6:	f107 0310 	add.w	r3, r7, #16
 80006fa:	4619      	mov	r1, r3
 80006fc:	480f      	ldr	r0, [pc, #60]	; (800073c <HAL_UART_MspInit+0xa4>)
 80006fe:	f000 fad5 	bl	8000cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070c:	2300      	movs	r3, #0
 800070e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000710:	f107 0310 	add.w	r3, r7, #16
 8000714:	4619      	mov	r1, r3
 8000716:	4809      	ldr	r0, [pc, #36]	; (800073c <HAL_UART_MspInit+0xa4>)
 8000718:	f000 fac8 	bl	8000cac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800071c:	2200      	movs	r2, #0
 800071e:	2101      	movs	r1, #1
 8000720:	2025      	movs	r0, #37	; 0x25
 8000722:	f000 f9da 	bl	8000ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000726:	2025      	movs	r0, #37	; 0x25
 8000728:	f000 f9f3 	bl	8000b12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800072c:	bf00      	nop
 800072e:	3720      	adds	r7, #32
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40013800 	.word	0x40013800
 8000738:	40021000 	.word	0x40021000
 800073c:	40010800 	.word	0x40010800

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000744:	e7fe      	b.n	8000744 <NMI_Handler+0x4>

08000746 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074a:	e7fe      	b.n	800074a <HardFault_Handler+0x4>

0800074c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000750:	e7fe      	b.n	8000750 <MemManage_Handler+0x4>

08000752 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000756:	e7fe      	b.n	8000756 <BusFault_Handler+0x4>

08000758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800075c:	e7fe      	b.n	800075c <UsageFault_Handler+0x4>

0800075e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr

0800076a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr

08000776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr

08000782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000786:	f000 f8b5 	bl	80008f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000794:	4802      	ldr	r0, [pc, #8]	; (80007a0 <USART1_IRQHandler+0x10>)
 8000796:	f001 f8ab 	bl	80018f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	200000b8 	.word	0x200000b8

080007a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007ac:	4a14      	ldr	r2, [pc, #80]	; (8000800 <_sbrk+0x5c>)
 80007ae:	4b15      	ldr	r3, [pc, #84]	; (8000804 <_sbrk+0x60>)
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b8:	4b13      	ldr	r3, [pc, #76]	; (8000808 <_sbrk+0x64>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d102      	bne.n	80007c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007c0:	4b11      	ldr	r3, [pc, #68]	; (8000808 <_sbrk+0x64>)
 80007c2:	4a12      	ldr	r2, [pc, #72]	; (800080c <_sbrk+0x68>)
 80007c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <_sbrk+0x64>)
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	693a      	ldr	r2, [r7, #16]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d207      	bcs.n	80007e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007d4:	f001 fd9e 	bl	8002314 <__errno>
 80007d8:	4603      	mov	r3, r0
 80007da:	220c      	movs	r2, #12
 80007dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007de:	f04f 33ff 	mov.w	r3, #4294967295
 80007e2:	e009      	b.n	80007f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007e4:	4b08      	ldr	r3, [pc, #32]	; (8000808 <_sbrk+0x64>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007ea:	4b07      	ldr	r3, [pc, #28]	; (8000808 <_sbrk+0x64>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	4a05      	ldr	r2, [pc, #20]	; (8000808 <_sbrk+0x64>)
 80007f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007f6:	68fb      	ldr	r3, [r7, #12]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20005000 	.word	0x20005000
 8000804:	00000400 	.word	0x00000400
 8000808:	20000150 	.word	0x20000150
 800080c:	20000168 	.word	0x20000168

08000810 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800081c:	f7ff fff8 	bl	8000810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000820:	480b      	ldr	r0, [pc, #44]	; (8000850 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000822:	490c      	ldr	r1, [pc, #48]	; (8000854 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000824:	4a0c      	ldr	r2, [pc, #48]	; (8000858 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000828:	e002      	b.n	8000830 <LoopCopyDataInit>

0800082a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800082c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800082e:	3304      	adds	r3, #4

08000830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000834:	d3f9      	bcc.n	800082a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000836:	4a09      	ldr	r2, [pc, #36]	; (800085c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000838:	4c09      	ldr	r4, [pc, #36]	; (8000860 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800083a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800083c:	e001      	b.n	8000842 <LoopFillZerobss>

0800083e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800083e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000840:	3204      	adds	r2, #4

08000842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000844:	d3fb      	bcc.n	800083e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000846:	f001 fd6b 	bl	8002320 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800084a:	f7ff fdf7 	bl	800043c <main>
  bx lr
 800084e:	4770      	bx	lr
  ldr r0, =_sdata
 8000850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000854:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000858:	080026bc 	.word	0x080026bc
  ldr r2, =_sbss
 800085c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000860:	20000168 	.word	0x20000168

08000864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000864:	e7fe      	b.n	8000864 <ADC1_2_IRQHandler>
	...

08000868 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <HAL_Init+0x28>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a07      	ldr	r2, [pc, #28]	; (8000890 <HAL_Init+0x28>)
 8000872:	f043 0310 	orr.w	r3, r3, #16
 8000876:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f923 	bl	8000ac4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800087e:	200f      	movs	r0, #15
 8000880:	f000 f808 	bl	8000894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000884:	f7ff fed6 	bl	8000634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40022000 	.word	0x40022000

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800089c:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <HAL_InitTick+0x54>)
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <HAL_InitTick+0x58>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	4619      	mov	r1, r3
 80008a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f93b 	bl	8000b2e <HAL_SYSTICK_Config>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e00e      	b.n	80008e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b0f      	cmp	r3, #15
 80008c6:	d80a      	bhi.n	80008de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008c8:	2200      	movs	r2, #0
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295
 80008d0:	f000 f903 	bl	8000ada <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d4:	4a06      	ldr	r2, [pc, #24]	; (80008f0 <HAL_InitTick+0x5c>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008da:	2300      	movs	r3, #0
 80008dc:	e000      	b.n	80008e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008de:	2301      	movs	r3, #1
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	2000002c 	.word	0x2000002c
 80008ec:	20000034 	.word	0x20000034
 80008f0:	20000030 	.word	0x20000030

080008f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f8:	4b05      	ldr	r3, [pc, #20]	; (8000910 <HAL_IncTick+0x1c>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b05      	ldr	r3, [pc, #20]	; (8000914 <HAL_IncTick+0x20>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4413      	add	r3, r2
 8000904:	4a03      	ldr	r2, [pc, #12]	; (8000914 <HAL_IncTick+0x20>)
 8000906:	6013      	str	r3, [r2, #0]
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr
 8000910:	20000034 	.word	0x20000034
 8000914:	20000154 	.word	0x20000154

08000918 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  return uwTick;
 800091c:	4b02      	ldr	r3, [pc, #8]	; (8000928 <HAL_GetTick+0x10>)
 800091e:	681b      	ldr	r3, [r3, #0]
}
 8000920:	4618      	mov	r0, r3
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr
 8000928:	20000154 	.word	0x20000154

0800092c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f003 0307 	and.w	r3, r3, #7
 800093a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <__NVIC_SetPriorityGrouping+0x44>)
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000942:	68ba      	ldr	r2, [r7, #8]
 8000944:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000948:	4013      	ands	r3, r2
 800094a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000954:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800095c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800095e:	4a04      	ldr	r2, [pc, #16]	; (8000970 <__NVIC_SetPriorityGrouping+0x44>)
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	60d3      	str	r3, [r2, #12]
}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000978:	4b04      	ldr	r3, [pc, #16]	; (800098c <__NVIC_GetPriorityGrouping+0x18>)
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	f003 0307 	and.w	r3, r3, #7
}
 8000982:	4618      	mov	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	bc80      	pop	{r7}
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	e000ed00 	.word	0xe000ed00

08000990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	db0b      	blt.n	80009ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	f003 021f 	and.w	r2, r3, #31
 80009a8:	4906      	ldr	r1, [pc, #24]	; (80009c4 <__NVIC_EnableIRQ+0x34>)
 80009aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ae:	095b      	lsrs	r3, r3, #5
 80009b0:	2001      	movs	r0, #1
 80009b2:	fa00 f202 	lsl.w	r2, r0, r2
 80009b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr
 80009c4:	e000e100 	.word	0xe000e100

080009c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	6039      	str	r1, [r7, #0]
 80009d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	db0a      	blt.n	80009f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	490c      	ldr	r1, [pc, #48]	; (8000a14 <__NVIC_SetPriority+0x4c>)
 80009e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e6:	0112      	lsls	r2, r2, #4
 80009e8:	b2d2      	uxtb	r2, r2
 80009ea:	440b      	add	r3, r1
 80009ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009f0:	e00a      	b.n	8000a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4908      	ldr	r1, [pc, #32]	; (8000a18 <__NVIC_SetPriority+0x50>)
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	f003 030f 	and.w	r3, r3, #15
 80009fe:	3b04      	subs	r3, #4
 8000a00:	0112      	lsls	r2, r2, #4
 8000a02:	b2d2      	uxtb	r2, r2
 8000a04:	440b      	add	r3, r1
 8000a06:	761a      	strb	r2, [r3, #24]
}
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc80      	pop	{r7}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	e000e100 	.word	0xe000e100
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b089      	sub	sp, #36	; 0x24
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	60f8      	str	r0, [r7, #12]
 8000a24:	60b9      	str	r1, [r7, #8]
 8000a26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a30:	69fb      	ldr	r3, [r7, #28]
 8000a32:	f1c3 0307 	rsb	r3, r3, #7
 8000a36:	2b04      	cmp	r3, #4
 8000a38:	bf28      	it	cs
 8000a3a:	2304      	movcs	r3, #4
 8000a3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	3304      	adds	r3, #4
 8000a42:	2b06      	cmp	r3, #6
 8000a44:	d902      	bls.n	8000a4c <NVIC_EncodePriority+0x30>
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	3b03      	subs	r3, #3
 8000a4a:	e000      	b.n	8000a4e <NVIC_EncodePriority+0x32>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a50:	f04f 32ff 	mov.w	r2, #4294967295
 8000a54:	69bb      	ldr	r3, [r7, #24]
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	43da      	mvns	r2, r3
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	401a      	ands	r2, r3
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a64:	f04f 31ff 	mov.w	r1, #4294967295
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6e:	43d9      	mvns	r1, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a74:	4313      	orrs	r3, r2
         );
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3724      	adds	r7, #36	; 0x24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a90:	d301      	bcc.n	8000a96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a92:	2301      	movs	r3, #1
 8000a94:	e00f      	b.n	8000ab6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a96:	4a0a      	ldr	r2, [pc, #40]	; (8000ac0 <SysTick_Config+0x40>)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a9e:	210f      	movs	r1, #15
 8000aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa4:	f7ff ff90 	bl	80009c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <SysTick_Config+0x40>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aae:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <SysTick_Config+0x40>)
 8000ab0:	2207      	movs	r2, #7
 8000ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	e000e010 	.word	0xe000e010

08000ac4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff ff2d 	bl	800092c <__NVIC_SetPriorityGrouping>
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
 8000ae6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000aec:	f7ff ff42 	bl	8000974 <__NVIC_GetPriorityGrouping>
 8000af0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	68b9      	ldr	r1, [r7, #8]
 8000af6:	6978      	ldr	r0, [r7, #20]
 8000af8:	f7ff ff90 	bl	8000a1c <NVIC_EncodePriority>
 8000afc:	4602      	mov	r2, r0
 8000afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff5f 	bl	80009c8 <__NVIC_SetPriority>
}
 8000b0a:	bf00      	nop
 8000b0c:	3718      	adds	r7, #24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b082      	sub	sp, #8
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	4603      	mov	r3, r0
 8000b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff35 	bl	8000990 <__NVIC_EnableIRQ>
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b082      	sub	sp, #8
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff ffa2 	bl	8000a80 <SysTick_Config>
 8000b3c:	4603      	mov	r3, r0
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b085      	sub	sp, #20
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d008      	beq.n	8000b70 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2204      	movs	r2, #4
 8000b62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e020      	b.n	8000bb2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f022 020e 	bic.w	r2, r2, #14
 8000b7e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f022 0201 	bic.w	r2, r2, #1
 8000b8e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b98:	2101      	movs	r1, #1
 8000b9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b9e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2200      	movs	r2, #0
 8000bac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d005      	beq.n	8000be0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	73fb      	strb	r3, [r7, #15]
 8000bde:	e051      	b.n	8000c84 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f022 020e 	bic.w	r2, r2, #14
 8000bee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f022 0201 	bic.w	r2, r2, #1
 8000bfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a22      	ldr	r2, [pc, #136]	; (8000c90 <HAL_DMA_Abort_IT+0xd4>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d029      	beq.n	8000c5e <HAL_DMA_Abort_IT+0xa2>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a21      	ldr	r2, [pc, #132]	; (8000c94 <HAL_DMA_Abort_IT+0xd8>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d022      	beq.n	8000c5a <HAL_DMA_Abort_IT+0x9e>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a1f      	ldr	r2, [pc, #124]	; (8000c98 <HAL_DMA_Abort_IT+0xdc>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d01a      	beq.n	8000c54 <HAL_DMA_Abort_IT+0x98>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a1e      	ldr	r2, [pc, #120]	; (8000c9c <HAL_DMA_Abort_IT+0xe0>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d012      	beq.n	8000c4e <HAL_DMA_Abort_IT+0x92>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ca0 <HAL_DMA_Abort_IT+0xe4>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d00a      	beq.n	8000c48 <HAL_DMA_Abort_IT+0x8c>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a1b      	ldr	r2, [pc, #108]	; (8000ca4 <HAL_DMA_Abort_IT+0xe8>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d102      	bne.n	8000c42 <HAL_DMA_Abort_IT+0x86>
 8000c3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c40:	e00e      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c46:	e00b      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c4c:	e008      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c52:	e005      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c58:	e002      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c5a:	2310      	movs	r3, #16
 8000c5c:	e000      	b.n	8000c60 <HAL_DMA_Abort_IT+0xa4>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	4a11      	ldr	r2, [pc, #68]	; (8000ca8 <HAL_DMA_Abort_IT+0xec>)
 8000c62:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2201      	movs	r2, #1
 8000c68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	4798      	blx	r3
    } 
  }
  return status;
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40020008 	.word	0x40020008
 8000c94:	4002001c 	.word	0x4002001c
 8000c98:	40020030 	.word	0x40020030
 8000c9c:	40020044 	.word	0x40020044
 8000ca0:	40020058 	.word	0x40020058
 8000ca4:	4002006c 	.word	0x4002006c
 8000ca8:	40020000 	.word	0x40020000

08000cac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b08b      	sub	sp, #44	; 0x2c
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cbe:	e169      	b.n	8000f94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	69fa      	ldr	r2, [r7, #28]
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	f040 8158 	bne.w	8000f8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	4a9a      	ldr	r2, [pc, #616]	; (8000f4c <HAL_GPIO_Init+0x2a0>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d05e      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
 8000ce8:	4a98      	ldr	r2, [pc, #608]	; (8000f4c <HAL_GPIO_Init+0x2a0>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d875      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000cee:	4a98      	ldr	r2, [pc, #608]	; (8000f50 <HAL_GPIO_Init+0x2a4>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d058      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
 8000cf4:	4a96      	ldr	r2, [pc, #600]	; (8000f50 <HAL_GPIO_Init+0x2a4>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d86f      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000cfa:	4a96      	ldr	r2, [pc, #600]	; (8000f54 <HAL_GPIO_Init+0x2a8>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d052      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
 8000d00:	4a94      	ldr	r2, [pc, #592]	; (8000f54 <HAL_GPIO_Init+0x2a8>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d869      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000d06:	4a94      	ldr	r2, [pc, #592]	; (8000f58 <HAL_GPIO_Init+0x2ac>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d04c      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
 8000d0c:	4a92      	ldr	r2, [pc, #584]	; (8000f58 <HAL_GPIO_Init+0x2ac>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d863      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000d12:	4a92      	ldr	r2, [pc, #584]	; (8000f5c <HAL_GPIO_Init+0x2b0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d046      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
 8000d18:	4a90      	ldr	r2, [pc, #576]	; (8000f5c <HAL_GPIO_Init+0x2b0>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d85d      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000d1e:	2b12      	cmp	r3, #18
 8000d20:	d82a      	bhi.n	8000d78 <HAL_GPIO_Init+0xcc>
 8000d22:	2b12      	cmp	r3, #18
 8000d24:	d859      	bhi.n	8000dda <HAL_GPIO_Init+0x12e>
 8000d26:	a201      	add	r2, pc, #4	; (adr r2, 8000d2c <HAL_GPIO_Init+0x80>)
 8000d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2c:	08000da7 	.word	0x08000da7
 8000d30:	08000d81 	.word	0x08000d81
 8000d34:	08000d93 	.word	0x08000d93
 8000d38:	08000dd5 	.word	0x08000dd5
 8000d3c:	08000ddb 	.word	0x08000ddb
 8000d40:	08000ddb 	.word	0x08000ddb
 8000d44:	08000ddb 	.word	0x08000ddb
 8000d48:	08000ddb 	.word	0x08000ddb
 8000d4c:	08000ddb 	.word	0x08000ddb
 8000d50:	08000ddb 	.word	0x08000ddb
 8000d54:	08000ddb 	.word	0x08000ddb
 8000d58:	08000ddb 	.word	0x08000ddb
 8000d5c:	08000ddb 	.word	0x08000ddb
 8000d60:	08000ddb 	.word	0x08000ddb
 8000d64:	08000ddb 	.word	0x08000ddb
 8000d68:	08000ddb 	.word	0x08000ddb
 8000d6c:	08000ddb 	.word	0x08000ddb
 8000d70:	08000d89 	.word	0x08000d89
 8000d74:	08000d9d 	.word	0x08000d9d
 8000d78:	4a79      	ldr	r2, [pc, #484]	; (8000f60 <HAL_GPIO_Init+0x2b4>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d013      	beq.n	8000da6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d7e:	e02c      	b.n	8000dda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	623b      	str	r3, [r7, #32]
          break;
 8000d86:	e029      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	623b      	str	r3, [r7, #32]
          break;
 8000d90:	e024      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	68db      	ldr	r3, [r3, #12]
 8000d96:	3308      	adds	r3, #8
 8000d98:	623b      	str	r3, [r7, #32]
          break;
 8000d9a:	e01f      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	330c      	adds	r3, #12
 8000da2:	623b      	str	r3, [r7, #32]
          break;
 8000da4:	e01a      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d102      	bne.n	8000db4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dae:	2304      	movs	r3, #4
 8000db0:	623b      	str	r3, [r7, #32]
          break;
 8000db2:	e013      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d105      	bne.n	8000dc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dbc:	2308      	movs	r3, #8
 8000dbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	69fa      	ldr	r2, [r7, #28]
 8000dc4:	611a      	str	r2, [r3, #16]
          break;
 8000dc6:	e009      	b.n	8000ddc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dc8:	2308      	movs	r3, #8
 8000dca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	69fa      	ldr	r2, [r7, #28]
 8000dd0:	615a      	str	r2, [r3, #20]
          break;
 8000dd2:	e003      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	623b      	str	r3, [r7, #32]
          break;
 8000dd8:	e000      	b.n	8000ddc <HAL_GPIO_Init+0x130>
          break;
 8000dda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	2bff      	cmp	r3, #255	; 0xff
 8000de0:	d801      	bhi.n	8000de6 <HAL_GPIO_Init+0x13a>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	e001      	b.n	8000dea <HAL_GPIO_Init+0x13e>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3304      	adds	r3, #4
 8000dea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	2bff      	cmp	r3, #255	; 0xff
 8000df0:	d802      	bhi.n	8000df8 <HAL_GPIO_Init+0x14c>
 8000df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	e002      	b.n	8000dfe <HAL_GPIO_Init+0x152>
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	3b08      	subs	r3, #8
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	210f      	movs	r1, #15
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	401a      	ands	r2, r3
 8000e10:	6a39      	ldr	r1, [r7, #32]
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f000 80b1 	beq.w	8000f8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e2c:	4b4d      	ldr	r3, [pc, #308]	; (8000f64 <HAL_GPIO_Init+0x2b8>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a4c      	ldr	r2, [pc, #304]	; (8000f64 <HAL_GPIO_Init+0x2b8>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b4a      	ldr	r3, [pc, #296]	; (8000f64 <HAL_GPIO_Init+0x2b8>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e44:	4a48      	ldr	r2, [pc, #288]	; (8000f68 <HAL_GPIO_Init+0x2bc>)
 8000e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e48:	089b      	lsrs	r3, r3, #2
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e54:	f003 0303 	and.w	r3, r3, #3
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	220f      	movs	r2, #15
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	4013      	ands	r3, r2
 8000e66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a40      	ldr	r2, [pc, #256]	; (8000f6c <HAL_GPIO_Init+0x2c0>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d013      	beq.n	8000e98 <HAL_GPIO_Init+0x1ec>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4a3f      	ldr	r2, [pc, #252]	; (8000f70 <HAL_GPIO_Init+0x2c4>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d00d      	beq.n	8000e94 <HAL_GPIO_Init+0x1e8>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4a3e      	ldr	r2, [pc, #248]	; (8000f74 <HAL_GPIO_Init+0x2c8>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d007      	beq.n	8000e90 <HAL_GPIO_Init+0x1e4>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4a3d      	ldr	r2, [pc, #244]	; (8000f78 <HAL_GPIO_Init+0x2cc>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d101      	bne.n	8000e8c <HAL_GPIO_Init+0x1e0>
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e006      	b.n	8000e9a <HAL_GPIO_Init+0x1ee>
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	e004      	b.n	8000e9a <HAL_GPIO_Init+0x1ee>
 8000e90:	2302      	movs	r3, #2
 8000e92:	e002      	b.n	8000e9a <HAL_GPIO_Init+0x1ee>
 8000e94:	2301      	movs	r3, #1
 8000e96:	e000      	b.n	8000e9a <HAL_GPIO_Init+0x1ee>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e9c:	f002 0203 	and.w	r2, r2, #3
 8000ea0:	0092      	lsls	r2, r2, #2
 8000ea2:	4093      	lsls	r3, r2
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000eaa:	492f      	ldr	r1, [pc, #188]	; (8000f68 <HAL_GPIO_Init+0x2bc>)
 8000eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eae:	089b      	lsrs	r3, r3, #2
 8000eb0:	3302      	adds	r3, #2
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d006      	beq.n	8000ed2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	492c      	ldr	r1, [pc, #176]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	608b      	str	r3, [r1, #8]
 8000ed0:	e006      	b.n	8000ee0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000ed4:	689a      	ldr	r2, [r3, #8]
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	4928      	ldr	r1, [pc, #160]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000edc:	4013      	ands	r3, r2
 8000ede:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d006      	beq.n	8000efa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000eec:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	4922      	ldr	r1, [pc, #136]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	60cb      	str	r3, [r1, #12]
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000efa:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000efc:	68da      	ldr	r2, [r3, #12]
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	491e      	ldr	r1, [pc, #120]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f04:	4013      	ands	r3, r2
 8000f06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f14:	4b19      	ldr	r3, [pc, #100]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	4918      	ldr	r1, [pc, #96]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	604b      	str	r3, [r1, #4]
 8000f20:	e006      	b.n	8000f30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f22:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	4914      	ldr	r1, [pc, #80]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d021      	beq.n	8000f80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	490e      	ldr	r1, [pc, #56]	; (8000f7c <HAL_GPIO_Init+0x2d0>)
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	600b      	str	r3, [r1, #0]
 8000f48:	e021      	b.n	8000f8e <HAL_GPIO_Init+0x2e2>
 8000f4a:	bf00      	nop
 8000f4c:	10320000 	.word	0x10320000
 8000f50:	10310000 	.word	0x10310000
 8000f54:	10220000 	.word	0x10220000
 8000f58:	10210000 	.word	0x10210000
 8000f5c:	10120000 	.word	0x10120000
 8000f60:	10110000 	.word	0x10110000
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40010000 	.word	0x40010000
 8000f6c:	40010800 	.word	0x40010800
 8000f70:	40010c00 	.word	0x40010c00
 8000f74:	40011000 	.word	0x40011000
 8000f78:	40011400 	.word	0x40011400
 8000f7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f80:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <HAL_GPIO_Init+0x304>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	43db      	mvns	r3, r3
 8000f88:	4909      	ldr	r1, [pc, #36]	; (8000fb0 <HAL_GPIO_Init+0x304>)
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f90:	3301      	adds	r3, #1
 8000f92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f47f ae8e 	bne.w	8000cc0 <HAL_GPIO_Init+0x14>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	bf00      	nop
 8000fa8:	372c      	adds	r7, #44	; 0x2c
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr
 8000fb0:	40010400 	.word	0x40010400

08000fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	807b      	strh	r3, [r7, #2]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fc4:	787b      	ldrb	r3, [r7, #1]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fca:	887a      	ldrh	r2, [r7, #2]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fd0:	e003      	b.n	8000fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	041a      	lsls	r2, r3, #16
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	611a      	str	r2, [r3, #16]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr

08000fe4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d101      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e272      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	f000 8087 	beq.w	8001112 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001004:	4b92      	ldr	r3, [pc, #584]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f003 030c 	and.w	r3, r3, #12
 800100c:	2b04      	cmp	r3, #4
 800100e:	d00c      	beq.n	800102a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001010:	4b8f      	ldr	r3, [pc, #572]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 030c 	and.w	r3, r3, #12
 8001018:	2b08      	cmp	r3, #8
 800101a:	d112      	bne.n	8001042 <HAL_RCC_OscConfig+0x5e>
 800101c:	4b8c      	ldr	r3, [pc, #560]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001028:	d10b      	bne.n	8001042 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102a:	4b89      	ldr	r3, [pc, #548]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d06c      	beq.n	8001110 <HAL_RCC_OscConfig+0x12c>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d168      	bne.n	8001110 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e24c      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800104a:	d106      	bne.n	800105a <HAL_RCC_OscConfig+0x76>
 800104c:	4b80      	ldr	r3, [pc, #512]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a7f      	ldr	r2, [pc, #508]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	e02e      	b.n	80010b8 <HAL_RCC_OscConfig+0xd4>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10c      	bne.n	800107c <HAL_RCC_OscConfig+0x98>
 8001062:	4b7b      	ldr	r3, [pc, #492]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a7a      	ldr	r2, [pc, #488]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800106c:	6013      	str	r3, [r2, #0]
 800106e:	4b78      	ldr	r3, [pc, #480]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a77      	ldr	r2, [pc, #476]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001074:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001078:	6013      	str	r3, [r2, #0]
 800107a:	e01d      	b.n	80010b8 <HAL_RCC_OscConfig+0xd4>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001084:	d10c      	bne.n	80010a0 <HAL_RCC_OscConfig+0xbc>
 8001086:	4b72      	ldr	r3, [pc, #456]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a71      	ldr	r2, [pc, #452]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800108c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001090:	6013      	str	r3, [r2, #0]
 8001092:	4b6f      	ldr	r3, [pc, #444]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a6e      	ldr	r2, [pc, #440]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800109c:	6013      	str	r3, [r2, #0]
 800109e:	e00b      	b.n	80010b8 <HAL_RCC_OscConfig+0xd4>
 80010a0:	4b6b      	ldr	r3, [pc, #428]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a6a      	ldr	r2, [pc, #424]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80010a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010aa:	6013      	str	r3, [r2, #0]
 80010ac:	4b68      	ldr	r3, [pc, #416]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a67      	ldr	r2, [pc, #412]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d013      	beq.n	80010e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c0:	f7ff fc2a 	bl	8000918 <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c8:	f7ff fc26 	bl	8000918 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b64      	cmp	r3, #100	; 0x64
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e200      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010da:	4b5d      	ldr	r3, [pc, #372]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f0      	beq.n	80010c8 <HAL_RCC_OscConfig+0xe4>
 80010e6:	e014      	b.n	8001112 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e8:	f7ff fc16 	bl	8000918 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010f0:	f7ff fc12 	bl	8000918 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b64      	cmp	r3, #100	; 0x64
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e1ec      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001102:	4b53      	ldr	r3, [pc, #332]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f0      	bne.n	80010f0 <HAL_RCC_OscConfig+0x10c>
 800110e:	e000      	b.n	8001112 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d063      	beq.n	80011e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800111e:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 030c 	and.w	r3, r3, #12
 8001126:	2b00      	cmp	r3, #0
 8001128:	d00b      	beq.n	8001142 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800112a:	4b49      	ldr	r3, [pc, #292]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	2b08      	cmp	r3, #8
 8001134:	d11c      	bne.n	8001170 <HAL_RCC_OscConfig+0x18c>
 8001136:	4b46      	ldr	r3, [pc, #280]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d116      	bne.n	8001170 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001142:	4b43      	ldr	r3, [pc, #268]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d005      	beq.n	800115a <HAL_RCC_OscConfig+0x176>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	691b      	ldr	r3, [r3, #16]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d001      	beq.n	800115a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e1c0      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115a:	4b3d      	ldr	r3, [pc, #244]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	00db      	lsls	r3, r3, #3
 8001168:	4939      	ldr	r1, [pc, #228]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800116a:	4313      	orrs	r3, r2
 800116c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800116e:	e03a      	b.n	80011e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d020      	beq.n	80011ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001178:	4b36      	ldr	r3, [pc, #216]	; (8001254 <HAL_RCC_OscConfig+0x270>)
 800117a:	2201      	movs	r2, #1
 800117c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117e:	f7ff fbcb 	bl	8000918 <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001186:	f7ff fbc7 	bl	8000918 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e1a1      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001198:	4b2d      	ldr	r3, [pc, #180]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0f0      	beq.n	8001186 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a4:	4b2a      	ldr	r3, [pc, #168]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	4927      	ldr	r1, [pc, #156]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	4313      	orrs	r3, r2
 80011b6:	600b      	str	r3, [r1, #0]
 80011b8:	e015      	b.n	80011e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <HAL_RCC_OscConfig+0x270>)
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fbaa 	bl	8000918 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011c8:	f7ff fba6 	bl	8000918 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e180      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011da:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f0      	bne.n	80011c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d03a      	beq.n	8001268 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d019      	beq.n	800122e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011fa:	4b17      	ldr	r3, [pc, #92]	; (8001258 <HAL_RCC_OscConfig+0x274>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001200:	f7ff fb8a 	bl	8000918 <HAL_GetTick>
 8001204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001206:	e008      	b.n	800121a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001208:	f7ff fb86 	bl	8000918 <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e160      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <HAL_RCC_OscConfig+0x26c>)
 800121c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	2b00      	cmp	r3, #0
 8001224:	d0f0      	beq.n	8001208 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001226:	2001      	movs	r0, #1
 8001228:	f000 face 	bl	80017c8 <RCC_Delay>
 800122c:	e01c      	b.n	8001268 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_RCC_OscConfig+0x274>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001234:	f7ff fb70 	bl	8000918 <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800123a:	e00f      	b.n	800125c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800123c:	f7ff fb6c 	bl	8000918 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d908      	bls.n	800125c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e146      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000
 8001254:	42420000 	.word	0x42420000
 8001258:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800125c:	4b92      	ldr	r3, [pc, #584]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800125e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1e9      	bne.n	800123c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	2b00      	cmp	r3, #0
 8001272:	f000 80a6 	beq.w	80013c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800127a:	4b8b      	ldr	r3, [pc, #556]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d10d      	bne.n	80012a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001286:	4b88      	ldr	r3, [pc, #544]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	4a87      	ldr	r2, [pc, #540]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001290:	61d3      	str	r3, [r2, #28]
 8001292:	4b85      	ldr	r3, [pc, #532]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800129e:	2301      	movs	r3, #1
 80012a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a2:	4b82      	ldr	r3, [pc, #520]	; (80014ac <HAL_RCC_OscConfig+0x4c8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d118      	bne.n	80012e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ae:	4b7f      	ldr	r3, [pc, #508]	; (80014ac <HAL_RCC_OscConfig+0x4c8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a7e      	ldr	r2, [pc, #504]	; (80014ac <HAL_RCC_OscConfig+0x4c8>)
 80012b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fb2d 	bl	8000918 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c2:	f7ff fb29 	bl	8000918 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b64      	cmp	r3, #100	; 0x64
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e103      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d4:	4b75      	ldr	r3, [pc, #468]	; (80014ac <HAL_RCC_OscConfig+0x4c8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f0      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d106      	bne.n	80012f6 <HAL_RCC_OscConfig+0x312>
 80012e8:	4b6f      	ldr	r3, [pc, #444]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80012ea:	6a1b      	ldr	r3, [r3, #32]
 80012ec:	4a6e      	ldr	r2, [pc, #440]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	6213      	str	r3, [r2, #32]
 80012f4:	e02d      	b.n	8001352 <HAL_RCC_OscConfig+0x36e>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10c      	bne.n	8001318 <HAL_RCC_OscConfig+0x334>
 80012fe:	4b6a      	ldr	r3, [pc, #424]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001300:	6a1b      	ldr	r3, [r3, #32]
 8001302:	4a69      	ldr	r2, [pc, #420]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001304:	f023 0301 	bic.w	r3, r3, #1
 8001308:	6213      	str	r3, [r2, #32]
 800130a:	4b67      	ldr	r3, [pc, #412]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800130c:	6a1b      	ldr	r3, [r3, #32]
 800130e:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	f023 0304 	bic.w	r3, r3, #4
 8001314:	6213      	str	r3, [r2, #32]
 8001316:	e01c      	b.n	8001352 <HAL_RCC_OscConfig+0x36e>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	2b05      	cmp	r3, #5
 800131e:	d10c      	bne.n	800133a <HAL_RCC_OscConfig+0x356>
 8001320:	4b61      	ldr	r3, [pc, #388]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001322:	6a1b      	ldr	r3, [r3, #32]
 8001324:	4a60      	ldr	r2, [pc, #384]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001326:	f043 0304 	orr.w	r3, r3, #4
 800132a:	6213      	str	r3, [r2, #32]
 800132c:	4b5e      	ldr	r3, [pc, #376]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	4a5d      	ldr	r2, [pc, #372]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6213      	str	r3, [r2, #32]
 8001338:	e00b      	b.n	8001352 <HAL_RCC_OscConfig+0x36e>
 800133a:	4b5b      	ldr	r3, [pc, #364]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800133c:	6a1b      	ldr	r3, [r3, #32]
 800133e:	4a5a      	ldr	r2, [pc, #360]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001340:	f023 0301 	bic.w	r3, r3, #1
 8001344:	6213      	str	r3, [r2, #32]
 8001346:	4b58      	ldr	r3, [pc, #352]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	4a57      	ldr	r2, [pc, #348]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800134c:	f023 0304 	bic.w	r3, r3, #4
 8001350:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68db      	ldr	r3, [r3, #12]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d015      	beq.n	8001386 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135a:	f7ff fadd 	bl	8000918 <HAL_GetTick>
 800135e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001360:	e00a      	b.n	8001378 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001362:	f7ff fad9 	bl	8000918 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001370:	4293      	cmp	r3, r2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e0b1      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001378:	4b4b      	ldr	r3, [pc, #300]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0ee      	beq.n	8001362 <HAL_RCC_OscConfig+0x37e>
 8001384:	e014      	b.n	80013b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001386:	f7ff fac7 	bl	8000918 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800138c:	e00a      	b.n	80013a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138e:	f7ff fac3 	bl	8000918 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	f241 3288 	movw	r2, #5000	; 0x1388
 800139c:	4293      	cmp	r3, r2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e09b      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a4:	4b40      	ldr	r3, [pc, #256]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1ee      	bne.n	800138e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013b0:	7dfb      	ldrb	r3, [r7, #23]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d105      	bne.n	80013c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b6:	4b3c      	ldr	r3, [pc, #240]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	4a3b      	ldr	r2, [pc, #236]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80013bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f000 8087 	beq.w	80014da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013cc:	4b36      	ldr	r3, [pc, #216]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 030c 	and.w	r3, r3, #12
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d061      	beq.n	800149c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	69db      	ldr	r3, [r3, #28]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d146      	bne.n	800146e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e0:	4b33      	ldr	r3, [pc, #204]	; (80014b0 <HAL_RCC_OscConfig+0x4cc>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e6:	f7ff fa97 	bl	8000918 <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ee:	f7ff fa93 	bl	8000918 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e06d      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001400:	4b29      	ldr	r3, [pc, #164]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1f0      	bne.n	80013ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001414:	d108      	bne.n	8001428 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001416:	4b24      	ldr	r3, [pc, #144]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	4921      	ldr	r1, [pc, #132]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001424:	4313      	orrs	r3, r2
 8001426:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001428:	4b1f      	ldr	r3, [pc, #124]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a19      	ldr	r1, [r3, #32]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001438:	430b      	orrs	r3, r1
 800143a:	491b      	ldr	r1, [pc, #108]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 800143c:	4313      	orrs	r3, r2
 800143e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001440:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <HAL_RCC_OscConfig+0x4cc>)
 8001442:	2201      	movs	r2, #1
 8001444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001446:	f7ff fa67 	bl	8000918 <HAL_GetTick>
 800144a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800144c:	e008      	b.n	8001460 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800144e:	f7ff fa63 	bl	8000918 <HAL_GetTick>
 8001452:	4602      	mov	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d901      	bls.n	8001460 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	e03d      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001460:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d0f0      	beq.n	800144e <HAL_RCC_OscConfig+0x46a>
 800146c:	e035      	b.n	80014da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_RCC_OscConfig+0x4cc>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001474:	f7ff fa50 	bl	8000918 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800147c:	f7ff fa4c 	bl	8000918 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e026      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800148e:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <HAL_RCC_OscConfig+0x4c4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f0      	bne.n	800147c <HAL_RCC_OscConfig+0x498>
 800149a:	e01e      	b.n	80014da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e019      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
 80014a8:	40021000 	.word	0x40021000
 80014ac:	40007000 	.word	0x40007000
 80014b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_RCC_OscConfig+0x500>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d106      	bne.n	80014d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d001      	beq.n	80014da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e000      	b.n	80014dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40021000 	.word	0x40021000

080014e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d101      	bne.n	80014fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e0d0      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014fc:	4b6a      	ldr	r3, [pc, #424]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d910      	bls.n	800152c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150a:	4b67      	ldr	r3, [pc, #412]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f023 0207 	bic.w	r2, r3, #7
 8001512:	4965      	ldr	r1, [pc, #404]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	4313      	orrs	r3, r2
 8001518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151a:	4b63      	ldr	r3, [pc, #396]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d001      	beq.n	800152c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e0b8      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d020      	beq.n	800157a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	d005      	beq.n	8001550 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001544:	4b59      	ldr	r3, [pc, #356]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	4a58      	ldr	r2, [pc, #352]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 800154a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800154e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800155c:	4b53      	ldr	r3, [pc, #332]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	4a52      	ldr	r2, [pc, #328]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001566:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001568:	4b50      	ldr	r3, [pc, #320]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	494d      	ldr	r1, [pc, #308]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001576:	4313      	orrs	r3, r2
 8001578:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d040      	beq.n	8001608 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d107      	bne.n	800159e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158e:	4b47      	ldr	r3, [pc, #284]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d115      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e07f      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d107      	bne.n	80015b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a6:	4b41      	ldr	r3, [pc, #260]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d109      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e073      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b6:	4b3d      	ldr	r3, [pc, #244]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e06b      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015c6:	4b39      	ldr	r3, [pc, #228]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f023 0203 	bic.w	r2, r3, #3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	4936      	ldr	r1, [pc, #216]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015d8:	f7ff f99e 	bl	8000918 <HAL_GetTick>
 80015dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015de:	e00a      	b.n	80015f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e0:	f7ff f99a 	bl	8000918 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e053      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f6:	4b2d      	ldr	r3, [pc, #180]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f003 020c 	and.w	r2, r3, #12
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	429a      	cmp	r2, r3
 8001606:	d1eb      	bne.n	80015e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001608:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0307 	and.w	r3, r3, #7
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	d210      	bcs.n	8001638 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001616:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f023 0207 	bic.w	r2, r3, #7
 800161e:	4922      	ldr	r1, [pc, #136]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	4313      	orrs	r3, r2
 8001624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001626:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	429a      	cmp	r2, r3
 8001632:	d001      	beq.n	8001638 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e032      	b.n	800169e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b00      	cmp	r3, #0
 8001642:	d008      	beq.n	8001656 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001644:	4b19      	ldr	r3, [pc, #100]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4916      	ldr	r1, [pc, #88]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001652:	4313      	orrs	r3, r2
 8001654:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d009      	beq.n	8001676 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	490e      	ldr	r1, [pc, #56]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 8001672:	4313      	orrs	r3, r2
 8001674:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001676:	f000 f821 	bl	80016bc <HAL_RCC_GetSysClockFreq>
 800167a:	4602      	mov	r2, r0
 800167c:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_RCC_ClockConfig+0x1c4>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	490a      	ldr	r1, [pc, #40]	; (80016b0 <HAL_RCC_ClockConfig+0x1c8>)
 8001688:	5ccb      	ldrb	r3, [r1, r3]
 800168a:	fa22 f303 	lsr.w	r3, r2, r3
 800168e:	4a09      	ldr	r2, [pc, #36]	; (80016b4 <HAL_RCC_ClockConfig+0x1cc>)
 8001690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <HAL_RCC_ClockConfig+0x1d0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff f8fc 	bl	8000894 <HAL_InitTick>

  return HAL_OK;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40022000 	.word	0x40022000
 80016ac:	40021000 	.word	0x40021000
 80016b0:	08002688 	.word	0x08002688
 80016b4:	2000002c 	.word	0x2000002c
 80016b8:	20000030 	.word	0x20000030

080016bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	2300      	movs	r3, #0
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016d6:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <HAL_RCC_GetSysClockFreq+0x94>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 030c 	and.w	r3, r3, #12
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d002      	beq.n	80016ec <HAL_RCC_GetSysClockFreq+0x30>
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d003      	beq.n	80016f2 <HAL_RCC_GetSysClockFreq+0x36>
 80016ea:	e027      	b.n	800173c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016ec:	4b19      	ldr	r3, [pc, #100]	; (8001754 <HAL_RCC_GetSysClockFreq+0x98>)
 80016ee:	613b      	str	r3, [r7, #16]
      break;
 80016f0:	e027      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	0c9b      	lsrs	r3, r3, #18
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	4a17      	ldr	r2, [pc, #92]	; (8001758 <HAL_RCC_GetSysClockFreq+0x9c>)
 80016fc:	5cd3      	ldrb	r3, [r2, r3]
 80016fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d010      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800170a:	4b11      	ldr	r3, [pc, #68]	; (8001750 <HAL_RCC_GetSysClockFreq+0x94>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	0c5b      	lsrs	r3, r3, #17
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	4a11      	ldr	r2, [pc, #68]	; (800175c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
 8001718:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a0d      	ldr	r2, [pc, #52]	; (8001754 <HAL_RCC_GetSysClockFreq+0x98>)
 800171e:	fb03 f202 	mul.w	r2, r3, r2
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	fbb2 f3f3 	udiv	r3, r2, r3
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	e004      	b.n	8001736 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001730:	fb02 f303 	mul.w	r3, r2, r3
 8001734:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	613b      	str	r3, [r7, #16]
      break;
 800173a:	e002      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <HAL_RCC_GetSysClockFreq+0x98>)
 800173e:	613b      	str	r3, [r7, #16]
      break;
 8001740:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001742:	693b      	ldr	r3, [r7, #16]
}
 8001744:	4618      	mov	r0, r3
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	007a1200 	.word	0x007a1200
 8001758:	080026a0 	.word	0x080026a0
 800175c:	080026b0 	.word	0x080026b0
 8001760:	003d0900 	.word	0x003d0900

08001764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001768:	4b02      	ldr	r3, [pc, #8]	; (8001774 <HAL_RCC_GetHCLKFreq+0x10>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	2000002c 	.word	0x2000002c

08001778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800177c:	f7ff fff2 	bl	8001764 <HAL_RCC_GetHCLKFreq>
 8001780:	4602      	mov	r2, r0
 8001782:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	0a1b      	lsrs	r3, r3, #8
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	4903      	ldr	r1, [pc, #12]	; (800179c <HAL_RCC_GetPCLK1Freq+0x24>)
 800178e:	5ccb      	ldrb	r3, [r1, r3]
 8001790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001794:	4618      	mov	r0, r3
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	08002698 	.word	0x08002698

080017a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017a4:	f7ff ffde 	bl	8001764 <HAL_RCC_GetHCLKFreq>
 80017a8:	4602      	mov	r2, r0
 80017aa:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	0adb      	lsrs	r3, r3, #11
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	4903      	ldr	r1, [pc, #12]	; (80017c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017b6:	5ccb      	ldrb	r3, [r1, r3]
 80017b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017bc:	4618      	mov	r0, r3
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40021000 	.word	0x40021000
 80017c4:	08002698 	.word	0x08002698

080017c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017d0:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <RCC_Delay+0x34>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <RCC_Delay+0x38>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	0a5b      	lsrs	r3, r3, #9
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	fb02 f303 	mul.w	r3, r2, r3
 80017e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017e4:	bf00      	nop
  }
  while (Delay --);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	1e5a      	subs	r2, r3, #1
 80017ea:	60fa      	str	r2, [r7, #12]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1f9      	bne.n	80017e4 <RCC_Delay+0x1c>
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	2000002c 	.word	0x2000002c
 8001800:	10624dd3 	.word	0x10624dd3

08001804 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e042      	b.n	800189c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	d106      	bne.n	8001830 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7fe ff34 	bl	8000698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2224      	movs	r2, #36	; 0x24
 8001834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001846:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f000 fcd5 	bl	80021f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	691a      	ldr	r2, [r3, #16]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800185c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	695a      	ldr	r2, [r3, #20]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800186c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800187c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2220      	movs	r2, #32
 8001888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2220      	movs	r2, #32
 8001890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	4613      	mov	r3, r2
 80018b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b20      	cmp	r3, #32
 80018bc:	d112      	bne.n	80018e4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d002      	beq.n	80018ca <HAL_UART_Receive_IT+0x26>
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00b      	b.n	80018e6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	461a      	mov	r2, r3
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f000 fab7 	bl	8001e4e <UART_Start_Receive_IT>
 80018e0:	4603      	mov	r3, r0
 80018e2:	e000      	b.n	80018e6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80018e4:	2302      	movs	r3, #2
  }
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b0ba      	sub	sp, #232	; 0xe8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001916:	2300      	movs	r3, #0
 8001918:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800191c:	2300      	movs	r3, #0
 800191e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800192e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10f      	bne.n	8001956 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800193a:	f003 0320 	and.w	r3, r3, #32
 800193e:	2b00      	cmp	r3, #0
 8001940:	d009      	beq.n	8001956 <HAL_UART_IRQHandler+0x66>
 8001942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001946:	f003 0320 	and.w	r3, r3, #32
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 fb93 	bl	800207a <UART_Receive_IT>
      return;
 8001954:	e25b      	b.n	8001e0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001956:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80de 	beq.w	8001b1c <HAL_UART_IRQHandler+0x22c>
 8001960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b00      	cmp	r3, #0
 800196a:	d106      	bne.n	800197a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800196c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001970:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001974:	2b00      	cmp	r3, #0
 8001976:	f000 80d1 	beq.w	8001b1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800197a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00b      	beq.n	800199e <HAL_UART_IRQHandler+0xae>
 8001986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800198a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f043 0201 	orr.w	r2, r3, #1
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800199e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00b      	beq.n	80019c2 <HAL_UART_IRQHandler+0xd2>
 80019aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d005      	beq.n	80019c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	f043 0202 	orr.w	r2, r3, #2
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00b      	beq.n	80019e6 <HAL_UART_IRQHandler+0xf6>
 80019ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d005      	beq.n	80019e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019de:	f043 0204 	orr.w	r2, r3, #4
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80019e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d011      	beq.n	8001a16 <HAL_UART_IRQHandler+0x126>
 80019f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80019f6:	f003 0320 	and.w	r3, r3, #32
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d105      	bne.n	8001a0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80019fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d005      	beq.n	8001a16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	f043 0208 	orr.w	r2, r3, #8
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 81f2 	beq.w	8001e04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001a24:	f003 0320 	and.w	r3, r3, #32
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d008      	beq.n	8001a3e <HAL_UART_IRQHandler+0x14e>
 8001a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001a30:	f003 0320 	and.w	r3, r3, #32
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 fb1e 	bl	800207a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	bf14      	ite	ne
 8001a4c:	2301      	movne	r3, #1
 8001a4e:	2300      	moveq	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d103      	bne.n	8001a6a <HAL_UART_IRQHandler+0x17a>
 8001a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d04f      	beq.n	8001b0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 fa28 	bl	8001ec0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d041      	beq.n	8001b02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	3314      	adds	r3, #20
 8001a84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a8c:	e853 3f00 	ldrex	r3, [r3]
 8001a90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	3314      	adds	r3, #20
 8001aa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001aaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001aae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001ab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001aba:	e841 2300 	strex	r3, r2, [r1]
 8001abe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1d9      	bne.n	8001a7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d013      	beq.n	8001afa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad6:	4a7e      	ldr	r2, [pc, #504]	; (8001cd0 <HAL_UART_IRQHandler+0x3e0>)
 8001ad8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff f86c 	bl	8000bbc <HAL_DMA_Abort_IT>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d016      	beq.n	8001b18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001af4:	4610      	mov	r0, r2
 8001af6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001af8:	e00e      	b.n	8001b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f993 	bl	8001e26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b00:	e00a      	b.n	8001b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 f98f 	bl	8001e26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b08:	e006      	b.n	8001b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f98b 	bl	8001e26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8001b16:	e175      	b.n	8001e04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b18:	bf00      	nop
    return;
 8001b1a:	e173      	b.n	8001e04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	f040 814f 	bne.w	8001dc4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8148 	beq.w	8001dc4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001b38:	f003 0310 	and.w	r3, r3, #16
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 8141 	beq.w	8001dc4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80b6 	beq.w	8001cd4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001b74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 8145 	beq.w	8001e08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001b86:	429a      	cmp	r2, r3
 8001b88:	f080 813e 	bcs.w	8001e08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001b92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	2b20      	cmp	r3, #32
 8001b9c:	f000 8088 	beq.w	8001cb0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	330c      	adds	r3, #12
 8001ba6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001baa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bae:	e853 3f00 	ldrex	r3, [r3]
 8001bb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001bb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bbe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	330c      	adds	r3, #12
 8001bc8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001bcc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001bd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bd4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001bd8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001bdc:	e841 2300 	strex	r3, r2, [r1]
 8001be0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001be4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1d9      	bne.n	8001ba0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	3314      	adds	r3, #20
 8001bf2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bf6:	e853 3f00 	ldrex	r3, [r3]
 8001bfa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8001bfc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bfe:	f023 0301 	bic.w	r3, r3, #1
 8001c02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	3314      	adds	r3, #20
 8001c0c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001c10:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001c14:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c16:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001c18:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001c1c:	e841 2300 	strex	r3, r2, [r1]
 8001c20:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001c22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1e1      	bne.n	8001bec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	3314      	adds	r3, #20
 8001c2e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c32:	e853 3f00 	ldrex	r3, [r3]
 8001c36:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001c38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	3314      	adds	r3, #20
 8001c48:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001c4c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001c4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c50:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001c52:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001c54:	e841 2300 	strex	r3, r2, [r1]
 8001c58:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001c5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1e3      	bne.n	8001c28 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2220      	movs	r2, #32
 8001c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	330c      	adds	r3, #12
 8001c74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c78:	e853 3f00 	ldrex	r3, [r3]
 8001c7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c80:	f023 0310 	bic.w	r3, r3, #16
 8001c84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	330c      	adds	r3, #12
 8001c8e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001c92:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c94:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001c98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c9a:	e841 2300 	strex	r3, r2, [r1]
 8001c9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001ca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1e3      	bne.n	8001c6e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe ff4b 	bl	8000b46 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8b6 	bl	8001e38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001ccc:	e09c      	b.n	8001e08 <HAL_UART_IRQHandler+0x518>
 8001cce:	bf00      	nop
 8001cd0:	08001f85 	.word	0x08001f85
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 808e 	beq.w	8001e0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001cf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 8089 	beq.w	8001e0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	330c      	adds	r3, #12
 8001d00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d04:	e853 3f00 	ldrex	r3, [r3]
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001d10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	330c      	adds	r3, #12
 8001d1a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001d1e:	647a      	str	r2, [r7, #68]	; 0x44
 8001d20:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d22:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001d24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001d26:	e841 2300 	strex	r3, r2, [r1]
 8001d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1e3      	bne.n	8001cfa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	3314      	adds	r3, #20
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	e853 3f00 	ldrex	r3, [r3]
 8001d40:	623b      	str	r3, [r7, #32]
   return(result);
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	f023 0301 	bic.w	r3, r3, #1
 8001d48:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	3314      	adds	r3, #20
 8001d52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001d56:	633a      	str	r2, [r7, #48]	; 0x30
 8001d58:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d5e:	e841 2300 	strex	r3, r2, [r1]
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1e3      	bne.n	8001d32 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2220      	movs	r2, #32
 8001d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	330c      	adds	r3, #12
 8001d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	e853 3f00 	ldrex	r3, [r3]
 8001d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f023 0310 	bic.w	r3, r3, #16
 8001d8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	330c      	adds	r3, #12
 8001d98:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001d9c:	61fa      	str	r2, [r7, #28]
 8001d9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001da0:	69b9      	ldr	r1, [r7, #24]
 8001da2:	69fa      	ldr	r2, [r7, #28]
 8001da4:	e841 2300 	strex	r3, r2, [r1]
 8001da8:	617b      	str	r3, [r7, #20]
   return(result);
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1e3      	bne.n	8001d78 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2202      	movs	r2, #2
 8001db4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001db6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001dba:	4619      	mov	r1, r3
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 f83b 	bl	8001e38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001dc2:	e023      	b.n	8001e0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d009      	beq.n	8001de4 <HAL_UART_IRQHandler+0x4f4>
 8001dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f8e5 	bl	8001fac <UART_Transmit_IT>
    return;
 8001de2:	e014      	b.n	8001e0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00e      	beq.n	8001e0e <HAL_UART_IRQHandler+0x51e>
 8001df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d008      	beq.n	8001e0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f924 	bl	800204a <UART_EndTransmit_IT>
    return;
 8001e02:	e004      	b.n	8001e0e <HAL_UART_IRQHandler+0x51e>
    return;
 8001e04:	bf00      	nop
 8001e06:	e002      	b.n	8001e0e <HAL_UART_IRQHandler+0x51e>
      return;
 8001e08:	bf00      	nop
 8001e0a:	e000      	b.n	8001e0e <HAL_UART_IRQHandler+0x51e>
      return;
 8001e0c:	bf00      	nop
  }
}
 8001e0e:	37e8      	adds	r7, #232	; 0xe8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr

08001e26 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr

08001e38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr

08001e4e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b085      	sub	sp, #20
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	88fa      	ldrh	r2, [r7, #6]
 8001e66:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	88fa      	ldrh	r2, [r7, #6]
 8001e6c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2222      	movs	r2, #34	; 0x22
 8001e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d007      	beq.n	8001e94 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e92:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	695a      	ldr	r2, [r3, #20]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f042 0201 	orr.w	r2, r2, #1
 8001ea2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f042 0220 	orr.w	r2, r2, #32
 8001eb2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b095      	sub	sp, #84	; 0x54
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	330c      	adds	r3, #12
 8001ece:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ed2:	e853 3f00 	ldrex	r3, [r3]
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	330c      	adds	r3, #12
 8001ee6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ee8:	643a      	str	r2, [r7, #64]	; 0x40
 8001eea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001eec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001eee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001ef0:	e841 2300 	strex	r3, r2, [r1]
 8001ef4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1e5      	bne.n	8001ec8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	3314      	adds	r3, #20
 8001f02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f04:	6a3b      	ldr	r3, [r7, #32]
 8001f06:	e853 3f00 	ldrex	r3, [r3]
 8001f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f023 0301 	bic.w	r3, r3, #1
 8001f12:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	3314      	adds	r3, #20
 8001f1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f24:	e841 2300 	strex	r3, r2, [r1]
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e5      	bne.n	8001efc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d119      	bne.n	8001f6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	e853 3f00 	ldrex	r3, [r3]
 8001f46:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	f023 0310 	bic.w	r3, r3, #16
 8001f4e:	647b      	str	r3, [r7, #68]	; 0x44
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	330c      	adds	r3, #12
 8001f56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f58:	61ba      	str	r2, [r7, #24]
 8001f5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f5c:	6979      	ldr	r1, [r7, #20]
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	e841 2300 	strex	r3, r2, [r1]
 8001f64:	613b      	str	r3, [r7, #16]
   return(result);
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1e5      	bne.n	8001f38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2220      	movs	r2, #32
 8001f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f7a:	bf00      	nop
 8001f7c:	3754      	adds	r7, #84	; 0x54
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr

08001f84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f7ff ff41 	bl	8001e26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001fa4:	bf00      	nop
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b21      	cmp	r3, #33	; 0x21
 8001fbe:	d13e      	bne.n	800203e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fc8:	d114      	bne.n	8001ff4 <UART_Transmit_IT+0x48>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d110      	bne.n	8001ff4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fe6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	1c9a      	adds	r2, r3, #2
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	621a      	str	r2, [r3, #32]
 8001ff2:	e008      	b.n	8002006 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	1c59      	adds	r1, r3, #1
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6211      	str	r1, [r2, #32]
 8001ffe:	781a      	ldrb	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800200a:	b29b      	uxth	r3, r3
 800200c:	3b01      	subs	r3, #1
 800200e:	b29b      	uxth	r3, r3
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4619      	mov	r1, r3
 8002014:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10f      	bne.n	800203a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002028:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68da      	ldr	r2, [r3, #12]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002038:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	e000      	b.n	8002040 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800203e:	2302      	movs	r3, #2
  }
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002060:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2220      	movs	r2, #32
 8002066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff fed2 	bl	8001e14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b08c      	sub	sp, #48	; 0x30
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b22      	cmp	r3, #34	; 0x22
 800208c:	f040 80ae 	bne.w	80021ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002098:	d117      	bne.n	80020ca <UART_Receive_IT+0x50>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d113      	bne.n	80020ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c2:	1c9a      	adds	r2, r3, #2
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	; 0x28
 80020c8:	e026      	b.n	8002118 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020dc:	d007      	beq.n	80020ee <UART_Receive_IT+0x74>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10a      	bne.n	80020fc <UART_Receive_IT+0x82>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	e008      	b.n	800210e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002108:	b2da      	uxtb	r2, r3
 800210a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800210c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800211c:	b29b      	uxth	r3, r3
 800211e:	3b01      	subs	r3, #1
 8002120:	b29b      	uxth	r3, r3
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	4619      	mov	r1, r3
 8002126:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002128:	2b00      	cmp	r3, #0
 800212a:	d15d      	bne.n	80021e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0220 	bic.w	r2, r2, #32
 800213a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68da      	ldr	r2, [r3, #12]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800214a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2220      	movs	r2, #32
 8002160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	2b01      	cmp	r3, #1
 8002170:	d135      	bne.n	80021de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	330c      	adds	r3, #12
 800217e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	e853 3f00 	ldrex	r3, [r3]
 8002186:	613b      	str	r3, [r7, #16]
   return(result);
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	f023 0310 	bic.w	r3, r3, #16
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	330c      	adds	r3, #12
 8002196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002198:	623a      	str	r2, [r7, #32]
 800219a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800219c:	69f9      	ldr	r1, [r7, #28]
 800219e:	6a3a      	ldr	r2, [r7, #32]
 80021a0:	e841 2300 	strex	r3, r2, [r1]
 80021a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1e5      	bne.n	8002178 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0310 	and.w	r3, r3, #16
 80021b6:	2b10      	cmp	r3, #16
 80021b8:	d10a      	bne.n	80021d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021d4:	4619      	mov	r1, r3
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fe2e 	bl	8001e38 <HAL_UARTEx_RxEventCallback>
 80021dc:	e002      	b.n	80021e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7fe f8dc 	bl	800039c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e002      	b.n	80021ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80021e8:	2300      	movs	r3, #0
 80021ea:	e000      	b.n	80021ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80021ec:	2302      	movs	r3, #2
  }
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3730      	adds	r7, #48	; 0x30
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	4313      	orrs	r3, r2
 8002226:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002232:	f023 030c 	bic.w	r3, r3, #12
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	430b      	orrs	r3, r1
 800223e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699a      	ldr	r2, [r3, #24]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a2c      	ldr	r2, [pc, #176]	; (800230c <UART_SetConfig+0x114>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d103      	bne.n	8002268 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002260:	f7ff fa9e 	bl	80017a0 <HAL_RCC_GetPCLK2Freq>
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	e002      	b.n	800226e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002268:	f7ff fa86 	bl	8001778 <HAL_RCC_GetPCLK1Freq>
 800226c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	009a      	lsls	r2, r3, #2
 8002278:	441a      	add	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	fbb2 f3f3 	udiv	r3, r2, r3
 8002284:	4a22      	ldr	r2, [pc, #136]	; (8002310 <UART_SetConfig+0x118>)
 8002286:	fba2 2303 	umull	r2, r3, r2, r3
 800228a:	095b      	lsrs	r3, r3, #5
 800228c:	0119      	lsls	r1, r3, #4
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	009a      	lsls	r2, r3, #2
 8002298:	441a      	add	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80022a4:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <UART_SetConfig+0x118>)
 80022a6:	fba3 0302 	umull	r0, r3, r3, r2
 80022aa:	095b      	lsrs	r3, r3, #5
 80022ac:	2064      	movs	r0, #100	; 0x64
 80022ae:	fb00 f303 	mul.w	r3, r0, r3
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	3332      	adds	r3, #50	; 0x32
 80022b8:	4a15      	ldr	r2, [pc, #84]	; (8002310 <UART_SetConfig+0x118>)
 80022ba:	fba2 2303 	umull	r2, r3, r2, r3
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c4:	4419      	add	r1, r3
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	009a      	lsls	r2, r3, #2
 80022d0:	441a      	add	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <UART_SetConfig+0x118>)
 80022de:	fba3 0302 	umull	r0, r3, r3, r2
 80022e2:	095b      	lsrs	r3, r3, #5
 80022e4:	2064      	movs	r0, #100	; 0x64
 80022e6:	fb00 f303 	mul.w	r3, r0, r3
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	3332      	adds	r3, #50	; 0x32
 80022f0:	4a07      	ldr	r2, [pc, #28]	; (8002310 <UART_SetConfig+0x118>)
 80022f2:	fba2 2303 	umull	r2, r3, r2, r3
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	f003 020f 	and.w	r2, r3, #15
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	440a      	add	r2, r1
 8002302:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002304:	bf00      	nop
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40013800 	.word	0x40013800
 8002310:	51eb851f 	.word	0x51eb851f

08002314 <__errno>:
 8002314:	4b01      	ldr	r3, [pc, #4]	; (800231c <__errno+0x8>)
 8002316:	6818      	ldr	r0, [r3, #0]
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000038 	.word	0x20000038

08002320 <__libc_init_array>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	2600      	movs	r6, #0
 8002324:	4d0c      	ldr	r5, [pc, #48]	; (8002358 <__libc_init_array+0x38>)
 8002326:	4c0d      	ldr	r4, [pc, #52]	; (800235c <__libc_init_array+0x3c>)
 8002328:	1b64      	subs	r4, r4, r5
 800232a:	10a4      	asrs	r4, r4, #2
 800232c:	42a6      	cmp	r6, r4
 800232e:	d109      	bne.n	8002344 <__libc_init_array+0x24>
 8002330:	f000 f996 	bl	8002660 <_init>
 8002334:	2600      	movs	r6, #0
 8002336:	4d0a      	ldr	r5, [pc, #40]	; (8002360 <__libc_init_array+0x40>)
 8002338:	4c0a      	ldr	r4, [pc, #40]	; (8002364 <__libc_init_array+0x44>)
 800233a:	1b64      	subs	r4, r4, r5
 800233c:	10a4      	asrs	r4, r4, #2
 800233e:	42a6      	cmp	r6, r4
 8002340:	d105      	bne.n	800234e <__libc_init_array+0x2e>
 8002342:	bd70      	pop	{r4, r5, r6, pc}
 8002344:	f855 3b04 	ldr.w	r3, [r5], #4
 8002348:	4798      	blx	r3
 800234a:	3601      	adds	r6, #1
 800234c:	e7ee      	b.n	800232c <__libc_init_array+0xc>
 800234e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002352:	4798      	blx	r3
 8002354:	3601      	adds	r6, #1
 8002356:	e7f2      	b.n	800233e <__libc_init_array+0x1e>
 8002358:	080026b4 	.word	0x080026b4
 800235c:	080026b4 	.word	0x080026b4
 8002360:	080026b4 	.word	0x080026b4
 8002364:	080026b8 	.word	0x080026b8

08002368 <free>:
 8002368:	4b02      	ldr	r3, [pc, #8]	; (8002374 <free+0xc>)
 800236a:	4601      	mov	r1, r0
 800236c:	6818      	ldr	r0, [r3, #0]
 800236e:	f000 b80b 	b.w	8002388 <_free_r>
 8002372:	bf00      	nop
 8002374:	20000038 	.word	0x20000038

08002378 <memset>:
 8002378:	4603      	mov	r3, r0
 800237a:	4402      	add	r2, r0
 800237c:	4293      	cmp	r3, r2
 800237e:	d100      	bne.n	8002382 <memset+0xa>
 8002380:	4770      	bx	lr
 8002382:	f803 1b01 	strb.w	r1, [r3], #1
 8002386:	e7f9      	b.n	800237c <memset+0x4>

08002388 <_free_r>:
 8002388:	b538      	push	{r3, r4, r5, lr}
 800238a:	4605      	mov	r5, r0
 800238c:	2900      	cmp	r1, #0
 800238e:	d040      	beq.n	8002412 <_free_r+0x8a>
 8002390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002394:	1f0c      	subs	r4, r1, #4
 8002396:	2b00      	cmp	r3, #0
 8002398:	bfb8      	it	lt
 800239a:	18e4      	addlt	r4, r4, r3
 800239c:	f000 f90c 	bl	80025b8 <__malloc_lock>
 80023a0:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <_free_r+0x8c>)
 80023a2:	6813      	ldr	r3, [r2, #0]
 80023a4:	b933      	cbnz	r3, 80023b4 <_free_r+0x2c>
 80023a6:	6063      	str	r3, [r4, #4]
 80023a8:	6014      	str	r4, [r2, #0]
 80023aa:	4628      	mov	r0, r5
 80023ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023b0:	f000 b908 	b.w	80025c4 <__malloc_unlock>
 80023b4:	42a3      	cmp	r3, r4
 80023b6:	d908      	bls.n	80023ca <_free_r+0x42>
 80023b8:	6820      	ldr	r0, [r4, #0]
 80023ba:	1821      	adds	r1, r4, r0
 80023bc:	428b      	cmp	r3, r1
 80023be:	bf01      	itttt	eq
 80023c0:	6819      	ldreq	r1, [r3, #0]
 80023c2:	685b      	ldreq	r3, [r3, #4]
 80023c4:	1809      	addeq	r1, r1, r0
 80023c6:	6021      	streq	r1, [r4, #0]
 80023c8:	e7ed      	b.n	80023a6 <_free_r+0x1e>
 80023ca:	461a      	mov	r2, r3
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	b10b      	cbz	r3, 80023d4 <_free_r+0x4c>
 80023d0:	42a3      	cmp	r3, r4
 80023d2:	d9fa      	bls.n	80023ca <_free_r+0x42>
 80023d4:	6811      	ldr	r1, [r2, #0]
 80023d6:	1850      	adds	r0, r2, r1
 80023d8:	42a0      	cmp	r0, r4
 80023da:	d10b      	bne.n	80023f4 <_free_r+0x6c>
 80023dc:	6820      	ldr	r0, [r4, #0]
 80023de:	4401      	add	r1, r0
 80023e0:	1850      	adds	r0, r2, r1
 80023e2:	4283      	cmp	r3, r0
 80023e4:	6011      	str	r1, [r2, #0]
 80023e6:	d1e0      	bne.n	80023aa <_free_r+0x22>
 80023e8:	6818      	ldr	r0, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	4401      	add	r1, r0
 80023ee:	6011      	str	r1, [r2, #0]
 80023f0:	6053      	str	r3, [r2, #4]
 80023f2:	e7da      	b.n	80023aa <_free_r+0x22>
 80023f4:	d902      	bls.n	80023fc <_free_r+0x74>
 80023f6:	230c      	movs	r3, #12
 80023f8:	602b      	str	r3, [r5, #0]
 80023fa:	e7d6      	b.n	80023aa <_free_r+0x22>
 80023fc:	6820      	ldr	r0, [r4, #0]
 80023fe:	1821      	adds	r1, r4, r0
 8002400:	428b      	cmp	r3, r1
 8002402:	bf01      	itttt	eq
 8002404:	6819      	ldreq	r1, [r3, #0]
 8002406:	685b      	ldreq	r3, [r3, #4]
 8002408:	1809      	addeq	r1, r1, r0
 800240a:	6021      	streq	r1, [r4, #0]
 800240c:	6063      	str	r3, [r4, #4]
 800240e:	6054      	str	r4, [r2, #4]
 8002410:	e7cb      	b.n	80023aa <_free_r+0x22>
 8002412:	bd38      	pop	{r3, r4, r5, pc}
 8002414:	20000158 	.word	0x20000158

08002418 <sbrk_aligned>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	4e0e      	ldr	r6, [pc, #56]	; (8002454 <sbrk_aligned+0x3c>)
 800241c:	460c      	mov	r4, r1
 800241e:	6831      	ldr	r1, [r6, #0]
 8002420:	4605      	mov	r5, r0
 8002422:	b911      	cbnz	r1, 800242a <sbrk_aligned+0x12>
 8002424:	f000 f894 	bl	8002550 <_sbrk_r>
 8002428:	6030      	str	r0, [r6, #0]
 800242a:	4621      	mov	r1, r4
 800242c:	4628      	mov	r0, r5
 800242e:	f000 f88f 	bl	8002550 <_sbrk_r>
 8002432:	1c43      	adds	r3, r0, #1
 8002434:	d00a      	beq.n	800244c <sbrk_aligned+0x34>
 8002436:	1cc4      	adds	r4, r0, #3
 8002438:	f024 0403 	bic.w	r4, r4, #3
 800243c:	42a0      	cmp	r0, r4
 800243e:	d007      	beq.n	8002450 <sbrk_aligned+0x38>
 8002440:	1a21      	subs	r1, r4, r0
 8002442:	4628      	mov	r0, r5
 8002444:	f000 f884 	bl	8002550 <_sbrk_r>
 8002448:	3001      	adds	r0, #1
 800244a:	d101      	bne.n	8002450 <sbrk_aligned+0x38>
 800244c:	f04f 34ff 	mov.w	r4, #4294967295
 8002450:	4620      	mov	r0, r4
 8002452:	bd70      	pop	{r4, r5, r6, pc}
 8002454:	2000015c 	.word	0x2000015c

08002458 <_malloc_r>:
 8002458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800245c:	1ccd      	adds	r5, r1, #3
 800245e:	f025 0503 	bic.w	r5, r5, #3
 8002462:	3508      	adds	r5, #8
 8002464:	2d0c      	cmp	r5, #12
 8002466:	bf38      	it	cc
 8002468:	250c      	movcc	r5, #12
 800246a:	2d00      	cmp	r5, #0
 800246c:	4607      	mov	r7, r0
 800246e:	db01      	blt.n	8002474 <_malloc_r+0x1c>
 8002470:	42a9      	cmp	r1, r5
 8002472:	d905      	bls.n	8002480 <_malloc_r+0x28>
 8002474:	230c      	movs	r3, #12
 8002476:	2600      	movs	r6, #0
 8002478:	603b      	str	r3, [r7, #0]
 800247a:	4630      	mov	r0, r6
 800247c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002480:	4e2e      	ldr	r6, [pc, #184]	; (800253c <_malloc_r+0xe4>)
 8002482:	f000 f899 	bl	80025b8 <__malloc_lock>
 8002486:	6833      	ldr	r3, [r6, #0]
 8002488:	461c      	mov	r4, r3
 800248a:	bb34      	cbnz	r4, 80024da <_malloc_r+0x82>
 800248c:	4629      	mov	r1, r5
 800248e:	4638      	mov	r0, r7
 8002490:	f7ff ffc2 	bl	8002418 <sbrk_aligned>
 8002494:	1c43      	adds	r3, r0, #1
 8002496:	4604      	mov	r4, r0
 8002498:	d14d      	bne.n	8002536 <_malloc_r+0xde>
 800249a:	6834      	ldr	r4, [r6, #0]
 800249c:	4626      	mov	r6, r4
 800249e:	2e00      	cmp	r6, #0
 80024a0:	d140      	bne.n	8002524 <_malloc_r+0xcc>
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	4631      	mov	r1, r6
 80024a6:	4638      	mov	r0, r7
 80024a8:	eb04 0803 	add.w	r8, r4, r3
 80024ac:	f000 f850 	bl	8002550 <_sbrk_r>
 80024b0:	4580      	cmp	r8, r0
 80024b2:	d13a      	bne.n	800252a <_malloc_r+0xd2>
 80024b4:	6821      	ldr	r1, [r4, #0]
 80024b6:	3503      	adds	r5, #3
 80024b8:	1a6d      	subs	r5, r5, r1
 80024ba:	f025 0503 	bic.w	r5, r5, #3
 80024be:	3508      	adds	r5, #8
 80024c0:	2d0c      	cmp	r5, #12
 80024c2:	bf38      	it	cc
 80024c4:	250c      	movcc	r5, #12
 80024c6:	4638      	mov	r0, r7
 80024c8:	4629      	mov	r1, r5
 80024ca:	f7ff ffa5 	bl	8002418 <sbrk_aligned>
 80024ce:	3001      	adds	r0, #1
 80024d0:	d02b      	beq.n	800252a <_malloc_r+0xd2>
 80024d2:	6823      	ldr	r3, [r4, #0]
 80024d4:	442b      	add	r3, r5
 80024d6:	6023      	str	r3, [r4, #0]
 80024d8:	e00e      	b.n	80024f8 <_malloc_r+0xa0>
 80024da:	6822      	ldr	r2, [r4, #0]
 80024dc:	1b52      	subs	r2, r2, r5
 80024de:	d41e      	bmi.n	800251e <_malloc_r+0xc6>
 80024e0:	2a0b      	cmp	r2, #11
 80024e2:	d916      	bls.n	8002512 <_malloc_r+0xba>
 80024e4:	1961      	adds	r1, r4, r5
 80024e6:	42a3      	cmp	r3, r4
 80024e8:	6025      	str	r5, [r4, #0]
 80024ea:	bf18      	it	ne
 80024ec:	6059      	strne	r1, [r3, #4]
 80024ee:	6863      	ldr	r3, [r4, #4]
 80024f0:	bf08      	it	eq
 80024f2:	6031      	streq	r1, [r6, #0]
 80024f4:	5162      	str	r2, [r4, r5]
 80024f6:	604b      	str	r3, [r1, #4]
 80024f8:	4638      	mov	r0, r7
 80024fa:	f104 060b 	add.w	r6, r4, #11
 80024fe:	f000 f861 	bl	80025c4 <__malloc_unlock>
 8002502:	f026 0607 	bic.w	r6, r6, #7
 8002506:	1d23      	adds	r3, r4, #4
 8002508:	1af2      	subs	r2, r6, r3
 800250a:	d0b6      	beq.n	800247a <_malloc_r+0x22>
 800250c:	1b9b      	subs	r3, r3, r6
 800250e:	50a3      	str	r3, [r4, r2]
 8002510:	e7b3      	b.n	800247a <_malloc_r+0x22>
 8002512:	6862      	ldr	r2, [r4, #4]
 8002514:	42a3      	cmp	r3, r4
 8002516:	bf0c      	ite	eq
 8002518:	6032      	streq	r2, [r6, #0]
 800251a:	605a      	strne	r2, [r3, #4]
 800251c:	e7ec      	b.n	80024f8 <_malloc_r+0xa0>
 800251e:	4623      	mov	r3, r4
 8002520:	6864      	ldr	r4, [r4, #4]
 8002522:	e7b2      	b.n	800248a <_malloc_r+0x32>
 8002524:	4634      	mov	r4, r6
 8002526:	6876      	ldr	r6, [r6, #4]
 8002528:	e7b9      	b.n	800249e <_malloc_r+0x46>
 800252a:	230c      	movs	r3, #12
 800252c:	4638      	mov	r0, r7
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	f000 f848 	bl	80025c4 <__malloc_unlock>
 8002534:	e7a1      	b.n	800247a <_malloc_r+0x22>
 8002536:	6025      	str	r5, [r4, #0]
 8002538:	e7de      	b.n	80024f8 <_malloc_r+0xa0>
 800253a:	bf00      	nop
 800253c:	20000158 	.word	0x20000158

08002540 <realloc>:
 8002540:	4b02      	ldr	r3, [pc, #8]	; (800254c <realloc+0xc>)
 8002542:	460a      	mov	r2, r1
 8002544:	4601      	mov	r1, r0
 8002546:	6818      	ldr	r0, [r3, #0]
 8002548:	f000 b842 	b.w	80025d0 <_realloc_r>
 800254c:	20000038 	.word	0x20000038

08002550 <_sbrk_r>:
 8002550:	b538      	push	{r3, r4, r5, lr}
 8002552:	2300      	movs	r3, #0
 8002554:	4d05      	ldr	r5, [pc, #20]	; (800256c <_sbrk_r+0x1c>)
 8002556:	4604      	mov	r4, r0
 8002558:	4608      	mov	r0, r1
 800255a:	602b      	str	r3, [r5, #0]
 800255c:	f7fe f922 	bl	80007a4 <_sbrk>
 8002560:	1c43      	adds	r3, r0, #1
 8002562:	d102      	bne.n	800256a <_sbrk_r+0x1a>
 8002564:	682b      	ldr	r3, [r5, #0]
 8002566:	b103      	cbz	r3, 800256a <_sbrk_r+0x1a>
 8002568:	6023      	str	r3, [r4, #0]
 800256a:	bd38      	pop	{r3, r4, r5, pc}
 800256c:	20000160 	.word	0x20000160

08002570 <strchr>:
 8002570:	4603      	mov	r3, r0
 8002572:	b2c9      	uxtb	r1, r1
 8002574:	4618      	mov	r0, r3
 8002576:	f813 2b01 	ldrb.w	r2, [r3], #1
 800257a:	b112      	cbz	r2, 8002582 <strchr+0x12>
 800257c:	428a      	cmp	r2, r1
 800257e:	d1f9      	bne.n	8002574 <strchr+0x4>
 8002580:	4770      	bx	lr
 8002582:	2900      	cmp	r1, #0
 8002584:	bf18      	it	ne
 8002586:	2000      	movne	r0, #0
 8002588:	4770      	bx	lr

0800258a <strstr>:
 800258a:	780a      	ldrb	r2, [r1, #0]
 800258c:	b570      	push	{r4, r5, r6, lr}
 800258e:	b96a      	cbnz	r2, 80025ac <strstr+0x22>
 8002590:	bd70      	pop	{r4, r5, r6, pc}
 8002592:	429a      	cmp	r2, r3
 8002594:	d109      	bne.n	80025aa <strstr+0x20>
 8002596:	460c      	mov	r4, r1
 8002598:	4605      	mov	r5, r0
 800259a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f6      	beq.n	8002590 <strstr+0x6>
 80025a2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80025a6:	429e      	cmp	r6, r3
 80025a8:	d0f7      	beq.n	800259a <strstr+0x10>
 80025aa:	3001      	adds	r0, #1
 80025ac:	7803      	ldrb	r3, [r0, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1ef      	bne.n	8002592 <strstr+0x8>
 80025b2:	4618      	mov	r0, r3
 80025b4:	e7ec      	b.n	8002590 <strstr+0x6>
	...

080025b8 <__malloc_lock>:
 80025b8:	4801      	ldr	r0, [pc, #4]	; (80025c0 <__malloc_lock+0x8>)
 80025ba:	f000 b838 	b.w	800262e <__retarget_lock_acquire_recursive>
 80025be:	bf00      	nop
 80025c0:	20000164 	.word	0x20000164

080025c4 <__malloc_unlock>:
 80025c4:	4801      	ldr	r0, [pc, #4]	; (80025cc <__malloc_unlock+0x8>)
 80025c6:	f000 b833 	b.w	8002630 <__retarget_lock_release_recursive>
 80025ca:	bf00      	nop
 80025cc:	20000164 	.word	0x20000164

080025d0 <_realloc_r>:
 80025d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025d4:	4680      	mov	r8, r0
 80025d6:	4614      	mov	r4, r2
 80025d8:	460e      	mov	r6, r1
 80025da:	b921      	cbnz	r1, 80025e6 <_realloc_r+0x16>
 80025dc:	4611      	mov	r1, r2
 80025de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025e2:	f7ff bf39 	b.w	8002458 <_malloc_r>
 80025e6:	b92a      	cbnz	r2, 80025f4 <_realloc_r+0x24>
 80025e8:	f7ff fece 	bl	8002388 <_free_r>
 80025ec:	4625      	mov	r5, r4
 80025ee:	4628      	mov	r0, r5
 80025f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025f4:	f000 f82b 	bl	800264e <_malloc_usable_size_r>
 80025f8:	4284      	cmp	r4, r0
 80025fa:	4607      	mov	r7, r0
 80025fc:	d802      	bhi.n	8002604 <_realloc_r+0x34>
 80025fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002602:	d812      	bhi.n	800262a <_realloc_r+0x5a>
 8002604:	4621      	mov	r1, r4
 8002606:	4640      	mov	r0, r8
 8002608:	f7ff ff26 	bl	8002458 <_malloc_r>
 800260c:	4605      	mov	r5, r0
 800260e:	2800      	cmp	r0, #0
 8002610:	d0ed      	beq.n	80025ee <_realloc_r+0x1e>
 8002612:	42bc      	cmp	r4, r7
 8002614:	4622      	mov	r2, r4
 8002616:	4631      	mov	r1, r6
 8002618:	bf28      	it	cs
 800261a:	463a      	movcs	r2, r7
 800261c:	f000 f809 	bl	8002632 <memcpy>
 8002620:	4631      	mov	r1, r6
 8002622:	4640      	mov	r0, r8
 8002624:	f7ff feb0 	bl	8002388 <_free_r>
 8002628:	e7e1      	b.n	80025ee <_realloc_r+0x1e>
 800262a:	4635      	mov	r5, r6
 800262c:	e7df      	b.n	80025ee <_realloc_r+0x1e>

0800262e <__retarget_lock_acquire_recursive>:
 800262e:	4770      	bx	lr

08002630 <__retarget_lock_release_recursive>:
 8002630:	4770      	bx	lr

08002632 <memcpy>:
 8002632:	440a      	add	r2, r1
 8002634:	4291      	cmp	r1, r2
 8002636:	f100 33ff 	add.w	r3, r0, #4294967295
 800263a:	d100      	bne.n	800263e <memcpy+0xc>
 800263c:	4770      	bx	lr
 800263e:	b510      	push	{r4, lr}
 8002640:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002644:	4291      	cmp	r1, r2
 8002646:	f803 4f01 	strb.w	r4, [r3, #1]!
 800264a:	d1f9      	bne.n	8002640 <memcpy+0xe>
 800264c:	bd10      	pop	{r4, pc}

0800264e <_malloc_usable_size_r>:
 800264e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002652:	1f18      	subs	r0, r3, #4
 8002654:	2b00      	cmp	r3, #0
 8002656:	bfbc      	itt	lt
 8002658:	580b      	ldrlt	r3, [r1, r0]
 800265a:	18c0      	addlt	r0, r0, r3
 800265c:	4770      	bx	lr
	...

08002660 <_init>:
 8002660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002662:	bf00      	nop
 8002664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002666:	bc08      	pop	{r3}
 8002668:	469e      	mov	lr, r3
 800266a:	4770      	bx	lr

0800266c <_fini>:
 800266c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266e:	bf00      	nop
 8002670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002672:	bc08      	pop	{r3}
 8002674:	469e      	mov	lr, r3
 8002676:	4770      	bx	lr
