[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PY25Q128HA-SUH-IR production of PUYA SEMICONDUCTOR from the text:PY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 1 of 105 PY25Q128HA  \n \nUltra -Low Power, 128M-bit \nSerial Multi I/O Flash Memory Datasheet  \n \nAugust 11, 2022  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nPuya Semiconductor (Shanghai) Co., Ltd  \nPerformance Highlight  \n\uf075 Supply Range from 2.7 to 3.6V for Read, Erase and Program  \n\uf075 Ultra -Low Power consumption for Read, Erase and Program  \n\uf075 X1, X2 and X4 Multi I/O , QPI, DTR Support  \n\uf075 High reliability with 100K cycling and 20 Year -retention  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 2 of 105 Contents  \n1 Overview  ................................ ................................ ................................ ................................ ........................ 4 \n2 Description  ................................ ................................ ................................ ................................ ..................... 5 \n3 Pin Definition  ................................ ................................ ................................ ................................ ................. 6 \n4 Block Diagram  ................................ ................................ ................................ ................................ ............... 7 \n5 Electrical Specifications  ................................ ................................ ................................ ................................ .8 \n5.1 Absolute Maximum Ratings  ................................ ................................ ................................ ............... 8 \n5.2 DC Characteristics  ................................ ................................ ................................ ............................. 9 \n5.3 AC Characteristics  ................................ ................................ ................................ ..........................  10 \n5.4 AC Characteristics for Program and Erase  ................................ ................................ ....................  12 \n5.5 Operation Conditions  ................................ ................................ ................................ ......................  14 \n6 Data Protection  ................................ ................................ ................................ ................................ ...........  16 \n7 Memory Address Mapping  ................................ ................................ ................................ ..........................  19 \n8 Device Operation  ................................ ................................ ................................ ................................ ........  20 \n9 Hold Feature  ................................ ................................ ................................ ................................ ...............  23 \n10 Commands  ................................ ................................ ................................ ................................ .........  24 \n10.1  Commands listing  ................................ ................................ ................................ ...........................  24 \n10.2  Write Enable (WREN) (06H)  ................................ ................................ ................................ ...........  28 \n10.3  Write Disable (WRDI) (04H)  ................................ ................................ ................................ .............  29 \n10.4  Write Enable for Volatile Register (50H)  ................................ ................................ .........................  29 \n10.5  Read Status Register (RDSR) (05H/35H)  ................................ ................................ .........................  31 \n10.6  Read Configure Register (RDCR) (15H)  ................................ ................................ ...........................  33 \n10.7  Write Status Register (WRSR) (01H/31H)  ................................ ................................ ........................  35 \n10.8  Write Configure Register (WRCR) (11H)  ................................ ................................ ..........................  36 \n10.9  Read Data Bytes (READ) (03H)  ................................ ................................ ................................ ....... 37 \n10.10  Fast Read (FREAD) (0BH)  ................................ ................................ ................................ ...............  38 \n10.11  DTR Fast Read (DTR_FREAD) (0DH)  ................................ ................................ .............................  40 \n10.12  Dual Read (DREAD) (3BH)  ................................ ................................ ................................ ..............  41 \n10.13  2IO Read (2READ) (BBH)  ................................ ................................ ................................ ................  42 \n10.14  DTR 2IO Read (DTR_2READ) (BDH)  ................................ ................................ ..............................  44 \n10.15  Quad Read (QREAD) (6BH)  ................................ ................................ ................................ ............  46 \n10.16  4IO Read (4READ) (EBH)  ................................ ................................ ................................ ................  47 \n10.17  Set Burst Read(77H)  ................................ ................................ ................................ ........................  50 \n10.18 DTR 4IO Read (DTR_4READ) (EDH)  ................................ ................................ ..............................  51 \n10.19  4IO Word Read(E7H)  ................................ ................................ ................................ .......................  53 \n10.20  Set Read Parameters(C0H)  ................................ ................................ ................................ .............  55 \n10.21  Burst Read with Wrap (0CH)  ................................ ................................ ................................ ............  56 \n10.22  DTR Burst Read with Wrap (0EH)  ................................ ................................ ................................ .... 56 \n10.23  Data Learning Pattern ................................ ................................ ................................ .....................  57 \n10.24  Enable QPI (38H) ................................ ................................ ................................ .............................  65 \n10.25  Disable QPI (FFH)  ................................ ................................ ................................ ...........................  65 \n10.26  Sector Erase (SE) (20H)  ................................ ................................ ................................ ..................  66 \n10.27  Block Erase (BE32K) (52H)  ................................ ................................ ................................ ..............  67 \n10.28  Block Erase (BE) (D8H)  ................................ ................................ ................................ ...................  68 \n10.29  Chip Erase (CE) (60H/C7H)  ................................ ................................ ................................ .............  69 \n10.30  Page Program (PP) (02H)  ................................ ................................ ................................ ................  70 \n10.31  Quad Page Program (QPP) (32H)  ................................ ................................ ................................ .... 71 \n10.32  Erase Security Registers (ERSCUR) (44H)  ................................ ................................ ......................  72 \n10.33  Program Security Registers (PRSCUR) (42H)  ................................ ................................ ..................  73 \n10.34  Read Security Registers (RDSCUR) (48H)  ................................ ................................ .......................  74 \n10.35  Deep Power -down (DP) (B9H)  ................................ ................................ ................................ .........  75 \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 3 of 105 10.36  Release form Deep Power -Down (RDP), Read Electronic Signature (RES) (ABH)  ...........................  76 \n10.37  Read Electronic Manufacturer ID & Device ID (REMS) (90H)  ................................ ...........................  78 \n10.38  Dual I/O Read Electronic Manufacturer ID & Device ID (DREMS) (92H)  ................................ ...........  79 \n10.39  Quad I/O Read Electronic Manufacturer ID & Device ID (QREMS) (94H)  ................................ .........  80 \n10.40  Read Identification (RDID) (9FH)  ................................ ................................ ................................ ...... 81 \n10.41  Program/Erase Suspend/Resume  ................................ ................................ ................................ .... 82 \n10.42  Erase Suspend to Program(75H)  ................................ ................................ ................................ ..... 84 \n10.43  Program Resume and Erase Resume(7AH)  ................................ ................................ .....................  85 \n10.44  No Operation (NOP)  ................................ ................................ ................................ ........................  85 \n10.45  Individual Block Lock (SBLK) (36H)  ................................ ................................ ................................ .. 86 \n10.46  Individual Block Unlock (SBULK) (39H)  ................................ ................................ ............................  87 \n10.47  Read Block Lock Status (RDBLK) (3DH)  ................................ ................................ ..........................  88 \n10.48  Global Block Lock (GBLK) (7EH)  ................................ ................................ ................................ ...... 89 \n10.49  Global Block Unlock (GBULK) (98H)  ................................ ................................ ................................  90 \n10.50  Software Reset (RSTEN/RST) (66H/99H)  ................................ ................................ ........................  91 \n10.51  RESET  ................................ ................................ ................................ ................................ ............  92 \n10.52  Read Unique ID(RUID) (4BH)  ................................ ................................ ................................ ..........  93 \n10.53  Read SFDP Mode (RDSFDP) (5AH)  ................................ ................................ ................................  94 \n11 Ordering Information  ................................ ................................ ................................ ...........................  99 \n12 Valid Part Numbers and Top Marking  ................................ ................................ ...............................  100 \n13 Package Information  ................................ ................................ ................................ .........................  101 \n13.1  8-Lead SOP (150mil)  ................................ ................................ ................................ ....................  101 \n13.2  8-Lead SOP(208mil)  ................................ ................................ ................................ .....................  102 \n13.3  8-Land WSON(6x5x0.75mm)  ................................ ................................ ................................ ....... 103 \n13.4  8-Land USON(4x4x0.45mm)  ................................ ................................ ................................ ........  104 \n14 Revision History  ................................ ................................ ................................ ................................  105 \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 4 of 105 1 Overview  \nGeneral  \n\uf09f Single 2.7 to 3.6V supply  \n\uf09f Industrial Temperature Range -40C to 85C  \n\uf09f Serial Peripheral Interface (SPI) Compatible: Mode 0 and Mode 3  \n\uf09f Single, Dual , Quad SPI, QPI, DTR  \n- Standard SPI:  SCLK, CS#, SI, SO, WP#, HOLD#  \n- Dual SPI:   SCLK, CS#, IO0, IO1, WP#, HOLD#  \n- Quad SPI:   SCLK, CS#, IO0, IO1 , IO2, IO3  \n- QPI:    SCLK, CS#, IO0, IO1, IO2, IO3  \n- DTR:    Double Transfer Rate Read   \n\uf09f Flexible Architecture for Code and Data Storage   \n- Uniform 256 -byte   Page Program  \n- Uniform 4K -byte   Sector Erase  \n- Uniform 32K/64K        Erase   \n- Full Chip Erase   \n\uf09f Hardware Contro lled Locking of Protected Sectors by WP # Pin \n\uf09f One Time Programmable (OTP) Security Register  \n- 3*1024 -Byte Security Registers with OTP Lock  \n\uf09f 128-bit Unique ID for each device  \n\uf09f Fast Program and Erase Speed  Typical   \n- 0.5ms Page program time  \n- 50ms 4K-byte sector erase time  \n- 0.16s 32K-byte block erase time  \n- 0.3s  64K-byte block erase time  \n\uf09f JEDEC Standard Manufacturer and Device ID Read Methodology  \n\uf09f Ultra -Low Power Consumption  Typical   \n- 0.2uA Deep Power Down current  \n- 15uA  Standby current  \n- 3.0mA  Active Read current at 85MH z  \n- 10mA Active Program or Erase current  \n\uf09f High Reliability  \n- 100,000  Program / Erase Cycles  \n- 20-year  Data Retention  \n\uf09f Industry Standard Green Package Options   \n- 8-pin  SOP  (150mil/ 208mil)  \n- 8-land  WSON  (6x5x0.75 mm) \n- 8-land    USON (4x4x0.45mm)  \n- KGD for SiP  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 5 of 105 2 Description  \nThe PY25Q128HA  is a serial interface Flash  memory device designed for use in a wide variety of high -volume \nconsumer -based  applications in which program code is shadowed from Flash memory into embedded or \nexternal RAM for execution. The flexible erase architecture of the device, with its page erase granularity it is \nideal for data storage as well, eliminating the need for add itional data storage devices.  \nThe erase block sizes of the device have been optimized to meet the needs of today\'s code and data storage \napplications. By optimizing the size of the erase blocks, the memory space can be used much more efficiently. \nBecause c ertain code modules and data storage segments must reside by themselves in their own erase \nregions, the wasted and unused memory space that occurs with large sectored and large block erase Flash \nmemory devices can be greatly reduced. This increased memory space efficiency allows additional code \nroutines and data storage segments to be added while still maintaining the same overall device density.  \nThe device also contains an additional 3* 1024 -byte security registers with OTP lock (One -Time \nProgrammable) , can be used for purposes such as unique device serialization, system -level Electronic Serial \nNumber (ESN) storage, locked key storage, etc.  \nSpecifically designed for use in many different systems, the device supports read, program, and erase \noperations with  a wide supply voltage range of 2.7V to 3.6V. No separate voltage is required for programming \nand erasing.  \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 6 of 105 3 Pin Definition  \nPin Configurations  \nCS#\nSO\nWP#HOLD#/RESET#\nSCLK\nSIVCC\nGND1\n2\n3\n48\n7\n6\n5CS#\nSO\nWP#HOLD#/RESET#\nSCLK\nSIVCC\nGND1\n2\n3\n48\n7\n6\n5\n     \n         8-PIN SOP ( 150mil/ 208mil)           8-Land WSON  (6x5mm)  and USON (/4x4mm)  \n \nPin Descriptions  (8-Pin SOP , 8-Land  WSON , 8-Land USON ) \nNo. Symbol  Extension  Remarks  \n1 CS#  Chip select  \n2 SO SIO1  Serial data output for 1 x I/O  \nSerial data input and output for 4 x I/O read mode  \n3 WP#  SIO2  Write protection active low  \nSerial data input and output for 4 x I/O read mode  \n4 GND  - Ground of the device  \n5 SI SIO0  Serial data input for 1x I/O  \nSerial data input and output for 4 x I/O read mode  \n6 SCLK  - Serial interface clock input  \n7 HOLD# /RESET#  SIO3  Hardware Reset Pin Active low or to pause the device \nwithout deselecting the device  \nSerial data input and output for 4 x I/O read mode  \n8 VCC  - Power supply of the device  \nNotes:  \n1. SIO0 and SIO1 are used for Standard and Dual SPI  instructions  \n2. SIO0 – SIO3 are used for Quad SPI instructions, WP #& HOLD # (or RESET #) functions are only available for Standard/Dual SPI.  \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 7 of 105 4 Block Diagram  \nSerial Bus \nControl Logic\nAddress LatchFlash Memory ArrayData buffer\nY-DECODER\nX -DECODER\nSerial MUX &\nI/O buffersHigh Voltage Generator\nControl and\nProtection logicWP#\nHOLD# \n/RESET#SOCS#\nSCLK\nVCC\nGNDInterface\nControl &\nLogicSI\n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 8 of 105 5 Electrical Specifications   \n5.1 Absolute Maximum Ratings   \n\uf06e Storage Temperature ....................... -65°C to +150°C  \n\uf06e Operation Temperature .................... -40°C to + 85°C  \n\uf06e Maximum Operation Voltage............. 4.0V  \n\uf06e Voltage on Any Pin with  \nrespect to Ground........................... -0.6V to + 4.1V  \n\uf06e DC Output Current ............................5.0 mA  \n \nTable 5 -1 Pin Capacitance [1]  \nSymbol  Parameter  Max.  Units  Test Condition  \nCOUT Output Capacitance  8 pF VOUT=GND  \nCIN Input Capacitance  6 pF VIN=GND  \nNote :  \n1. Test Conditions: T A= 25°C, F = 1MHz, Vcc  = 3.0V.  \n \nFigure 5-1 Maximum Overshoot Waveform  \n0V \n-1.0V 20ns \n20ns VCC+1.0V  \nVCC  Maximum Negative Overshoot Waveform  Maximum Positive Overshoot Waveform  \n \n \nFigure 5 -2 Input Test Waveforms and Measurement Level  \n0.8VCC  \n0.2VCC  0.7VCC  \n0.3VCC  0.5VCC  AC Measurement  Level  Input  timing  reference   level Output  timin g reference   level \nNote:Input  pulse  rise and fall time ara < 5ns \n \nFigure 5 -3 Output Loading  \nVCCDEVICE \nUNDER\nTEST25K ohm\n25K ohm CL\nCL = 15/30pF Including jig capacitance\n \n \n  NOTICE:  Stresses above those listed under “Absolute \nMaximum Ratings ” may cause permanent damage to the \ndevice. This is a stress rating only and functional operation \nof the device at those or any other conditions above those \nindicated in the operational listings o f this specification is \nnot implied. Exposure to maximum rating conditions for \nextended periods may affect device reliability.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 9 of 105 5.2 DC Characteristics  \nTable 5 -2 DC Parameters ( Ta=-40°C to + 85°C) \nSym.  Parameter  Conditions  2.7V to 3.6V Units  Min.  Typ.  Max.  \nIDPD Deep power down \ncurrent  CS#=Vcc, all other inputs at 0V or Vcc   1 5 uA \nISB Standby current  CS#, HOLD#, WP#=VIH all inputs at CMOS \nlevels   15 30 uA \nICC1 Read current ( STR)  \n(1 IO)  f=50MHz; IOUT=0mA   3 6 mA \nf=85MHz; IOUT=0mA   4 9 mA \nf=133MHz; IOUT=0mA   5.5 13 mA \nRead current ( STR)  \n(2,4 IO)  f=50MHz; IOUT=0mA   5 10 mA \nf=85MHz; IOUT=0mA   7 13 mA \nf=133MHz; IOUT=0mA   10.5  18 mA \nICC2 Read current (DTR)  \n(1, 2, 4 IO)  f=50MHz; IOUT=0mA   7 13 mA \nf=66MHz; IOUT=0mA   9 15 mA \nICC3 Program current  CS#=Vcc   6 9 mA \nICC4 Erase current  CS#=Vcc   8 12 mA \nILI Input load current  All inputs at CMOS level    1.0 uA \nILO Output leakage  All inputs at CMOS level    1.0 uA \nVIL Input low voltage     0.3Vcc  V \nVIH Input high voltage   0.7Vcc    V \nVOL Output low voltage  IOL=100uA    0.2 V \nVOH Output high voltage  IOH= -100uA  Vcc-0.2   V \nNotes:  \n1. Typical values measured at 3.0V @ 25°C for the 2.7V to 3.6V range.  \n2. The value guaranteed by characterization, not 100% tested in production.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 10 of 105 5.3 AC Characteristics  \nTable 5 -3-1 AC Parameters ( Ta=-40°C to + 85°C) \nSymbol  Alt. Parameter  2.7V~3.6V   \nmin typ max  Unit  \nfSCLK  fC Clock Frequency for  all instructions  except for special  marking    133 MHz  \nfRSCLK  fR Clock Frequency for READ instructions    80 MHz  \nfWSCLK  fW Clock Frequency for 4IO WORD READ instructions    104 MHz  \nfDSCLK  fD Clock Frequency for DTR instructions    66 MHz  \ntCH(1)  tCLH  Clock High Time  3.3   ns \ntCL(1)  tCLL  Clock Low Time , 45% x (1/fSCLK)  3.3   ns \ntCLCH( 3)  Clock Rise Time (peak to peak)  0.1   v/ns  \ntCHCL( 3)  Clock Fall Time (peak to peak)  0.1   v/ns  \ntSLCH  tCSS  CS# Active Setup Time (relative to SCLK)  5   ns \ntCHSL   CS# Not Active Hold Time (relative to SCLK)  5   ns \ntDVCH  tDSU  Data in Setup Time  2   ns \ntCHDX  tDH Data in Hold Time  3   ns \ntCHSH   CS# Active Hold Time (relative to SCLK)  5   ns \ntSHCH   CS# Not Active Setup Time (relative to SCLK)  5   ns \ntSHSL  tCSH  CS# Deselect Time from Read to next Read  20   ns \nCS# Deselect Time from Write, Erase, Program to Read Status Register  30   ns \ntSHQZ( 3) tDIS Output Disable Time    6 ns \ntCLQV  tV Clock Low to Output Valid Loading 30pF    7 ns \nClock Low to Output Valid Loading 15pF    6 ns \ntCLQX  tHO Output Hold Time  1   ns \ntHLCH   HOLD# Active Setup Time (relative to SCLK)  5   ns \ntCHHH   HOLD# Active Hold Time (relative to SCLK)  5   ns \ntHHCH   HOLD# Not Active Setup Time (relative to SCLK)  5   ns \ntCHHL   HOLD# Not Active Hold Time (relative to SCLK)  5   ns \ntHHQX  tLZ HOLD# to Output Low -Z   6 ns \ntHLQZ  tHZ HOLD# to Output High -Z   6 ns \ntWHSL( 2)  Write Protect Setup Time  20   ns \ntSHWL( 2)  Write Protect Hold Time  100   ns \ntDP  CS# High to Deep Power -down Mode    3 us \ntRES1   CS# High to Standby Mode Without Electronic Signature Read    20 us \ntRES2   CS# High to Standby Mode with Electronic Signature Read    20 us \ntW  Write Status Register Cycle Time   8 12 ms \ntReady   Reset recovery time  (except Erase /WRSR)    30 us \nReset recovery time  (for Erase/WRSR operation)   8 12 ms \nNotes:  \n1. tCH + tCL must be greater than or equal to 1/ Frequency.  \n2. Only applicable as a constraint for a WRSR instruction.  \n3. The value guaranteed by characterization, not 100% tested in production.  \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 11 of 105 Table 5 -3-2 SPI Read Command Performance Comparison ( MHz)  \n Dummy Cycles (VCC= 2.7V~3.6V)  \nRead command  4 6 8 10 \nFREAD  - - 133 - \nDREAD  - - 133 - \n2READ  104(default ) - 133 - \nQREAD  - - 133 - \n4READ  - 104(default ) - 133 \nDTR_FREAD  - 66 - - \nDTR_2READ  66 - - - \nDTR_4READ  - - 66 - \nTable 5 -3-3 QPI Read Command Performance Comparison ( MHz)  \n Dummy Cycles (VCC= 2.7V~3.6V)  \nRead command  4 6 8 10 \nFREAD  70 104 120 133(default ) \n4READ  70 104 120 133(default ) \nBURST READ  70 104 120 133(default ) \nDTR_FREAD  - - 66 - \nDTR_4READ  - - 66 - \nDTR_BURST READ  - - 66 - \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 12 of 105 5.4 AC Characteristics for Program and Erase  \nTable 5 -4 AC Parameters for Program and Erase ( Ta=-40°C to + 85°C) \nSym.  Parameter  2.7V to 3.6V  Units  Min.  Typ.  Max.  \nTESL(4) Erase Suspend  Latency    30 us \nTPSL( 4) Program Suspend Latency    30 us \nTPRS( 2) Latency between Program Resume and next Suspend  0.3   us \nTERS( 3) Latency between Erase Resume and next Suspend  0.3   us \ntPSR Program Security Registers  time  (up to 256 bytes)   0.5 2.4 ms \ntESR Erase Security Registers  time   50 240 ms \ntPP Page program time (up to 256 bytes)   0.5 2.4 ms \ntSE Sector erase time   50 240 ms \ntBE1 Block erase time for 32K bytes   0.16 0.8 s \ntBE2 Block erase time for 64K bytes   0.3 1.2 s \ntCE Chip erase time   50 120 s \nNotes:  \n1. Typical values given for TA=25°C. Not 100% tested.  \n2. Program operation may be interrupted as often as system request. The minimum timing of tPRS must be observed \nbefore issuing the next program suspend command. However, in order for a Program operation to make progress, tPRS ≥ \n100us must be included in resume -to-suspend loop(s). Not 100% tested.  \n3. Erase operation may be interrupted as often as system request. The minimum timing of tERS  must be observed \nbefore issuing the next erase suspend command. However, in order for an Erase operation to make progress, tERS ≥ \n100us must be included in resume -to-suspend loop(s). Not 100% tested.  \n4. Latency time is required to complete Erase/Program S uspend operation.  \n5. The value guaranteed by characterization, not 100% tested in production.  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 13 of 105 Figure 5-4 Serial Input Timing  \nSCLK CS# \nSI MSB \nSO High-Z LSB tCHSL tSLCH \ntDVCH \ntCHDX tSHCH tCHSH \ntCHCL \ntCLCH tSHSL \ntCLHtCLL\n \nFigure 5-5 Output Timing  \nCS# \nSCLK\n \nSO \nSI\n Least significant address bit (LIB) in tCLQV \ntCLQX tCLQX tCLQV tCLH\n \ntCLL\n tSHQZ \nLSB tQLQH\ntQHQL\nFigure 5-6 Hold  Timing  \nCS# \nSCLK\n \nSO \nHOLD# tCHHL \ntHLQZ\n tHLCH \ntCHHH\n tHHCH\n \ntHHQX\n \nSI do not care during HOLD operation. \nFigure 5-7 WP Timing  \nWP# \nSI SCLK \n  \n tWHSL tSHWL CS# \n Write status register is allowed   Write status register is not allowed\n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 14 of 105 5.5 Operation Conditions  \nAt Device Power -Up and Power -Down  \nAC timing illustrated in "Figure AC Timing at Device Power -Up" and "Figure Power -Down Sequence" are for \nthe supply voltages and the control signals at device power -up and power -down. If the timing in the figures is \nignored, the device will not operate correctly.  \nDuring power -up and power -down, CS# needs to follow the voltage applied on VCC to keep the device not to \nbe selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.  \n \nFigure  5-8 AC Timing at Device Power -Up \n \nSCLK \nSI CS# \nMSB \nSO tDVCH \nHigh-Z LSB tSLCH \ntCHDX tCHCL \ntCLCH tSHCH tSHSL \ntCHSH tCHSL tVRVCCVCC(min)\nGND\n \nFigure 5 -9 Power -Up Timing  \n \nVcc(max) \nVcc(min) \nVWI  \n tVSL\n Chip Selection is not allowed  \n \n Device is fully accessible  \n \nTime \n \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 15 of 105 Power Up/Down and Voltage Drop  \nFor Power -down to Power -up operation, the VCC of flash device must below VPWD for at least tPWD timing.  \nPlease check the table below for more detail.  \n \nFigur e 5-10 Power  down -up Timing  \n \nVcc(max) \nVcc(min) \nVPWD(max)  \n tVSL\n Chip Selection is not allowed  \n \n Device is fully \naccessible \n \nTime tPWD\n \nSymbol  Parameter  min max  unit \nVPWD  VCC voltage needed to below VPWD for ensuring \ninitialization will occur   1 V \ntPWD  The minimum duration for ensuring initialization will occur  300  us \ntVSL  Vcc(min.) to device operation  2.5  ms \ntVR Vcc Rise Time  1 500000  us/V  \nVWI  Write Inhibit Voltage  1.5 2.5 V \n \nInitial Delivery State  \nThe device is delivered with the memory array erased: all bits are set to 1 (each byte contains FF H). The \nStatus Register  contains 00 H (all Status Register bits are 0).  \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 16 of 105 6 Data Protection  \nDuring power transition, there may be some false system level signals which result in inadvertent erasure or \nprogramming. The device is designed to protect itself from these accidental write cycles.  \nThe state machine will be reset as standby mode automatically during power up. In addition, the control \nregister architecture of the device constrains that the memory contents can only be changed after specific \ncommand sequences have completed succ essfully.  \nIn the following, there are several features to protect the system from the accidental write cycles during VCC \npower -up and power -down or from system noise.  \n• Power -on reset: to avoid sudden power switch by system power supply transition, the pow er-on reset may \nprotect the Flash.  \n• Valid command length checking: The command length will be checked whether it is at byte base and \ncompleted on byte boundary.  \n• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) \nbefore issuing other commands to change data.  \n• Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the \nmemory array that can be read but not change.  \n• Hardware Protection Mode: WP# going low to protec ted the BP 0~BP4bits and SRP 0~1bits \n• Deep Power -Down Mode: By entering deep power down mode, the flash device is under protected from \nwriting all commands except the Release form Deep Power -Down Mode command.  \n \nProtected Area Sizes  \nTable 6 -1. PY25Q128HA  Protected Area Sizes ( WPS= 0, CMP  bit = 0)  \nStatus  Register  Memory content  \nBP4 BP3 BP2 BP1 BP0 Blocks  Addresses  Density  Portion  \nX X 0 0 0 NONE  NONE  NONE  NONE  \n0 0 0 0 1 252 to 255  FC0000h – FFFFFFh  256KB  Upper 1/64  \n0 0 0 1 0 248 to 255  F80000h – FFFFFFh  512KB  Upper 1/32  \n0 0 0 1 1 240 to 255  F00000h – FFFFFFh  1MB Upper 1/16  \n0 0 1 0 0 224 to 255  E00000h – FFFFFFh  2MB Upper 1/8  \n0 0 1 0 1 192 to 255  C00000h – FFFFFFh  4MB Upper 1/4  \n0 0 1 1 0 128 to 255  800000h – FFFFFFh  8MB Upper 1/2  \n0 1 0 0 1 0 to 3  000000h – 03FFFFh  256KB  Lower 1/64  \n0 1 0 1 0 0 to 7  000000h – 07FFFFh  512KB  Lower 1/32  \n0 1 0 1 1 0 to 15  000000h – 0FFFFFh  1MB Lower 1/16  \n0 1 1 0 0 0 to 31  000000h – 1FFFFFh  2MB Lower 1/8  \n0 1 1 0 1 0 to 63  000000h – 3FFFFFh  4MB Lower 1/4  \n0 1 1 1 0 0 to 127  000000h – 7FFFFFh  8MB Lower 1/2  \nX X 1 1 1 0 to 255  000000h – FFFFFFh  16MB  ALL \n1 0 0 0 1 255 FFF000h – FFFFFFh  4KB U - 1/4096  \n1 0 0 1 0 255 FFE000h – FFFFFFh  8KB U - 1/2048  \n1 0 0 1 1 255 FFC000h – FFFFFFh  16KB  U - 1/1024  \n1 0 1 0 X 255 FF8000h – FFFFFFh  32KB  U - 1/512  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 17 of 105 1 0 1 1 0 255 FF8000h – FFFFFFh  32KB  U - 1/512  \n1 1 0 0 1 0 000000h – 000FFFh  4KB L - 1/4096  \n1 1 0 1 0 0 000000h – 001FFFh  8KB L - 1/2048  \n1 1 0 1 1 0 000000h – 003FFFh  16KB  L - 1/1024  \n1 1 1 0 X 0 000000h – 007FFFh  32KB  L - 1/512  \n1 1 1 1 0 0 000000h – 007FFFh  32KB  L - 1/512  \n \nTable 6 -2. PY25Q128HA  Protected Area Sizes ( WPS=0,  CMP bit = 1)  \nStatus  Register  Memory content  \nBP4 BP3 BP2 BP1 BP0 Blocks  Addresses  Density  Portion  \nX X 0 0 0 0 to 255  000000h - FFFFFFh  16MB  ALL \n0 0 0 0 1 0 to 251  000000h - FBFFFFh  16,128KB  Lower 63/64  \n0 0 0 1 0 0 to 247  000000h – F7FFFFh  15,872KB  Lower 31/32  \n0 0 0 1 1 0 to 239  000000h - EFFFFFh  15MB  Lower 15/16  \n0 0 1 0 0 0 to 223  000000h - DFFFFFh  14MB  Lower 7/8  \n0 0 1 0 1 0 to 191  000000h - BFFFFFh  12MB  Lower 3/4  \n0 0 1 1 0 0 to 127  000000h - 7FFFFFh  8MB Lower 1/2  \n0 1 0 0 1 4 to 255  040000h - FFFFFFh  16,128KB  Upper 63/64  \n0 1 0 1 0 8 to 255  080000h - FFFFFFh  15,872KB  Upper 31/32  \n0 1 0 1 1 16 to 255  100000h - FFFFFFh  15MB  Upper 15/16  \n0 1 1 0 0 32 to 255 200000h - FFFFFFh  14MB  Upper 7/8  \n0 1 1 0 1 64 to 255  400000h - FFFFFFh  12MB  Upper 3/4  \n0 1 1 1 0 128 to 255  800000h - FFFFFFh  8MB Upper 1/2  \nX X 1 1 1 NONE  NONE  NONE  NONE  \n1 0 0 0 1 0 to 255  000000h – FFEFFFh  16,380KB  L - 4095/4096  \n1 0 0 1 0 0 to 255  000000h – FFDFFFh  16,376KB  L - 2047/2048  \n1 0 0 1 1 0 to 255  000000h – FFBFFFh  16,368KB  L - 1023/1024  \n1 0 1 0 X 0 to 255  000000h – FF7FFFh  16,352KB  L - 511/512  \n1 0 1 1 0 0 to 255  000000h – FF7FFFh  16,352KB  L - 511/512  \n1 1 0 0 1 0 to 255  001000h – FFFFFFh  16,380KB  U - 4095/4096  \n1 1 0 1 0 0 to 255  002000h – FFFFFFh  16,376KB  U - 2047/2048  \n1 1 0 1 1 0 to 255  004000h – FFFFFFh  16,368KB  U -1023/1024  \n1 1 1 0 X 0 to 255  008000h – FFFFFFh  16,352KB  U - 511/512  \n1 1 1 1 0 0 to 255  008000h – FFFFFFh  16,352KB  U - 511/512  \nNote s: \n1. X=don’t care  \n2. If any erase or program command specifies a memory that contains protected data portion, this command will be \nignored.   \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 18 of 105 Table 6 -3. PY25Q128HA  Individual Block Protect ion (WPS=1 ) \n Block  Sector/Block  \n  \n \n  \n  \n \n \n \n-------  \n \n  \n \n  \n \n -\n  \nSector 0 (4KB)  -\nSector 1 (4KB)Sector 14 (4KB)Sector 15 (4KB)Block 1 (64KB)Block 254 (64KB) \n \n \n-\n  \nSector 0 (4KB)  -\nSector 1 (4KB)Sector 14 (4KB)Sector 15 (4KB)\nBlock 0Block 1Block2 ~253Block 254Block 255\nIndividual Block \nLocks:\n32 Sectors(Top/Bottom)\n254 Blocks\nIndividual Block Lock:\n36h+Address\nIndividual Block Unlock:\n39h+Address\nRead Block Lock:\n3Ch+Address\nGlobal Block Lock:\n7Eh\nGlobal Block Unlock:\n98h-------\nNotes:   \n1. Individual Block/Sector protection is only valid when WPS=1.  \n2. All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected.  \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 19 of 105 7 Memory Address Mapping  \nThe memory array can be erased in three levels of granularity including a full chip erase. The size of the erase \nblocks is optimized for both code and data storage applications, allowing both code and data segments to \nreside in their own erase regions.  \n Each device has Each block has Each sector has Each page has \n16M\n 64/32K\n 4K\n 256\n bytes\n \n64K 256/128\n 16\n - pages\n \n4096\n 16/8\n - - sectors\n \n256/512\n - - - blocks\n \nPY25Q128HA  Memory Organization  \n Block Sector Address range \n255\n 4095\n FFF000H FFFFFFH \n…… …… …… \n4080\n FF0000H FF0FFFH\n \n 4079\n FEF000H FEFFFFH\n \n…… …… …… \n4064\n FE0000H FE0FFFH\n \n…… …… …… …… \n…… …… …… \n…… …… …… \n…… …… …… …… \n…… …… …… \n…… …… …… \n2 47\n 02F000H 02FFFFH\n \n…… …… …… \n32\n 020000H 020FFFH\n \n1 31\n 01F000H 01FFFFH\n \n…… …… …… \n 010000H 010FFFH \n0 15\n 00F000H 00FFFFH \n…… …… …… \n0 000000H 000FFFH\n 254\n16\n \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 20 of 105 8 Device Operation  \nBefore a command is issued, status register should be checked to ensure device is ready for the intended \noperation.  \nWhen incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby \nmode until next CS# falling edge. In standby mode, SO pin of this LSI should be High -Z. When correct \ncommand is inputted to this LSI, this LSI becomes active mod e and keeps the active mode until next CS# \nrising edge.  \nInput data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. \nThe difference of serial peripheral interface mode 0 and mode 3 is shown as Figure 8 -1.  \nFor the following instructions: RDID, RDSR, RDSR1, RDSCUR, READ, FREAD, DREAD, 2READ, 4READ, \nQREAD, RDSFDP, RES, REMS, DREMS, QREMS, the shifted -in instruction sequence is followed by a data -\nout sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: \nWREN, WRDI, WRSR, SE, BE32K, BE, CE, PP, QPP, DP, ERSCUR, PRSCUR, SUSPEND, RESUME, \nRSTEN, RST, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected \nand not executed.  \nDuring the progress of Write Status Register, Program, Erase operation, to access the memory array is \nneglected and not affect the current operation of Write Status Register, Program, Erase.  \nFigure 8 -1 Serial Peripheral Interface Modes Supported  \nSCLK \nMSB CPHA shift in shift out \nSI 0 \n1 CPOL \n0 (Serial mode 0) \n(Serial mode 3) 1 \nSO SCLK \nMSB \nNote:  \nCPOL indicates clock polarity of serial maste r, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA \nindicates clock phase. The combination of CPOL bit and CPHA bit decides which serial mode is supported.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 21 of 105    \n  \n QPI Reset \n(66h + 99h) QPI Hardware \nReset Disable QPI (FFh) Enable QPI (38h) SPI Reset \n(66h + 99h)    Standard SPI \nDual SPI  \nQuad SPI Hardware \nReset   Device Initialization \n& Status Register Refresh Power Up Standard SPI  \nThe PY25Q128HA  features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select \n(CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input \ndata is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.  \nDual SPI  \nThe PY25Q128HA  supports Dual SPI operation when using the “Dual Output  Fast Read ” and “Dual I/O  Fast \nRead ” (3BH  and BBH)  commands. These commands allow data to be transferred to or from the device at two \ntimes the  rate of the standard SPI.  When  using  the Dual SPI command , the SI and SO pins become \nbidirectional I/O pins: IO0 and IO1.  \nQuad SPI  \nThe PY25Q128HA  supports Quad SPI operation when using the  “Quad Output  Fast Read ”, “Quad I/O  Fast \nRead ” (6BH,  EBH)  commands.  These commands allow data to be transferred to or from the device at four \ntimes the rate of the standard SPI. When using the Quad  SPI command,  the SI and SO pins become \nbidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 andIO3. Quad SP I commands \nrequire the non -volatile Quad Enable bit (QE) in Status Register to be set.  \nQPI  \nThe PY25Q128HA  supports Quad Peripheral Interface (QPI) operations only when the device is switched from \nStandard/Dual/Quad SPI mode to QPI mode using  the “Enable  the QPI (38H) ” command.  The QPI mode \nutilizes all  four IO pins to input the command code. Standard /Dual/Qua d SPI mode and QPI mode are \nexclusive. Only one mode can be active at any given times. “Enable the QPI ( 38H) ”and “Disable the \nQPI(FFH )” commands  are used to switch between these two modes. Upon  power -up and after software reset  \nusing “” Reset  (99H )” comman d, the default state  of the device  is Standard/Dual/Quad SPI mode. The  QPI \nmode requires the  non-volatile Quad Enable bit (QE) in Status Register to be set.  \nSPI / QPI DTR Read Instructions  \nTo effectively improve the read operation throughput without increa sing the serial clock frequency, \nPY25Q128HA  introduces multiple DTR (Double Transfer Rate) Read instructions that support \nStandard/Dual/Quad SPI and QPI modes. The byte -long instruction code is still latched into the device on the \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 22 of 105 rising edge of the serial  clock similar to all other SPI/QPI instructions. Once a DTR instruction code is \naccepted by the device, the address input and data output will be latched on both rising and falling edges of \nthe serial clock.  \nSoftware Reset & Hardware RESET # pin  \nThe PY25Q 128HA  can be reset to the initial power -on state by a software Reset sequence, either in SPI mode \nor QPI mode. This sequence must include two consecutive commands: Enable Reset (66h) & Reset (99h). If \nthe command sequence is successfully accepted, the devi ce will take approximately 30uS (t Ready ) to reset. \nNo command will be accepted during the reset period.  \nThe PY25Q128HA  can also be configured to utilize a hardware RESET # pin. The HOLD/ RST bit in the \nConfigure Register is the configuration bit for HOLD # pin function or RESET # pin function. When \nHOLD/RST=0 (factory default), the pin acts as a HOLD # pin as described above; when HOLD/RST=1, the pin \nacts as a RESET # pin. Drive the RESET # pin low for a minimum period of 1us (tR LRH) will reset the device to \nits initial power -on state. Any on -going Program/Erase operation will be interrupted and data corruption may \nhappen. While RESET # is low, the device will not accept any command input.  \nIf QE bit is set to 1, the HOLD or RESET function will be disabled, the pin will become one of the four data I/O \npins.  \nHardware RESET # pin has the highest priority among all the input signals. Drive RESET # low for a minimum \nperiod of 1us (t RLRH ) will interrupt any on -going external/internal operations, regardless the status of other \nSPI signals (/CS, CLK, IOs, WP # and/or HOLD #).  \nNote s:  \n1.While a faster RESET # pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us \nminimum is recommended to ensure reliable operation.  \n2.There is an internal pull -up resi stor for the dedicated RESET # pin. If the reset function is not needed, this \npin can be left floating in the system.  \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 23 of 105 9 Hold Feature  \nHOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop \nthe operation o f write status registe r, programming, or erasing in progress.  \nThe operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin \nsignal while Serial Clock (SCLK)signal is being low (if Serial Clock signal is not being lo w, HOLD operation \nwill not start until Serial Clock signal being low).  \nThe HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock (SCLK) signal is being \nlow (if Serial Clock signal is not being lo w, HOLD operation will not end until S erial Clock being low).  \nFigure 9 -1 Hold Condition Operation  \nHOLD HOLD CS# \nSCLK \nHOLD# \n \nDuring the HOLD operation, the Serial Data Output (SO) is high impedance when H OLD# pin goes low and \nwill keep high impedance until Hold# pin goes high. The Serial Data Input (SI) is don\'t care if both Serial Clock \n(SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin goes high. If Chip \nSelect (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To  re-start \ncommunication with chip, the HOLD# must be at high and CS# must be at low.  \n \nNote: The HOLD feature is disabled during Quad I/O mode.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 24 of 105 10 Commands  \n10.1 Commands listing  \nFigure 10 -1 Command set  (Standard/Dual/Quad SPI)  \nCommands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function description  \nRead              \nFast Read Array  FREAD  0BH 3 8 1+ n bytes read out until CS# goes high  \nNormal Read Array  READ  03H 3 0 1+ n bytes read out until CS# goes high  \nRead Dual Output  DREAD  3BH 3 8 1+ n bytes read out by  Dual output  \nRead 2 IO 2READ  BBH 3 4(8) 1+ n bytes read out by 2IO  \nRead Quad Output  QREAD  6BH 3 8 1+ n bytes read out by Quad output  \nRead 4IO  4READ  EBH 3 6(10) 1+ n bytes read out by 4IO  \nRead Word 4IO  WREAD  E7H 3 4 1+ n bytes word read out by 4IO  \nProgram and Erase              \nSector Erase (4K bytes)  SE 20H 3 0 0 erase selected sector  \nBlock Erase (32K bytes)  BE32  52H 3 0 0 erase selected 32K block  \nBlock Erase (64K bytes)  BE D8H 3 0 0 erase selected 64K block  \nChip Erase  CE 60H/C7H 0 0 0 erase whole chip  \nPage Program  PP 02H 3 0 1+ program selected page  \nQuad page program  QPP  32H 3 0 1+ quad input to program selected page  \nProgram/Erase Suspend  PES 75H 0 0 0 suspend program/erase operation  \nProgram/Erase Resume  PER 7AH 0 0 0 continue program/erase operation  \nProtection              \nWrite Enable  WREN  06H 0 0 0 sets the write enable latch bit  \nWrite Disable  WRDI  04H 0 0 0 resets the write enable latch bit  \nVolatile SR /CR Write Enable  VWREN  50H 0 0 0 Write enable for volatile SR/CR  \nIndividual Block Lock  SBLK  36H 3 0 0 Individual block lock  \nIndividual Block Unlock d SBULK  39H 3 0 0 Individual block unlock  \nRead Block Lock Status  RDBLOCK  3DH 3 0 0 Read individual block lock register  \nGlobal Block Lock  GBLK  7EH 0 0 0 Whole chip block protect  \nGlobal Block Unlock  GBULK  98H 0 0 0 Whole chip block unprotect  \nSecurity              \nErase Security Registers  ERSCUR  44H 3 0 0 Erase security registers  \nProgram Security Registers  PRSCUR  42H 3 0 1+ Program security registers   \nRead Security Registers  RDSCUR  48H 3 8 1+ Read value of security register  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 25 of 105  Command set (Standard/Dual/Quad SPI)  \nCommands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function  \nStatus Register              \nRead Status Register  RDSR  05H 0 0 1 read out status register  \nRead Status Register -1 RDSR1  35H 0 0 1 Read out status register -1 \nRead Configure Register  RDCR  15H 0 0 1 Read out configure register  \nWrite Status Register  WRSR  01H 0 0 1-2 Write data to status registers and status \nregisters -1 \nWrite Status Register -1 WRSR 1  31H 0 0 1 Write data to status registers -1 \nWrite Configure Register  WRCR  11H 0 0 1 Write data to configuration  register  \nOther Commands              \nReset Enable  RSTEN  66H 0 0 0 Enable reset  \nReset  RST 99H 0 0 0 Reset  \nEnable QPI  QPIEN  38H 0 0 0 Enable QPI mode  \nRead Manufacturer/device ID  RDID  9FH 0 0 1 to 3  output JEDEC ID: 1 -byte manufacturer \nID & 2 -byte device ID  \nRead Manufacture ID  REMS  90H 3  1+ Read manufacturer ID/device ID data  \nDual Read Manufacture ID  DREMS  92H 3 4 1+ Dual output read manufacture/device \nID \nQuad Read Manufacture ID  QREMS  94H 3 6 1+ Quad output read manufacture/device \nID \nDeep Power -down  DP B9H 0 0 0 enters deep power -down mode  \nRelease Deep Power -\ndown/Read Electronic ID  RDP/RES  ABH 3 0 1 Read electronic ID data  \nSet burst length  SBL  77H 0 0 0 Set burst length  \nRead SFDP  RDSFDP  5AH 3 8 1+ Read SFDP parameter  \nRelease read enhanced   FFH    Release from read enhanced  \nRead unique ID  RUID  4BH 3 8 1+ Read unique ID  \n \nCommand set  (QPI Instructions)  \nCommands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function description  \nRead              \nFast read   0BH 3 10/4/6/8 1+ n bytes read out until CS# goes high  \nBurst Read with Wrap   0CH 3 10/4/6/8 1+ n bytes burst read with wrap by 4IO  \nRead Word 4x I/O   EBH 3 10/4/6/8 1+ n bytes read out by 4IO  \nProgram and Erase              \nPage Program  PP 02H 3 0 1+ program selected page  \nSector Erase (4K bytes)  SE 20H 3 0 0 erase selected sector  \nBlock Erase (32K bytes)  BE32  52H 3 0 0 erase selected 32K block  \nBlock Erase (64K bytes)  BE D8H 3 0 0 erase selected 64K block  \nChip Erase  CE 60H/C7H 0 0 0 erase whole chip  \nProgram/Erase Suspend  PES 75H 0 0 0 suspend program/erase operation  \nProgram/Erase Resume  PER 7AH 0 0 0 continue program/erase operation  \nProtection              \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 26 of 105 Commands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function description  \nWrite Enable  WREN 06H 0 0 0 sets the write enable latch bit  \nVolatile SR/CR Write Enable  VWREN  50H 0 0 0 Write enable for volatile SR/CR  \nWrite Disable  WRDI  04H 0 0 0 resets the write enable latch bit  \nIndividual Block Lock  SBLK  36H 3 0 0 Individual block lock  \nIndividual Block Unlock  SBULK  39H 3 0 0 Individual block unlock  \nRead Block Lock Status  RDBLOCK  3DH 3 0 0 Read individual block lock register  \nGlobal Block Lock  GBLK  7EH 0 0 0 Whole chip block protect  \nGlobal Block Unlock  GBULK  98H 0 0 0 Whole chip block unprotect  \nStatus Register              \nRead Status Register  RDSR  05H 0 0 1 read out status register  \nRead Status Register -1 RDSR1  35H 0 0 1 Read out status register -1 \nRead Configure Register  RDCR  15H 0 0 1 Read out configure register  \nWrite Status Register  WRSR  01H 0 0 1-2 Write data to status registers -0 and \nstatus registers -1 \nWrite Status Register -1 WRSR 1  31H 0 0 1 Write data to status registers -1 \nWrite Configure Register  WRCR  11H 0 0 1 Write data to configuration  register  \nOther Commands              \nDeep Power -down  DP B9H 0 0 0 enters deep power -down mode  \nRelease Deep Power -\ndown/Read Electronic ID  RDP/RES  ABH 3 0 1 Read electronic ID data  \nSet Read Parameters  SRP C0H 0 0 1 Set read dummy and wrap  \nRead Manufacture ID  REMS  90H 3  1+ Read manufacturer ID/device ID \ndata  \nRead Manufacturer/device \nID RDID  9FH 0 0 1 to 3  output JEDEC ID: 1 -byte \nmanufacturer ID & 2 -byte device ID  \nRead SFDP  RDSFDP  5AH 3 10/4/6/8  1+ Read SFDP parameter  \nDisable QPI   FFH    Release from read enhanced  \nReset Enable  RSTEN  66H 0 0 0 Enable reset  \nReset  RST 99H 0 0 0 Reset  \n \nCommand set ( DTR Instructions)  \nCommands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function description  \nDTR Fast Read  DTRFRD  0DH 3 6 1+ DTR n byte fast read out  \nDTR 2IO Read  2DTRD  BDH 3 6 1+ DTR n byte read out by 2IO  \nDTR 4IO Read  4DTRD  EDH 3 8 1+ DTR n byte read out by 4IO  \nCommand set ( DTR QPI Instructions)  \nCommands  Abbr.  Code  ADR  \nBytes  DMY  \nCycles  Data  \nBytes  Function description  \nDTR Burst Read with Wrap   0EH 3 8 1+ DTR n bytes burst read with wrap by 4IO  \nDTR Fast Read  DTRFRD  0DH 3 8 1+ DTR n byte fast read out  \nDTR 4IO Read  4DTRD  EDH 3 8 1+ DTR n byte fast read out  \nNOTE S: \n1. Dual Output data  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 27 of 105 IO0 = (D6, D4, D2, D0)  \nIO1 = (D7, D5, D3, D1)  \n2. Dual Input Address  \nIO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0  \nIO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1  \n3. Quad Output Data  \nIO0 = (D4, D0, …)  \nIO1 = (D5, D1, …)  \nIO2 = (D6, D2, …)  \nIO3 = (D7, D3,  …)  \n4. Quad  Input Address  \nIO0 = A20, A16, A12, A8, A4, A0, M4, M0  \nIO1 = A21, A17, A13, A9, A5, A1, M5, M1  \nIO2 = A22, A18, A14, A10, A6, A2, M6, M2  \nIO3 = A23, A19, A15, A11, A7, A3, M7, M3  \n5. Fast Read Quad I/O Data  \nIO0 = (x, x, x, x, D4, D0,  …)  \nIO1 = (x, x, x,  x, D5, D1,  …)  \nIO2 = (x, x, x, x, D6, D2,  …)  \nIO3 = (x, x, x, x, D7, D3,  …)  \n6. Fast Word Read Quad I/O Data  \nIO0 = (x, x, D4, D0,  …)  \nIO1 = (x, x, D5, D1,  …)  \nIO2 = (x, x, D6, D2,  …)  \nIO3 = (x, x, D7, D3,  …)  \n7. Fast Word Read Quad I/O Data: the lowest a ddress bit must be 0.  \n8. QPI Command, Address, Data input/output format:  \nIO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,  \nIO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1  \nIO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2  \nIO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3  \n9. Security Registers Address:  \nSecurity Register1: A23 -A16=00H, A15 -A9=000100, A9 -A0= Byte Address;  \nSecurity Register2: A23 -A16=00H, A15 -A9=001000, A9 -A0= Byte Address;  \nSecurity Register3: A23 -A16=00H, A15 -A9=001100, A9 -A0= Byte Address;  \n \n \n \n \n \n \n \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 28 of 105 10.2 Write Enable (WREN)  (06H)  \nThe Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like \nPP, QPP, SE, BE32K, BE, CE and WRSR,  WRSR1,  WRCR, ERSCUR, PRSCUR which are intended to \nchange the device content, should be set every time after the WREN instruction setting the WEL bit.  \nThe sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# \ngoes high.  \n \nFigure 10 -2 Write Enable (WREN) Sequen ce (Command 06 h) \nCommand 0 1 2 3 4 5 6 7 \n06H CS# \nSCLK \nSI \nSO High-Z \n \nFigure 10 -2a Write Enable (WREN) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n06H0     1\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 29 of 105 10.3 Write Disable (WRDI)  (04H)  \nThe Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.  \nThe sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes \nhigh.  \nThe WEL  bit is reset by following situations:  \n- Power -up \n- Write Disable (WRDI) instruction completion  \n- Write Status Register (WRSR /WRSR1/ WRCR ) instruction completion  \n- Page Program (PP) instruction completion  \n- Quod Page Program (QPP) instruction completion  \n- Sector Erase (SE) instruction completion  \n- Block Erase (BE32 K, BE ) instruction completion  \n- Chip Erase (CE) instruction completion  \n- Erase Security Register (ERS CUR) instruction completion  \n- Program Security Register (PRSCUR) instruction completion  \n- Reset (S oft Reset , Hard Reset) instruction completion  \n- Write Enable for Volatile Register  \n \nFigure 10 -3 Write Disable (WRDI) Sequence (Command 04 h) \nCommand 0 1 2 3 4 5 6 7 \n04H CS# \nSCLK \nSI \nSO High-Z \n \nFigure 10 -3a Write Disable (WRDI) Sequence ( QPI) \n \nCommand\n04H0     1CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) \n \n10.4 Write Enable for Volatile Register  (50H) \nThe non -volatile Status  Register  and Configure Register  bits can also be written to as volatile bits. This \ngives more flexibility to change the system configuration and memory protection schemes quickly without \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 30 of 105 waiting for the typical non -volatile bit write cycles or affecting the endurance of the Status Regis ter and \nConfigure Register  non-volatile bits. The Write Enable for Volatile Register command must be issued prior \nto a Write Status Register  or Write Configure  Register command , and any other commands cannot be \ninserted between them. The Write Enable for V olatile Register command will not set the Write Enable Latch, \nLB3, LB2 and LB1 bits, it is only valid for the Write Status Register or Write Configure  Register  command to  \nchange the volatile Register bit values.  \nThe sequence of issuing Write Enable for Volatile Register instruction is: CS# goes  low→  sending  Write \nEnable for Volatile Register instruction code→ CS# goes high.  \nFigure 10 -4 Write Enable for Volatile Register Sequence (Command 50 h) \nCS#\n \nSCLK  \n SI\n \nSO 0 1 2 3 4 5 6 7 \nHigh-ZCommand(50H)\n \nFigure 10 -4a Write Enable for Volatile Register Sequence ( QPI) \nCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD #(IO3)Command\n50H0     1\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 31 of 105 10.5 Read Status Register (RDSR)  (05H/35H)  \nThe RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time \n(even in program/erase/write status register condition). It is recommended to check the Write in Progress \n(WIP) bit before sending a new instruction when a program, erase, or write status register operation is in \nprogress. For command code “05H”, the SO will output Status Register bit s S7~S0. The command code \n“35H”, the SO will output Status Register bits S15~S8 .  \nThe sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status \nRegister data out on SO. The SIO [3:1] are "don\'t care".  \nFigure 10 -5 Read Sta tus Register (RDSR) Sequence (Command 05 h or 35 h) \nCommand 0     1    2     3    4    5    6    7    8    9    10  11  12  13  14  15   16  17  18   19  20   21  22   23  \n05Hor35H CS# \nSCLK \nSI \nSO High-Z \n7    6    5     4     3    2    1    0    7    6     5    4    3    2     1    0    7  \nMSB S7~S0 or S15~S8 out S7~S0 or S15~S8 out \nMSB \nFigure 10 -5a Read Status Register (RDSR) Sequence ( QPI) \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n05H or 35H0 1 2 3 4 5\n 4      0       4      0      4\n 5      1       5      1      5\n 6      2       6      2      6\n 7      3       7      3      7\nS7-S0 or S15-S8 out\nStatus Register  \nBIT S15 S14 S13 S12 S11 S10 S9 S8 \nDefinition  SUS CMP  LB3 LB2 LB1 EP_FAIL  QE SRP1  \nVolatile  RO N OTP OTP OTP RO N N \nDefault  0 0 0 0 0 0 0 0 \n \nBIT S7 S6 S5 S4 S3 S2 S1 S0 \nDefinition  SRP0  BP4 BP3 BP2 BP1 BP0 WEL  WIP \nVolatile  N N N N N N V RO \nDefault  0 0 0 0 0 0 0 0 \nNote:  \n1. RO=read only, N=non -volatile,  V= volatile . \nThe definition of the status register bits is as below:  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 32 of 105 WIP bit.  \nThe Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register \nprogress. When WIP bit sets to 1, means the device is busy in program/erase/write stat us register progress, \nwhen WIP bit sets 0, means the device is not in program/erase/write status register progress.  \nWEL bit.  \nThe Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the \ninternal Write Enable  Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status \nRegister, Program or Erase command is accepted.  \nBP4, BP3, BP2, BP1, BP0 bits.  \nThe Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non -volatile. They define the  size of the area to be \nsoftware protected against Program and Erase commands. These bits are written with the Write Status \nRegister (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the \nrelevant memory area (as defined in  Table “Protected Area Sizes” ). becomes  protected against Page Program \n(PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) \nbits can be written provided that the Hardware Protected mode has not been set. Th e Chip Erase (CE) \ncommand is executed, only if the Block Protect (BP4, BP3, BP2, BP1and BP0) are set to “None protected”.  \nSRP1, SRP0 bits.  \nThe Status Register Protect (SRP1 and SRP0) bits are non -volatile Read/Write bits in the status register. The \nSRP bits control the method of write protection: software protection, hardware protection, power supply lock -\ndown or one-time programmable protect ion \nSRP1  SRP0  WP#  Status Register  Description  \n0 0 x Software Protected  The Status Register and Configure Register can  be written \nto after a Write Enable command,  \n0 1 0 Hardware Protected  WP#=0, the Status Register and Configure Register  locked \nand cannot be written to.  \n0 1 1 Hardware Unprotected  WP#=1, the Status Register  and Configure Register  is \nunlocked and can be written to after a Write Enable  \n \n1 0 x Power Supply Lock -Down \n(1) Status Register and Configure Register  are protected and \ncannot be written to again until the next Power -Down, \nPower -Up cycle.  \n 1 1 x One Time Program ( 2) Status Register and Configure Register  are permanently \nprotected and cannot be written to.  \n NOTE:  \n1. When SRP1, SRP0= (1, 0), Only a Power -Down, Power -Up cycle  will change SRP1, SRP0 to (0, 0) state , not in clude \nsoft reset and hard reset.    \n2. This feature is available on special order. Please contact PUYA for details.  \nQE bit.  \nThe Quad Enable (QE) bit is a non -volatile Read/Write bit in  the Status Register that allows Quad operation. \nWhen the QE bit is set to 0 (Default) the WP# pin and HOLD# pin is enabled . When the QE pin is set to 1, the \nQuad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dua l SPI \noperation if the WP# or HOLD# pins are tied directly to the power supply or ground)  \nEP_FAIL  bit. \nThe Erase/Program Fail bit is a read only bit which shows the status of the last Program /Erase (PP, QPP, SE , \nBE32K,  BE, CE and ERSCUR, PRSCUR ) operation.  The bit will be set to "1"if the program /erase  operation \nfailed or interrupted by reset or the program /erase  region was protected. It will be automatically cleared to "0" \nif the next program /erase  operation succeeds. Please note that it will not interrupt  or stop any operation in the \nflash memory.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 33 of 105 LB3, LB2, LB1, bits.  \nThe LB3, LB2, LB1, bits are non -volatile One Time Program (OTP) bits in Status Register (S13 -S11) that \nprovide the write protect control and status to the Security Registers. The default stat e of LB3 -LB1are0, the \nsecurity registers are unlocked. The LB3 -LB1bitscan be set to 1 individually using the Write Register \ninstruction. The LB3 -LB1bits are One Time Programmable, once its set to 1, the Security Registers will \nbecome read -only permanently.   \nCMP bit  \nThe CMP bit is a non -volatile Read/Write bit in the Status Register(S14). It is used in conjunction the BP4 -BP0 \nbits to provide more flexibility for the array protection. Please see the table “Protected Area Size” for details. \nThe default setting  is CMP=0.  \nSUS bit \nThe SUS  bit is read only bit in the status register (S15) that is set to 1 after executing a Program/Erase \nSuspend (75H) command. The SUS bit is cleared to 0 by Program/Erase Resume (7AH) command and a \npower -down , power -up cycle , soft reset, hard reset . \n \n10.6 Read Configure  Register (RD CR) (15H)  \nThe RD CR instruction is for reading Configure  Register Bits. The Read Configure  Register can be read at any \ntime (even in program/erase/write status register condition).  \nThe sequence of issuing RD CR instruction is: CS# goes low→ sending RD CR instruction code→ Configure  \nRegister data out on SO.  The SIO [ 3:1] are "don\'t care".  \nFigure 10 -6 Read Status Register (RD CR) Sequence (Command 15h) \nCommand 0     1    2     3    4    5    6    7    8    9    10  11  12  13  14  15   16  17  18   19  20   21  22   23  \n15H CS# \nSCLK \nSI \nSO High-Z \n7    6    5     4     3    2    1    0    7    6     5    4    3    2     1    0    7  \nMSB Configure Register Out Configure Register Out \nMSB \nFigure 10 -6a Read Status Register (RD CR) Sequence ( QPI) \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n15H\n 4      0       4      0      4\n 5      1       5      1      5\n 6      2       6      2      6\n 7      3       7      3      7\nC7-C0 out0 1 2 3 4 5\n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 34 of 105 Configure Register  \nBIT Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 \nDefinition  HOLD/RST  DRV1  DRV0  Reserved  Reserved  WPS  DC DLP \nVolatile  N N N Reserved  Reserved  N V V \nDefault  0 0 0 0 0 0 0 0 \nNote:  \n1. N=non -volatile,  V= volatile . \nHOLD/RST  bit. \nThe HOLD/RST bit is a non-volatile  Read/Write bit in the Configure Register which is used to determine \nwhether /HOLD or /RESET function should be implemented on the hardware pin for 8 -pin packages.  When \nHOLD/RST=0 (factory default), the pin acts as /HOLD; when HOLD/RST=1, the pin acts as /RESET. However, \n/HOLD or /RESET functions are only available when QE=0. If QE is set to 1, the /HOLD and /RESET functions \nare disabled, the pin acts as a dedicated  data I/O pin.  \nDRV1 & DRV0  bit. \nThe DRV1 & DRV0 bits are non-volatile  Read/Write bits which are used to determine the output driver \nstrength for the Read operations.  \n \nDRV 1, DRV 0 Drive Strength  \n0,0 (default)  100%  \n0,1 50% \n1,0  75% \n1,1 150% \nWPS  bit. \nThe WPS bit is a non-volatile  Read/Write bit in the Configure  Register  which is used to select which Write \nProtect scheme should be used. When WPS=0 (default) , the device will use the combination of CMP, BP [ 4:0] \nbits to protect a specific area of the memor y array. When WPS=1, the device will utilize the Individual Block \nLocks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon \ndevice power on or after reset.  \nDC bit  \nThe Dummy Cycle (DC) bit is a volatile  bit. The Dummy Cycle (DC) bit  can be used to configure the number of \ndummy clocks for “SPI 2 X IO  Read ( BBH)” command,  “SPI 4X  I/O Read (EBH) ” command . \nTable Dummy Cycle Table  \n  DC1 Number of dummy \ncycles  Max Read Freq.  \nSPI \ncommand  BB SPI  0(default)  4 104MHz  \n1 8 133MHz  \nEB SPI  0(default)  6 104MHz  \n1 10 133MHz  \n \nDLP bit . \nThe DLP bit is Data Learning Pattern Enable bit, which is volatile writable by 11H command. For DTR Read \ncommands, a pre -defined “Data Learning Pattern ” can be used by the flash memory controller to determine \nthe flash data output timing on I/O pins. When DLP=1, in dummy cycles, the flash will output “00110100” Data \nLearning Pattern sequence on each of t he I/O pins. During this period, controller can fine tune the data \nlatching timing for each I/O pins to achieve optimum system performance. DLP=0 (default)  will disable the \nData Learning Pattern output.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 35 of 105 10.7 Write Status Register (WRSR)  (01H/31H)  \nThe Write Stat us Register (WRSR) command allows new values to be written to the Status Register. Before it \ncan be accepted, a Write Enable (WREN) command must previously have been executed. After the Write \nEnable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).  \nThe Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. \nCS# must be driven high after the eighth or sixteen bits of the data byte has been latched in. If not, the Write \nStatu s Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the \nS15~S8  bits will keep  the previous  value . As soon as CS# is driven high, the self -timed Write Status Register \ncycle (whose duration is tW ) is initiated. While the Write Status Register cycle is in progress, the Status \nRegister may still be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) \nbit is 1 during the self -timed Write Status Register cycle, and i s 0 when it is completed. When the cycle is \ncompleted, the Write Enable Latch (WEL) is reset.  \nThe Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, \nBP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read -only, as defined in \nTable1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register \nProtect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Regi ster Protect \n(SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected \nMode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is \nentered.  \nThe sequence of issuing WRSR i nstruction is: CS# goes low→ sending WRSR instruction code→ Status \nRegister data on SI→CS# goes high.  \nThe CS# must go high exactly at the 8 bits  or 16 bits data boundary; otherwise, the instruction will be rejected \nand not executed. The self -timed Write St atus Register cycle time (tW) is initiated as soon as Chip Select \n(CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is \nin progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status  Register Cycle is completed, \nand the Write Enable Latch (WEL) bit is reset.  \nFor compatibility  with the old product , both 01H command followed by 2 bytes data and 31H command can \nallows new values to be written to the Status Register -1. \nFigure 10 -7 Write  Status Register (WRSR) Sequence (Command 01 h or 31 h) \nCommand01234567\n01H or 31HCS#\nSCLK\nSI\nSOHigh-Z89    10    11   12  13   14   15   \nMSB7654321Status Register0/1 in\n0\n \n \n \n \n \n \n \n \nFigure 10 -7a Write Status Register (WRSR) Sequence ( QPI) \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 36 of 105 \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n01H or 31H0      1      2       3     \n 4      0    \n 5      1   \n 6      2   \n 7      3    \nStatus Register0/1 \nFigure 10 -8 Write Status Register (WRSR) Sequence (Command 01, 2 bytes data)  \nCommand  0 1 2 3 4 5 6 7 \n01H CS# \nSCLK \nSI \nSO High-Z 8 9    10    11   12  13   14   15   16   17   18   19   20    21   22   23  \nMSB 7 6 5 4 3 2 1 0    15   14   13   12   11   10    9  Status Register -0 \n8 Status Register -1\n \nFigure 10 -8a Write Status Register (WRSR) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n01H0      1      2       3      4      5\n 4      0     12      8\n 5      1     13      9\n 6      2     14    10\n 7      3     15    11   \nStatus Register in\n \n \n10.8 Write Configure  Register (WR CR) (11H)  \nThe Write Configure  Register (WR CR) command allows new values to be written to the Configure  Register. \nBefore it can be accepted, a Write Enable (WREN) command must previously have been executed. After the \nWrite Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch \n(WEL).  \nThe sequence of issuing WR CR instruc tion is: CS# goes low→ sending WR CR instruction code→ Configure  \nRegister data on SI→CS# goes high.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 37 of 105 The CS# must go high exactly at the 8 bits data boundary; otherwise, the instruction will be rejected and not \nexecuted. The self -timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes \nhigh. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in \nprogress. The WIP sets 1 during the tW timing, and sets 0 when Write Configure  Register C ycle is completed, \nand the Write Enable Latch (WEL) bit is reset.  \nFigure 10 -8 Write Configure  Register (WR CR) Sequence (Command 11h) \nCommand 0 1 2 3 4 5 6 7 \n11H CS# \nSCLK \nSI \nSO High - Z 8 9    10    11   12  13   14   15   \nMSB 7 6 5 4 3 2 1 0 Configure Register in \n \n \n \nFigure 10 -8a Write Configure  Register (WR CR) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0)  \nSO(IO1)  \nWP#(IO2)  \nHOLD#(IO3)  Command\n11H0      1      2       3    \n 4      0     \n 5      1    \n 6      2     \n 7      3      \nConfigure Register in\n \n10.9 Read Data Bytes (READ)  (03H)  \nThe read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out \non the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The \naddress is automatically increased to the next higher address after each byte data is shifted out, so the whole \nmemory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest \naddress has been reached.  \nThe sequence of issu ing READ instruction is: CS# goes low→ sending READ instruction code→ 3 -byte \naddress on SI→ data out on SO→ to end READ operation can use CS# to high at any time during data out.  \n \n \n \n \nFigure 10 -9 Read Data Bytes (READ) Sequence (Command 03 h) \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 38 of 105 \nCommand 0 1 2 3 4 5 6 7 \n03H CS# \nSCLK \nSI \nSO High - Z 8  9   10 28   29   30   31   32   33   34  35   36   37   38   39  \nMSB 3 2 1 0  \n23    22   21 \nMSB 7 6 5 4 3 2 1 0 24-bit address \nData Out1 Data Out2  \n \n10.10  Fast Read  (FREAD ) (0BH)  \nThe FAST  READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, \nand data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte \ncan be at any location. The address is automatically increased to the next higher address after each byte data \nis shifted out, so the whole memory can be read out at a single FREAD instruction. The address counter rolls \nover to 0 when the high est address has been reached.  \nThe sequence of issuing FREAD instruction is: CS# goes low→ sending FREAD instruction code→3 -byte \naddress on SI→ 1 -dummy byte address on SI→ data out on SO→ to end FREAD operation can use CS#  to \nhigh at any time during data out.  \nWhile Program/Erase/Write Status Register cycle is in progress, FREAD instruction is rejected without any \nimpact on the Program/Erase/Write Status Register current cycle.  \nFast Read  in QPI mode  \nThe Fast  Read command is al so supported in QPI mode. In QPI mode, the number of dummy clocks is \nconfigured by the “Set Read Parameters (C0H)” command to accommodate a wide range application with \ndifferent needs for either maximum Fast Read frequency or minimum data access latency. D epending on the \nRead Parameter Bits P [5:4] setting, the number of dummy clocks can be configured as either 4/6/8.  \nFigure 10 -10 Fast Read  (FREAD ) Sequence (Command 0B h) \n \nCommand 0 1 2 3 4 5 6 7 \n0BH CS# \nSCLK \nSI \nSO High - Z 8  9   10 28   29   30   31 \n3 2 1 0 23   22    21 24-bit address \nMSB   \n6 5 4 3 2 1 0 Data Out1   \n7 6 5 4 3 2 1 0 7 \n6 5 7 Data Out2 CS# \nSCLK \nSI \nSO \nMSB DummyByte 32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47   48   49\n \n \nFigure 10 -10a Fast Read  Sequence ( QPI) \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 39 of 105 \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n0BH  A23-16     A15-8       A7-0                 Dummy*    IO switch from \ninput to output\n Byte1      Byte2*“Set Read Parameters” command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                                         4      0      4      0      4\n21    17    13     9      5      1                                         5      1      5      1      5\n22    18    14    10     6      2                                         6      2      6      2      6      \n23    19    15    11     7      3                                         7      3      7      3      70      1      2      3      4       5      6      7      8      9                17    18    19    20    21 \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 40 of 105 10.11  DTR Fast Read ( DTR_FREAD)  (0DH)  \nThe DTR Fast Read instruction is similar to the Fast Read instruction except that the 24 -bit address input and \nthe data output require DTR (Double Transfer Rate) operation. This is accomplished by adding six “dummy” \nclocks after the 24 -bit address. The dummy clocks al low the devices internal circuits additional time for setting \nup the initial address. During the dummy clocks the data value on the DO pin is a “don’t care”.  \nFigure 10 -11 DTR Fast Read  Sequence ( Command 0D h) \n   \n  \nHigh Impedance 24-Bit Address 17 18 19 9 10 8 7 6 5 4 3 1 2 0 \n    5      4       3      2       1       0\n   \n 23    22    21    20    19    18\n \n19 20 21 22 23 24 25 26 27 28 29\n 30 31 32 33 34 35 36 37 38 \n6 Dummy Clocks \n  0\n \n     \n   High Impedance Data Out 3 Data Out 2 Data Out 1   0DHCommandCS#\nSCLK\nSI\nSO\nCS#\nSCLK\nSI\nSO D7D6D5D4D3D2D1D0D7D6D5D4D3D2D1D0D7D6D5D4D3D2D1D0\n \nDTR Fast Read in QP I Mode  \nThe DTR Fast Read instruction is also supported in QPI mode.  \nFigure 10 -11a DTR Fast Read  Sequence ( QPI) \n  \n  0  1  2 3  4 5  12  13 14 \nCommand\n0Dh\n A23-16 A15-8 A7-0 Ios switch from \ninput to output \n 20  16  12 8 4 0 4 0 4 0 4 \n21  17  13  9 5 1 5 1 5 1 5 \n22  18  14 10 6 2 6 2 6 2 6 \n23 19 15 11 7 3 7 3 7 3 \n 7    8 Dummy Clocks   \n \n \n \n \n \nCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD #(IO3)\nByte 1 Byte 2 Byte 3\n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 41 of 105 10.12  Dual Read (DREAD)  (3BH)  \nThe DREAD instruction enables double throughput of Serial NOR Flash in read mode. The address is latched \non rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of \nSCLK at a maximum frequency fT. The firs t address byte can be at any location. The address is automatically \nincreased to the next higher address after each byte data is shifted out, so the whole memory can be read out \nat a single DREAD instruction. The address counter rolls over to 0 when the hi ghest address has been \nreached. Once writing DREAD instruction, the following data out will perform as 2 -bit instead of previous 1 -bit. \nThe sequence of issuing DREAD instruction is: CS# goes low → sending DREAD instruction → 3-byte \naddress on SI → 8-bit du mmy cycle → data out interleave on SIO1 & SIO0 → to end DREAD operation \ncan use CS# to high at any time during data out.  \nWhile Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any \nimpact on the Program/Erase/W rite Status Register current cycle.  \nFigure 10 -12 Dual Read Mode Sequence (Command 3B h) \nCommand 0 1 2 3 4 5 6 7 \n3BH CS# \nSCLK \nSI \nSO High - Z 8  9   10 28   29   30   31 \n3 2 1 0 23    22   21 24-bit address \nMSB  \n5 3 1 7 5 3 1 Data Out1  \n7 Data Out2 CS# \nSCLK \nSI \nSO \nMSB Dummy Clocks \n4 2 0 6 4 2 0 6 6 \n7 32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 42 of 105 10.13  2IO Read (2READ)  (BBH) \nThe 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is \nlatched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling \nedge of SCLK at a maximum frequency fT. The f irst address byte can be at any location. The address is \nautomatically increased to the next higher address after each byte data is shifted out, so the whole memory \ncan be read out at a single 2READ instruction. The address counter rolls over to 0 when the  highest address \nhas been reached.  \nOnce writing 2READ instruction, the following address/dummy/data out will perform as 2 -bit instead of \nprevious 1 -bit. \nThe sequence of issuing 2READ instruction is: CS# goes low→ sending 2READ instruction→ 24 -bit address \ninterleave  on SIO1 & SIO0→ 8 -bit dummy cycle on SIO1 & SIO0→ data out interleave on SIO1 & SIO0→ to \nend 2READ operation can use CS# to high at any time during data out.  \nWhile Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any \nimpact  on the Program/Erase/Write Status Register current cycle.  \nFigure 10 -13 2IO Read Sequence (Command BB h M5-4 ≠ (1,0))  \nCommand 0 1 2 3 4 5 6 7 \nBBH\n CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  \n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 \nA23-16 A15-8 A7-0\n M7-0/dummy \nCS# \n23  24   25  26  27  28   29  30  31  32  33  34   35  36  37   38  39  \nSI(IO0) \nSO(IO1) 6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 SCLK \n6 \n7 \nByte1 Byte2 Byte3 Byte4  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23\nNote s: \n1. M [5 -4] = (1,0) is inhibited.  \n2. DC bit can set the number of dummy clocks.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 43 of 105 2IO Continuous  Read  \n“BBh” command supports 2IO Continuous Read  which can further reduce command overhead through setting \nthe “Continuous Read Mode” bits (M7 -0) after  the input 3 -byte address (A23 -A0). If the “Continuous Read \nMode” bits (M5 -4) = (1, 0), then the next 2IO Read command (after CS# is raised and then lowered) does not \nrequire the BBH command code.  \nIf the “Continuous Read Mode” bits (M5 -4) do not equal (1,  0), the next command requires the first BBH \ncommand code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used \nto reset (M5 -4) before issuing normal command.  \nFigure 10 -13a 2IO Continue Read (M5 -4 = (1,0))  \n0 1 2 3 4 5 6 7 CS# \nSCLK 8  9   10  11  12  13   14  15  16  17  18   19  20  21   22  23  \n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 \nA23-16 A15-8 A7-0\n  \n SI(IO0)\nSO(IO1)Command 0 1 2 3 4 5 6 7 \nBBH\n CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  \n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 \nA23-16 A15-8 A7-0\n  \nCS# \n23  24   25  26  27  28   29  30  31  32  33  34   35  36  37   38  39  \nSI(IO0) \nSO(IO1) 6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 SCLK \n6 \n7 \nByte1 Byte2 Byte3 Byte4  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23\n6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 \nByte1 Byte2  \n6 \n7 M7-0/dummy\nM7-0/dummy\nNote s: \n   1. 2IO Continue Read, if M5 -4 = 1, 0. If not using Continue Read  recommend to set M5 -4 ≠ 1, 0.  \n   2. DC bit can set the number of dummy clocks.  \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 44 of 105 10.14  DTR 2IO Read (DTR_ 2READ ) (BDH) \nThe DTR 2IO Read  (BDh ) instruction allows for improved random access while maintaining two IO pins, IO0 \nand IO1. It is similar to the DREAD  (3Bh) instruction but with the capability to input the Address bits (A23 -0) \ntwo bits per clock. This reduced instruction overhead may all ow for code execution (XIP) directly from the Dual \nSPI in some applications.  \nFigure 10 -14 DTR 2IO Read Sequence (Command BDh M5-4 ≠ (1,0))  \n \n        \n     \n   \n \n M7-0 A7-0 A15-8  A23-16    \n  \n27 26 25 24  23  22  21  20  19  18  17  16  15  15 14 13 12  11  10  9 8 0 1 2 3 4 5 6 7 \nByte 4 Byte 2  Byte 1 317 75  7  5  3  1  7  5  3  1  7  5  3  1\n   Byte  3  1 \n  \n    6  4 2  0  6  4  2  0   4  2  0 6 4 20 6  0 \n  \n    Ios switch from \ninput to output \n    222018161412108\n 232119171513119 \n     BDH\n CS#\nSCLK\nSI\nSO\nCS#\nSCLK\nSI\nSO753175316420 6420\n6Command\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 45 of 105 DTR 2IO Continuous Read  \nThe BDh instruction supports Continuous Read Mode which can further  reduce overhead through setting the \n"continuous  Read Mode" bits (M7-0) after the input 3 -byte address (A23 -A0). If the “Continuous Read Mode” \nbits (M5 -4) = (1, 0), then the next Read command (after CS# is rais ed and then lowered) does not require the \nBDH command code.  \nIf the “Continuous Read Mode” bits (M5 -4) do not equal (1, 0), the next command requires the first B DH \ncommand code, thus returning to normal operation. It is recommended to input FFFFh on IO0 for  the next \ninstruction (16  clocks), to ensure M4 = 1 and return the device to normal operation . \nFigure 10 -14a DTR 2IO Continuous Read  Sequence (Command BD M5-4 = (1,0))  \n \n \n         \n     \n        \n \n M7-0 A7-0 A15-8 A23-16   \n  \n19 18 17 16 15 14 13 12 11 10 9 8 7 7 6 5 4 3 2 1 0 \nByte 4 Byte 2 Byte 1 3 1 7 7 5 \n 7 5 3 1 7 5 3 1 7 5 3 1 \n   Byte  3 1 \n  \n    6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 6 0 \n  \n    Ios switch from \ninput to output \n    22 20 18 16 14 12 10 8 6 4 2 0 6 4 2 0\n 23 21 19 17 15 13 11 9 7 5 3 1 7 5 3 1 \n      CS#\nSCLK\nSI\nSO\nCS#\nSCLK\nSI\nSO\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 46 of 105 10.15  Quad Read (QREAD)  (6BH) \nThe QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of \nstatus  Register must be set to "1" before sending the QREAD instruction. The address is latched on rising \nedge of  SCLK, and data of every four bits (in terleave on 4 I/O pins) shift out on the falling edge of SCLK at a \nmaximum frequency fQ. The first address byte can be at any location. The address is automatically increased \nto the next higher address after each byte data is shifted out, so the whole memo ry can be read out at a single \nQREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once \nwriting QREAD instruction, the following data out will perform as 4 -bit instead of previous 1 -bit. \nThe sequence of issuing  QREAD instruction is: CS# goes low → sending QREAD instruction → 3 -byte \naddress on  SI → 8-bit dummy cycle → data out interleave on SIO3, SIO2, SIO1 & SIO0 → to end QREAD \noperation can use CS# to high at any time during data out.  \nWhile Program/Erase/Write St atus Register cycle is in progress, QREAD instruction is rejected without any \nimpact on the Program/Erase/Write Status Register current cycle.  \nFigure 10 -15 Quad Read Sequence (Command 6B h) \nCommand 0 1 2 3 4 5 6 7 \n6BH CS# \nSCLK \nSI(IO0) \nSO(IO1) High-Z 8  9    10 28   29   30   31 \n3 2 1 0 23    22   21 24-Bit address \n32   33   34   35   36   37   38   39   40   \n1 5 1 5 1 5 1 \nByte1    Byte2     Byte3    Byte4   41   42   43   44   45   46   47   \n5 Dummy Clocks \n0 4 0 4 0 4 0 4 4 \n5 WP#(IO2) High-Z \nHOLD#(IO3) High-Z \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 2 6 2 6 2 6 2 6 6 \n3 7 3 7 3 7 3 7 7 \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 47 of 105 10.16  4IO Read (4READ)  (EBH) \nThe 4READ instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of \nstatus Register must be set to "1" before sending the 4READ instruction. The address is latched on rising \nedge of SCLK, and data of every four bits (in terleave on 4 I/O pins) shift out on the falling edge of SCLK at a \nmaximum frequency fQ. The first address byte can be at any location. The address is automatically increased \nto the next higher address after each byte data is shifted out, so the whole memo ry can be read out at a single \n4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once \nwriting 4READ instruction, the following address/dummy/data out will perform as 4 -bit instead of previous 1 -\nbit. \nThe seque nce of issuing 4READ instruction is: CS# goes low → sending 4READ instruction → 24-bit address \ninterleave on SIO3, SIO2, SIO1 & SIO0 →2+4 dummy cycles →data out interleave on SIO3, SIO2, SIO1 & \nSIO0→ to end 4READ operation can use CS# to high at any time durin g data out.  \nWhile Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any \nimpact on the Program/Erase/Write Status Register current cycle.  \nFigure 10 -16 4IO Read Sequence (Command EB h M5-4 ≠ (1,0))  \nCommand 0 1 2 3 4 5 6 7 \nEBH CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23  \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0 M7-0 6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \nDummy Byte1    Byte2 \n \nNote s: \n1. Hi-impedance is inhibited for the two clock cycles.  \n2. M [5 -4] = (1,0) is inhibited.  \n3. DC bit can set the number of dummy clocks.  \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 48 of 105 4IO Read  in QPI mode  \nThe 4READ  instruction is also supported in QPI mode. When QPI m ode is enabled, the number of dummy \nclocks is configured by the “Set Read Parameters (C0h)” instruction to accommodate a wide range of \napplications with different needs for either maximum Fast Read frequency or minimum data access latency. \nDepending on the  Read Parameter Bits P [5:4] setting, the number of dummy clocks can be configured as \neither 4,6, 8 or 10. The default number of dummy clocks upon power up or after a Reset instruction is 2. In \nQPI mode, the “Continuous Read Mode” bits M7 - 0 are also considered as dummy clocks. In the default \nsetting, the data output will follow the Continuous Read Mode bits immediately.  \n“Continuous Read Mode” feature is also available in QPI mode for 4IO Read  instruction. Please refer to the \ndescription on next pages.  \n“Wrap Around” feature is not available in QPI mode for 4IO Read  instruction. To perform a read operation with \nfixed data length wrap around in QPI mode, a dedicated “Burst Read with Wrap” (0Ch) instruction must be \nused.  \nFigure 10 -16a 4IO Read in QPI mode Sequence ( QPI M5-4 ≠ (1,0))  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\nEBH A23-16     A15-8       A7-0         M7-0  IO switch from \ninput to output\n Byte1      Byte2*“Set Read Parameters” command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0       4      0                        4      0      4      0      4\n21    17    13     9      5      1       5      1                        5      1      5      1      5\n22    18    14    10     6      2       6      2                        6      2      6      2      6      \n23    19    15    11     7      3       7      3                        7      3      7      3      70      1      2      3      4       5      6      7      8      9                17    18    19    20    21\nDummy*  \n \nNote:  \n1. Hi-impedance is inhibited for the two clock cycles.  \n2. M [5 -4] = (1,0) is inhibited.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 49 of 105 4IO Continuous Read  \n“EBh” command supports 4IO Continuous Read  which can further reduce command overhead through setting \nthe “Continuous Read Mode” bits (M7 -0) after the input 3 -byte address (A23 -A0). If the “Continuous Read \nMode” bits (M5 -4) = (1, 0), then the next 4IO Read command (after CS# is raised and then lowe red) does not \nrequire the EBH command code.  \nIf the “Continuous Read Mode” bits (M5 -4) do not equal (1, 0), the next command requires the first EBH \ncommand code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used \nto rese t (M5 -4) before issuing normal command.  \nFigure 10 -16b 4IO Continuous Read Sequence ( M5-4 = (1,0))  \nCommand 0 1 2 3 4 5 6 7 \nEBH CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23  \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0 M7-0 6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \nDummy Byte1    Byte2 \n0 1 2 3 4 5 6 7 CS# \nSCLK 8  9    10   11   12  13   14   15  \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 \n5 \n6 \n7 \n M7-0 Dummy Byte1    Byte2 A23-16A15-8A7-0\nNote:  \n1. 4IO Continuous Read Mode, if M5 -4 = 1, 0. If not using Continuous Read  recommend to set M5 -4 ≠ 1, 0.  \n2. DC bit can set the number of dummy clocks.  \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 50 of 105 10.17  Set Burst Read (77H)  \nThe Set Burst with Wrap command is used in conjunction with “4IO Read  (EBH) ”, “DTR 4IO Read (EDH) ”, “4IO \nWord Read (E7H)”  command s to access a fixed length of 8/16/32/64 -byte section within a 256 -byte page,  in \nstandard SPI mode.  \nThe Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send \n24 dummy bits→ Send 8 bits “Wrap bits” → CS# goes high.  \n \nW6, W5 W4=0  W4=1 (default)  \nWrap Around  Wrap Length  Wrap Around  Wrap Length  \n0,0 Yes 8-byte No N/A \n0,1 Yes 16-byte No N/A \n1,0 Yes 32-byte No N/A \n1,1 Yes 64-byte No N/A \nIf the W6 -W4 bits are set by the Set Burst with Wrap command, all the following “4IO Read (EBH)”, “ DTR 4IO \nRead (EDH) ”, “4IO Word Read (E7H)” command s will use the W6 -W4 setting to access the 8/16/32/64 -byte \nsection within any page. To exit the “Wrap Around” function and return to normal read operation, another Set \nBurst with Wrap command should be issued to set W4=1.  \nFigure 10 -17 Set Burst Read (SBL) Sequence (Command 77 h) \nCommand01234567\n77HCS#\nSCLK\nSI(IO0)\nSO(IO1)8 9    10  11   12   13   14   15   \nXXXXXX4X\nXXXXXX5X\nW6-W4XXXXXX6X\nXXXXXXXXWP#(IO2)\nHOLD#(IO3)\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 51 of 105 10.18  DTR 4IO Read  (DTR_ 4READ)  (EDH)  \nThe DTR 4IO Read  (EDh) instruction is similar to the DTR 2IO Read  (BDh) instruction, except that address \nand data bits are input and output through four pins IO0, IO1, IO2 and IO3 and1 byte “Continuous Read \nMode ” data(M7 -0) and 7  Dummy clocks are required in SPI mode prior to the data ou tput. The Quad I/O \ndramatically reduce s instruction overhead allowing faster random access for code execution (XIP) directly \nfrom the Quad SPI. The Quad Enable bit (QE) of Status Register -2 must be set to enable the DTR 4IO Read  \nInstruction.  \nFigure 10 -18 DTR 4IO Read Mode Sequence (Command E Dh M5-4 ≠ (1,0))  \nNote s: \n1. Hi-impedance is inhibited for the mode  clock cycles.  \n2. M [5 -4] = (1,0) is inhibited.  \n \nDTR 4IO Continuous Read  \nThe DTR 4IO Read instruction can further reduce instruction overhead through setting the “Continuous Read \nMode” bits (M7 -0) after the input Address bits (A23/A31 -0). The upper nibble of the (M7 -4) controls the length \nof the next DTR 4IO Read instruction through the in clusion or exclusion of the first byte instruction code. The \nlower nibble bits of the (M3 -0) are don’t care (“x”). However, the IO pins should be high -impedance prior to the \nfalling edge of the first data out clock.  \nIf the “Continuous Read Mode” bits M5 -4 = (1,0), then the next DTR 4IO Read instruction (after /CS is raised \nand then lowered) does not require the E Dh instruction code. This reduces the instruction sequence by eight \nclocks and allows the Read address to be immediately entered after /CS is asser ted low. If the “Continuous \nRead Mode” bits M5 -4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) \nrequires the first byte instruction code, thus returning to normal operation. It is recommended to input \nFFh/3FFh on IO0 for  the next instruction (8/10 clocks), to ensure M4 = 1 and return the device to normal \noperation.  \n  \nCommand01234567\nEDHCS#\nSCLK\nSI(IO0)\nSO(IO1)8 \n40404040 4040\n51515151 5151\nA23-16A15-8A7-0 M7-062626262 6262\n3737373 7373WP#(IO2)\nHOLD #(IO3)4\n5\n6\n7\n7Dummy \nclocks Byte 1    Byte27IO switch from \ninput to output9 10 11 12 1718 19 20\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 52 of 105 Figure 10 -18a DTR 4IO Continuous Read Mode Sequence (Command E Dh M5-4 = (1,0))  \nCS#\nSCLK\nSI(IO0)\nSO(IO1)0 \n40404040 4040\n51515151 5151\nA23-16A15-8A7-0 M7-062626262 6262\n3737373 7373WP#(IO2)\nHOLD #(IO3)4\n5\n6\n7\n7Dummy \nclocks Byte 1    Byte27IO switch from \ninput to output1 2 3 4 10 11 12\nByte3\n \nNote s: \n1. Hi-impedance is inhibited for the mode clock cycles.  \n2. DTR 4IO Continuous Read Mode, if M5 -4 = 1, 0. If not using Continuous Read  recommend to set M5 -4 ≠ 1, \n0. \n \nDTR 4IO Read  with “8/16/32/64 -Byte Wrap Around” in Standard SPI mode  \nThe DTR 4IO Read  instruction can also be used to access a specif ic portion within a page by issuing a “Set \nBurst Read ” (77h) command prior to EDh. The “Set Burst Read ” (77h) command can either enable or disable \nthe “Wrap Around” feature for the following EDh commands. When “Wrap Around” is enabled, the data being \nacces sed can be limited to either an 8, 16, 32 or 64 -byte section of a 256 -byte page. The output data starts at \nthe initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64 -byte \nsection, the output will wrap around to the beginning boundary automatically until /CS is pulled high to \nterminate the command.  \nThe Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill \nthe cache afterwards within a fixed length (8/16/32/64 -byte) of data without issuing multiple read commands. \nThe “Set Burst Read ” instruction allows three “Wrap Bits”, W6 -4 to be set. The W4 bit is used to enable or \ndisable the “Wrap Around” operation while W6 -5 are used to specify the length of the wrap aroun d section \nwithin a page.  \nDTR 4IO Read (EDh) in QPI Mode  \nThe DTR 4IO Read instruction is also supported in QPI mode. In QPI mode, the “Continuous Read Mode” bits \nM7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous \nRead Mode bits immediately.  \n“Continuous Read Mode” feature is also available in QPI mode for Fast Read Quad I/O instruction.  \n“Wrap Around” feature is not available in QPI mode for DTR 4IO Read  instruction. To perform a read \noperation with f ixed data length wrap around in QPI mode, a dedicated “Burst Read with Wrap” (0Ch) \ninstruction must be used.  \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 53 of 105 Figure 10 -18b DTR 4IO Read Mode Sequence ( QPI EDh M5-4 ≠ (1,0))  \nCS#\nSCLK\nSI(IO0)\nSO(IO1)0  \n40404040 4040\n51515151 5151\nA23-16A15-8A7-0 M7-062626262 6262\n3737 373 7373WP#(IO2)\nHOLD #(IO3)4\n5\n6\n7\n7Dummy \nclocks Byte 1    Byte27IO switch from \ninput to output1 2 3 4 12 13 14\nByte35 6\nCommand\nEDH\n \nNote s: \n1. Hi-impedance is inhibited for the two clock cycles.  \n2. M [5 -4] = (1,0) is inhibited.  \n \n10.19  4IO Word Read (E7H) \nThe 4IO Word Read command is similar to  the 4 IO Read command except that the lowest  address bit (A0) \nmust equal 0 and only 2 -dummy clock. The first byte addressed can be at any location. The address is \nautomatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable \nbit (QE) of Status Register (S9) must be set to enable for the 4IO Word read command.  \n \nFigure 10 -19 4IO Word Read Sequence ( M5-4 ≠ (1,0))  \nCommand 0 1 2 3 4 5 6 7 \nE7H CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0 M7-0 6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \nDummy Byte1    Byte2 \n \n \n4IO Word Read with “Continuous  Read Mode”  \nThe 4IO Word Read command can further reduce command overhead through setting the “Continuous Read \nMode” bits (M7 -0) after the input 3 -byte address (A23 -A0). If the “Continuous Read Mode” bits (M5 -4) = (1, 0), \nthen the next 4IO Word Read command (after CS# is r aised and then lowered) does not require the E7H \ncommand code. If the “Continuous Read Mode” bits (M5 -4) do not equal to (1, 0), the next command requires \nthe first E7H command code, thus returning to normal operation. A “Continuous Read Mode” Reset comman d \ncan be used to reset (M5 -4) before issuing normal command.  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 54 of 105 Figure 10 -19a 4IO Word Read Sequence ( M5-4 = (1,0))  \nCommand 0 1 2 3 4 5 6 7 \nE7H CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0 M7-0 6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \nDummyByte1    Byte2 \n0 1 2 3 4 5 6 7 CS# \nSCLK 8  9    10   11   12  13   \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 4 \n5 \n6 \n7 \n M7-0 Dummy  Byte1    Byte2 A23-16A15-8A7-0\n \n4IO Word Read with “8/16/32/64 -Byte Wrap Around “in  Standard SPI mode  \nThe 4IO Word Read command can be used to acc ess a specific portion within a page by issuing “Set Burst \nwith Wrap” ( 77H) commands prior  to E7H. The “Set Burst with Wrap” ( 77H) command can  either enable or \ndisable the “Wrap Around “feature  for the following E7H commands. When “Wrap Around “is  enabled, the data \nbeing accessed can be limited to either an8/16/32/64 -byte section of a 256 -byte page. The output data starts \nat the  initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64 -byte \nsection, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate \nthe command.  \nThe Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill \nthe cache afterwards within a fixed le ngth (8/16/32/64 -byte) of data without issuing multiple read commands. \nThe “Set Burst with Wrap “command  allows three “Wrap Bits” W 6-W4 to be set. The W4 bit is used to enable \nor disable the “Wrap Around “operation  while W6 -W5 issued  to specify the length of the wrap  around section \nwithin  a page.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 55 of 105 10.20  Set Read Parameters(C0 H) \nIn QPI mode, to accommodate a wide range of applications with different needs for either maximum read \nfrequency or minimum data access latency, “Set Read Parameters (C0h)” instruction ca n be used to configure \nthe number of dummy clocks for “Fast Read (0Bh)”, “ 4IO Read (EBh)” , “Burst Read with Wrap (0Ch)” ,“Read \nSFDP Mode (5Ah) ”instructions, and to configure the number of bytes of “Wrap Length” for the “Burst Read \nwith Wrap (0Ch)” , “DTR Burst Read with Wrap (0 EH)” instruction . \nIn Standard SPI mode, the “Set Read Parameters (C0h)” instruction is not accepted. The dummy clocks for \nvarious Fast Read instructions in Standard/Dual/Quad SPI mode are configured by DC bit . The “Wrap Length” \nis set  by W5 -4 bit in the “Set Burst with Wrap (77h)” instruction. This setting will remain unchanged when the \ndevice is switched from Standard SPI mode to QPI mode.  \nThe default “Wrap Length” after a power up or a Reset instruction is 8 bytes, the default number  of dummy \nclocks is 2. The number of dummy clocks is only programmable for “Fast Read (0Bh)”, “ 4IO Read  (EBh)” & \n“Burst Read with Wrap (0Ch)” instructions in the QPI mode. Whenever the device is switched from SPI mode \nto QPI mode, the number of dummy clock s should be set again, prior to any 0Bh, EBh or 0Ch instructions.  \nP5-P4 Dummy Clocks  Maximum Read \nFreq.  P1-P0 Wrap Length  \n0,0 10 120MHz 0,0 8-byte \n0,1 4 80MHz  0,1 16-byte \n1,0 6 104MHz  1,0 32-byte \n1,1 8 120MHz  1,1 64-byte \n \nFigure 10 -20 Set Read Parameters  Sequence ( QPI) \n \nCommand\nC0H0      1       2      3\nP4    P0    \nP5    P1    \nP6    P2    \nP7    P3    Read \nParameterCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 56 of 105 10.21  Burst Read with Wrap (0C H) \nThe “Burst Read with Wrap (0CH)” command provides an alternative way to perform the read operation with \n“Wrap Around” in QPI mode. This command is similar to the “Fast Read  (0BH)” command in QPI mode, \nexcept the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap \nAround” once the ending boundary is reached. The “Wrap Length” and the number of dummy clocks can be \nconfigured by the “Set R ead Parameters (C0H)” command.  \nFigure 10 -21 Burst Read with Wrap Sequence (QPI)  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n0CH A23-16     A15-8       A7-0               Dummy*    IO switch from \ninput to output\n Byte1      Byte2*“Set Read Parameters” command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                                         4      0      4      0      4\n21    17    13     9      5      1                                         5      1      5      1      5\n22    18    14    10     6      2                                         6      2      6      2      6      \n23    19    15    11     7      3                                         7      3      7      3      70      1      2      3      4       5      6      7      8      9                17    18    19    20    21\n \n \n10.22  DTR Burst Read with Wrap (0E H) \nThe “ DTR Burst Read with Wrap (0 EH)” command provides an alternative way to perform the read operation \nwith “Wrap A round” in QPI mode. This command is similar to the “Fast Read (0BH)” command in QPI mode, \nexcept the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap \nAround” once the ending boundary is reached. The “Wrap Length” c an be configured by the “Set Read \nParameters (C0H)” command.  \nFigure 10 -22 Burst Read with Wrap Sequence ( QPI) \nCS#\nSCLK\nSI(IO0)\nSO(IO1)0  \n404040 4040\n515151 5151\nA23-16A15-8A7-0626262 6262\n37373 7373WP#(IO2)\nHOLD #(IO3)4\n5\n6\n7\nDummy \nclocks Byte 1    Byte27IO switch from \ninput to output1 2 3 4 12 13 14\nByte35 6Command\n0Eh\n \n \n \n \n \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 57 of 105 10.23  Data Learning Pattern  \nThe data learning pattern supports system/memory controller determine valid window of data output more \neasily and improve data capture reliability while the flash memory is running in high frequency.  \nData learning pattern can be enabled or disabled by setting the bit0 of Configure Register ( data learning \npattern enable bit). Once the DLP bit is set, the data learning pattern is inputted into dummy cycles.  \nEnabling data learning pattern bit (DLP bit) will not affect the function of continue read mode bit. In dummy \ncycles, continuous mode bit still operates with the same function. Data learning pat tern will output after \ncontinuous mode bit.  \nThe data learning pattern is a fixed 8 -bit data pattern (00110100). For STR (single transfer rate)  1 x I/O  and \nDual Read  (3BH) instructions , the complete 8 bits will start to output right after the last address bit. For  DTR \n(double transfer rate)  1 x I/O  instructions, the complete 8 bits will start to output  right after 2 dummy cycles. \nFor STR/DTR (double transfer rate) 2x I/O  instructions, the complete 8 bits will start to output right  after 4 \ndummy/M7 -0 cycles. F or STR/DTR (double transfer rate) 4x I/O  instructions, the complete 8 bits will start to \noutput right  after 2 dummy/M7 -0 cycles. While  dummy cycle is not sufficient of 8 cycles, the rest of the DLP \nbits will be cut.  \nFigure 10 -23 Fast Read with DLP bits output Sequence  \nCommand01234567\n0BHCS#\nSCLK\nSI\nSOHigh - Z8 9   10 28   29   30   31\n3210 23   22   2124-bit address\nMSB6543210Data Out1\n7 65 7Data Out2CS#\nSCLK\nSI\nSO\nMSBDummy Cycles32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47    48   49\n6543210 7DLP Bits Output\n \nFigure 10 -23a Fast Read with DLP bits output Sequence  in QPI mode  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD #(IO3) Command\n0BH  A23-16     A15-8       A7-0                                     DLP  Bits  Output\n Byte1    Byte2         * Set Read Parameters   command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                       7      6      5      4       3      2      1      0      4      0      4\n21    17    13     9      5      1                      7      6      5      4       3      2      1      0      5      1      5\n22    18    14    10     6      2                       7      6      5      4       3      2     1      0      6      2      6\n23    19    15    11     7      3                       7      6      5      4       3      2     1      0      7      3      70      1      2      3      4       5      6      7      8      9     10     11    12    13   14     15    16    17    18    19    20\nDummy CyclesData Out 1\n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 58 of 105 Figure 10 -23b Dual Read with DLP bits output Sequence  \nCommand01234567\n3BHCS#\nSCLK\nSI\nSOHigh - Z8 9   10 28   29   30   31\n3210 23   22   2124-bit address\nMSB5317531Data Out1\n7Data Out2CS#\nSCLK\nSI\nSO\nMSBDummy Cycles\n4206420 6 6\n732   33   34   35   36   37   38   39   4041   42   43   44   45   46   47             \n6543210 76543210 7\nDLP Bits OutputDLP Bits Output\n \n \nFigur e 10-23c 2IO Read  with DLP bits output Sequence  \nCommand  0 1 2 3 4 5 6 7 \nBBH\n CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  \n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 \nA23-16 A15-8 A7-0\n M7-0/dummy \nCS# \n23  24   25  26  27  28   29  30  31  32  33  34   35  36  37   38  39  \nSI(IO0) \nSO(IO1) 7 6 5 4 6 4 2 0 6 4 2 0 6 4 2 0 \n7 6 5 4 7 5 3 1 7 5 3 1 7 5 3 1 SCLK \n6 \n7 \n Byte 1 Byte 2 Byte 3  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23\nDLP Bits Output\nDummy CyclesData Out 1 Data Out 2 Data Out 3\n \n \n \n \n \n \n \n \n \n \n \n \nFigure 10 -23d Quad Read with DLP bits output Sequence  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 59 of 105 \nCommand  0 1 2 3 4 5 6 7 \n6BH CS# \nSCLK  \nSI(IO0) \nSO(IO1) High -Z 8  9    10 28   29   30   31  \n3 2 1 0 23    22   21  24-Bit address  \n32   33   34   35   36   37   38   39   40   \n1 5 1 5 1 5 1 \nByte1    Byte2     Byte3    Byte4   41   42   43   44   45   46   47   \n5 \nDummy Cycles \n0 4 0 4 0 4 0 4 4 \n5 WP#(IO2) High -Z \nHOLD #(IO3) High -Z \nCS# \nSCLK  \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD #(IO3) 2 6 2 6 2 6 2 6 6 \n3 7 3 7 3 7 3 7 7 765432\n765432\n765432\n765432DLP Bits OutputFigure 10 -23e 4IO Read with DLP bits output Sequence  \nCommand 0 1 2 3 4 5 6 7 \nEBH CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   22   23  \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0  6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \n Byte1    Byte2 76547654\n7654\n7654DLP Bits \nOutput\nDummy \nCyclesM7-0/\ndummy\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 60 of 105 Figure 10 -23f 4IO Read with DLP bits output Sequence  in QPI mode  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\nEBH   A23-16     A15-8       A7-0       M7-0/\n                                                   Dummy  \n Byte1      Byte2 *“Set Read Parameters” command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0       4      0    \n21    17    13     9      5      1       5      1           \n22    18    14    10     6      2       6      2               \n23    19    15    11     7      3       7      3       0      1      2      3      4       5      6      7       8      9     10    11    12    13   14    15    16    17    18    19  \n7 5 6 4 3 2 1 0\n7 5 6 4 3 2 1 0\n7 5 6 4 3 2 1 0\n7 5 6 4 3 2 1 04 0\n5 1\n6 2\n7 34\n5\n6\n7DLP Bits Output\nDummy Cycles\n \nFigure 10 -23g 4IO Word Read with DLP bits output Sequence  \nCommand 0 1 2 3 4 5 6 7 \nE7H CS# \nSCLK \nSI(IO0) \nSO(IO1) 8  9    10  11   12   13   14   15   16   17   18   19    20   21   \n4 0 4 0 4 0 4 0 4 0 4 0 \n5 1 5 1 5 1 5 1 5 1 5 1 \nA23-16A15-8A7-0  6 2 6 2 6 2 6 2 6 2 6 2 \n7 3 7 3 7 3 7 3 7 3 7 3 WP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 \nDummy \nCycles  Byte1    Byte2 76\n76\n76\n76DLP Bits \nOutput\nM7-0/\ndummy\n \nFigure 10 -23h Burst Read with Wrap with DLP bits output Sequence  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD #(IO3) Command\n0CH  A23-16     A15-8       A7-0             \n Byte1      Byte2* Set Read Parameters   command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                 \n21    17    13     9      5      1                     \n22    18    14    10     6      2                 \n23    19    15    11     7      3               0      1      2      3      4       5      6      7      8      9      10    11   12     13   14    15    16    17    18     19     \n7      6      5      4      3      2      1      0\n7      6      5      4      3      2      1      0\n7      6      5      4      3      2      1      0\n7      6      5      4      3      2      1      0 76\n754\n32104\n5\n6\n7DLP Bits Output\nDummy Cycles\n \n \n \n \nFigure 10 -23i DTR Fast Read with DLP bits output Sequence  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 61 of 105 \n   \n  \nHigh Impedance  24-Bit Address  17 18 19 9 10 8 7 6 5 4 3 1 2 0 \n    5      4       3      2       1       0\n   \n 23    22    21    20    19    18\n \n19 20 21 22 23 24 25 26 27 28 29\n 30 31 32 33 34 35 36 37 38 \n Dummy Clocks\n \n  0\n \n   \n    Data Out 3 Data Out 2 Data Out 1   0DHCommandCS#\nSCLK\nSI\nSO\nCS#\nSCLK\nSI\nSO D7D6D5D4D3D2D1D0D7D6D5D4D3D2D1D0D7D6D5D4D3D2D1D0 D7D6D5D4D3D2D1D0DLP Bits \nOutput \n \nFigure 10 -23j DTR Fast Read with DLP bits output Sequence  in QPI mode  \n  \n  0  1  2 3 4 5   8 9  \nComman\nd\n0Dh\n A23-16 A15-8 A7-0 \n 20  16  12 8 4 0 1  0  5  4   \n21  17  13 9 5 1   5  4   \n22  18  14 10 6 2   5  4   \n23 19 15 11 7 3   5  4  \n     \nDummy Cycles  \n \n \n \n \n \nCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD #(IO3)\nByte 1 Byte 210 11 12 6 7\n7 6 5 4 3 2\n1 0 7 6 5 4 3 2\n1 0 7 6 5 4 3 2\n1 0 7 6 5 4 3 2DLP Bits Output\n7 6\n7 6\n7 6\n7 613\n4 0\n5 1\n6 2\n7 34\n5\n6\n7\n \n \n \n \n \n \n \n \n \n \n \n \nFigure 10 -23k DTR 2IO Read with DLP bits output Sequence  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 62 of 105 \n \n        \n     \n   \n \n A7-0 A15-8  A23-16    \n  \n27 26 25 24  23  22  21  20  19  18  17  16  15 15 14 13 12  11  10  9 8 0 1 2 3 4 5 6 7 \nByte 4 Byte 2  Byte 1 317 75  7  5  3  1  7  5  3  1  7  5  3  1\n   Byte  3  1 \n  \n    6  4 2  0  6  4  2  0   4  2  0 6 4 20 6  0 \n  \n    Ios switch from \ninput to output \n    222018161412108\n 232119171513119 \n     BDH\n CS#\nSCLK\nSI\nSO\nCS#\nSCLK\nSI\nSO753175316420 6420\n6Command\n7\n76\n654\n54DLP Bits \nOutput\nDummy \nCyclesM7-0/\ndummy \nFigure 10 -23l DTR 4IO Read with DLP bits output Sequence  \n \n \n \n \n \n \n \nFigure 10 -23m DTR 4IO Read with DLP bits output Sequence in  QPI mode  \nCommand0 1 2 3 4 5 6 7\nEDHCS#\nSCLK\nSI(IO0)\nSO(IO1)8 \n40\nWP#(IO2)\nHOLD#(IO3)\nDummy clocks Byte 1Byte 29 10 11 12 19 20 18\n404040\n51515151\n6262626262\n73737373\nA23-16A15-8 A7-0M7-0/\nDummy4040\n5151\n6262\n73734\n5\n6\n713 14 15 16 17\n765432107654\n765432107654\n765432107654\n765432107654DLP Bits Output\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 63 of 105 \nCS#\nSCLK\nSI(IO0)\nSO(IO1)0  \n40404040\n51515151\nA23-16A15-8A7-062626262\n3737 373WP#(IO2)\nHOLD#(IO3)\nDummy clocksByte 1 Byte271 2 3 4 12 13 5 6\nCommand\nEDH7 8 9 10 11\n7654\n7654\n7654\n765432107654\n32107654\n32107654\n321076547654\n3210DLP Bits Output\n7654\nM7-0/\ndummy \nFigure 10 -23n DTR Burst Read with Wrap with DLP bits output Sequence  \nCS#\nSCLK\nSI(IO0)\nSO(IO1)0  \n404040 40\n515151 51\nA23-16A15-8A7-0626262 62\n37373 73WP#(IO2)\nHOLD #(IO3)4\n5\n6\n7\nDummy clocksByte 171 2 3 4 12 13\nByte35 6Command\n0Eh\n 7 8 9 10 11\n76543210\n76543210\n76543210\n765432107654\n7654\n7654\n7654DLP Bits Output\n \nFigure 10 -23o Read Security Registers  with DLP bits output Sequence  \nCommand01234567\n48HCS#\nSCLK\nSI\nSOHigh - Z8 9   10 28   29   30   31\n3210 23   22   2124-bit address\nMSB6543210Data Out 1\n7 65 7Data Out 2CS#\nSCLK\nSI\nSO\nMSBDummy Cycles32   33   34   35   36   37   38   39   40 41   42   43   44   45   46   47    48   49\n6543210 7DLP Bits Output\n \n \nFigure 10 -23p Read Unique ID with DLP bits output Sequence  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 64 of 105 \n \nCommand  0 1 2 3 4 5 6 7 \n4BH CS# \nSCLK  \nSI \nSO High-Z 8  9   10 28   29   30   31  \n3 bytes dummy  \nMSB   \n    3 128 bit unique serial number    \n127 1 0 2  CS# \nSCLK  \nSI \nSO \n  32   33   34   35   36   37   38   39   40 41   42   43   164 165 166   \n126125124DLP Bits OutputDummy Cycles\n76543210Figure 10 -23q Read Serial Flash Discoverable Parameter  with DLP bits output Sequence  \n \nCommand  0 1 2 3 4 5 6 7 \n5AH CS# \nSCLK  \nSI \nSO High - Z 8  9   10 28   29   30   31  \n3 2 1 0 23   22    21  24-bit address  \nMSB   \n6 5 4 3 2 1 0 Data Out1    \n7 6 \n5 \n4 \n3 \n2 \n1 \n0 \n7 6 5 7 Data Out2  CS# \nSCLK  \nSI \nSO \nMSB DLP Bits Output 32   33   34   35   36   37   38   39   40 41   42   43   44   45   46   47\nDummyByte\nFigure 10 -23r Read Serial Flash Discoverable Parameter  with DLP bits output Sequence in  QPI mode  \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD #(IO3)Command\n5AH  A23-16     A15-8       A7-0    \n Byte1      Byte2* Set Read Parameters   command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                                    \n21    17    13     9      5      1                               \n22    18    14    10     6      2                               \n23    19    15    11     7      3                               0      1      2      3      4       5      6      7      8      9      10    11    12    13     14    15    16   17     18   19\n 7      6      5      4      3       2      1      0      4      0  \n7      6      5      4      3       2      1      0      5      1  \n7      6      5      4      3       2      1      0      6      2  \n7      6      5      4      3       2      1      0      7      3  4\n5\n6\n7DLP Bits Output\nDummy Cycles\n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 65 of 105 10.24  Enable QPI (38H)  \nThe device support both Standard/Dual/Quad SPI and QPI mode. The “Enable QPI (38H)” command can \nswitch the device from SPI mode to QPI mode. See the command Table 2a for all support QPI commands. In \norder to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register -1 must be set to 1 first, \nand “Enable QPI (38H)” command must be issued. If the QE bit is 0, the “Enable QPI (38H)” command will be \nignored  and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, \nthe existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain \nunchanged.  \nFigure 10 -24 Enable QPI Sequence ( 38h) \n CS# \nSCLK \nSI(IO0) 38H\n \n10.25  Disable QPI (FFH)  \nTo exit the QPI mode and return to Standard/Dual/Quad SPI mode, the “Disable QPI (FFH)” command must \nbe issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and \nProgram/Erase Suspend status, and the Wrap Length setting will remain unchanged.  \nFigure 10 -25 Disable QPI Sequence (QPI)  \nCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD #(IO3)Command\nFFH0     1      \n \n \n \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 66 of 105  10.26  Sector Erase (SE)  (20H)  \nThe Sector Erase (SE) instruction is for erasing the data of the chosen secto r to be "1". A Write Enable \n(WREN) Instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase \n(SE). Any address of the sector is a valid address for Sector Erase (SE) instruction. The CS# must go high \nexactly at the by te boundary (the latest eighth of address byte been latched -in); otherwise, the instruction will \nbe rejected and not executed.  \nAddress bits [Am -A12] (Am is the most significant address) select the sector address.  \nThe sequence of issuing SE instruction is: CS# goes low→ sending SE instruction code→ 3 -byte address on \nSI→ CS# goes high. The SIO [3:1] are don\'t care.  \nFigure 10 -26 Sector Erase (SE) Sequence (Command 20 h) \nCommand 0 1 2 3 4 5 6 7 \n20H CS# \nSCLK \nSI 8 9 29   30   31 \nMSB 2 1 0 24-bit address \n23   22 \n \nFigure 10 -26a Sector Erase (SE) Sequence ( QPI) \n \nCommand\n20H  A23-16     A15-8       A7-0       \n20    16    12     8      4      0      \n21    17    13     9      5      1       \n22    18    14    10     6      2     \n23    19    15    11     7      3          CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 0      1      2      3      4       5      6      7     \n \nThe self -timed Sector Erase Cycle time(tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in \nprogress ( WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during \nthe tSE timing, and sets0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is \nreset. If the sector is protected by BP4, BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be \nexecuted on the sector.  \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 67 of 105 10.27  Block Erase (BE32K)  (52H) \nThe Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is \nused for 32K -byte block erase operation. A Write Enable (WREN) instruction must be executed to set the \nWrite Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block is a valid \naddress for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least \nsignificant bit of address byte has been latched -in); otherwise, the instr uction will be rejected and not \nexecuted.  \nThe sequence of issuing BE32K instruction is: CS# goes low → sending BE32K instruction code → 3 -byte \naddress on SI → CS# goes high. The  SIO [ 3:1] are don\'t care.  \nThe self -timed Block Erase Cycle time (tBE 1) is init iated as soon as Chip Select (CS#) goes high. The Write in \nProgress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the \ntBE1 timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch ( WEL) bit is \ncleared. If the block is protected by BP4, BP3, BP2, BP 1, BP 0 bits, the array data will be protected (no \nchange) and the WEL bit still be reset.  \nFigure 10 -27 Block Erase 32K(BE32K) Sequence (Command 52 h) \nCommand 0 1 2 3 4 5 6 7 \n52H CS# \nSCLK \nSI 8 9 29   30   31 \nMSB 2 1 0 24-bit address \n23   22 \nFigure 10 -27a Block Erase 32K(BE32K) Sequence (QPI)  \n \nCommand\n52H  A23-16     A15-8       A7-0       \n20    16    12     8      4      0      \n21    17    13     9      5      1       \n22    18    14    10     6      2     \n23    19    15    11     7      3          CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3)0      1      2      3      4       5      6      7       \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 68 of 105 10.28  Block Erase (BE)  (D8H) \nThe Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used \nfor 64K -byte block erase operation. A Write Enable  (WREN) instruction must execute to set the Write Enable \nLatch (WEL) bit before sending the Block Erase (BE). Any address of the block is a valid address for Block \nErase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth  of address byte \nbeen latched -in); otherwise, the instruction will be rejected and not executed.  \nThe sequence of issuing BE instruction is: CS# goes low→ sending BE instruction code→ 3 -byte address on \nSI→CS# goes high. The SIO [ 3:1] are "don\'t care".  \nThe self-timed Block Erase Cycle time (tBE 2) is initiated as soon as Chip Select (CS#) goes high. The Write in \nProgress (WIP) bit still can be checked during the Block Erase cycle is in progress. The WIP sets 1 during the \ntBE2 timing, and sets 0 when Block Era se Cycle is completed, and the Write Enable Latch (WEL) bit is reset. \nIf the block is protected by BP4, BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be \nexecuted on the block.  \nFigure 10 -28 Block Erase (BE) Sequence (Command D8 h) \nCommand 0 1 2 3 4 5 6 7 \nD8H CS# \nSCLK \nSI 8 9 29   30   31 \nMSB 2 1 0 24-bit address \n23   22 \n \nFigure 10 -28a Block Erase (BE) Sequence ( QPI) \n \nCommand\nD8H  A23-16     A15-8       A7-0       \n20    16    12     8      4      0      \n21    17    13     9      5      1       \n22    18    14    10     6      2     \n23    19    15    11     7      3          CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3)0      1      2      3      4       5      6      7       \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 69 of 105 10.29  Chip Erase (CE)  (60H/C7H ) \nThe Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) \ninstruction must execute to set the Write Enable Latch (WEL) bit be fore sending the Chip Erase (CE). The \nCS# must go high exactly at the byte boundary (the latest eighth of address byte been latched -in); otherwise, \nthe instruction will be rejected and not executed.  \nThe seq uence of issuing CE instruction is: CS# goes low → sending CE instruction code → CS# goes high. \nThe SIO [3:1] are "don\'t care".  \nThe self -timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in \nProgress (WIP) bit still can be checked during the Chip Erase cycle is in progress. The WIP sets 1 during the \ntCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If \nthe chip is protected by BP 4, BP 3, BP2, BP1, BP0 bits, t he Chip Erase (CE) instruction will not be executed. It \nwill be only executed when all Block Protect ( BP4, BP3, BP2, BP1, BP0) are set to “None protected”.  \nFigure 10 -29 Chip Erase (CE) Sequence (Command 60 h or C7 h) \nCommand 0 1 2 3 4 5 6 7 \n60H or C7H CS# \nSCLK \nSI \nFigure 10 -29a Chip Erase (CE) Sequence ( QPI) \n \nCommand\nC7H or 60H0     1CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 70 of 105 10.30  Page Program (PP)  (02H)  \nThe Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) \ninstruction must execute to set the Write Enable Latch (WEL) bit befo re sending the Page Program (PP).  \nThe device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to \nbe programmed, A7 -A0(The eight least significant address bits) should be set to 0. If the eight least signific ant \naddress bits(A7 -A0) are not all 0, all transmitted data going beyond the end of the current page are \nprogrammed from the start address of the same page (from the address A7 -A0 are all 0). If more than 256 \nbytes are sent to the device, the data of the last 256 -byte is programmed at the request page and previous \ndata will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the \nrequested address of the page.  \nFor the very best p erformance, programming should be done in full pages of 256 bytes aligned on 256-byte \nboundaries with each Page being programmed only once. Using the Page Program (PP) command to load an \nentire page, within the page boundary, will save overall programming time versus  loading less than a page \ninto the program buffer.  \nIt is possible  to program from one b yte up to a page size in each Page programming operation.  Please refer to \nthe PY25Q serial flash application note for multiple byte program operation within o ne page . \nThe sequence of issuing PP instruction is: CS# goes low→ sending PP instruction code→3 -byte address on \nSI→ at least 1 -byte on data on SI→ CS# goes high.  \nThe CS# must be kept low during the whole Page Program cycle; The CS# must go high exactly at  the byte \nboundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not \nbe executed.  \nThe self -timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write \nin Progres s (WIP) bit still can be checked during the Page Program cycle is in progress. The WIP sets 1 \nduring the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) \nbit is reset. If the page is protected by BP4, BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will \nnot be executed. The SIO [3:1] are "don\'t care".  \nFigure 10 -30 Page Program (PP) Sequence (Command 02 h) \nCommand 0 1 2 3 4 5 6 7 \n02H CS# \nSCLK\n \nSI\n 8  9   10 28   29   30  31 32   33  34   35  36  37  38  39  \n3 2 1 0    7 23   22  21 24-bit address \n40   41  42   43  44  45   46  47  48   49  50  51   52  53  54  55  \n6 5 4 3 2 1 0 7 CS# \nSCLK\n \nSI\n MSB\n \nData Byte 2 6 5 4 3 2 1 0 \nMSB\n \n6 5 4 3 2 1 0 6 5 4 3 2 1 0 7 Data Byte 1 \nData Byte 3 Data Byte 256 \nMSB\n   MSB MSB7\n2072\n2073\n2074\n2075\n2076\n2077\n2078\n2079\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 71 of 105 Figure 10 -30a Page Program (PP) Sequence ( QPI) \n 0 1 2 3 4 5 6 7 \n CS# \nSCLK 8  9   10  \n     A23-16   A15-8    A7-0 \nMSB SI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 4 \n5 \n6 \n7 0 4 \n1 5 \n2 6 \n3 7 0  \n0  \n2 \n3 Byte1     Byte2  \n \n \n \n 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 Byte256 11    12   13   14   15   16   17     \n  \n  \n  \nA23  A19   A15  A11   A7    A3     \n  \n  \n    \n  \n  \n  0 4 \n1 5 \n2 6 \n3 7 0 \n1 \n2 \n3 4 0 \n5 1 \n6 2 \n7 3 4 \n5 \n6 \n7 A22  A18   A14  A10   A6    A2A21  A17   A13   A9    A5     A1A20  A16   A12   A8    A4     A0\n516\n517\n518\n519\nCommand\n02H\n \n \n10.31  Quad Page Program (QPP)  (32H) \nThe Quad Page Program (QPP) instruction is for programming the memory to be "0". A Write Enable \n(WREN)instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be \nset to "1" before sending the Quad Page Program (QPP). T he Quad Page Programming takes four pins: \nSIO0, SIO1, SIO2, and SIO3 as data input, which can improve programmer performance and the \neffectiveness of application. The QPP operation frequency supports as fast as fQPP. The other function \ndescriptions are as same as standard page program.  \nThe sequence of issuing QPP instruction is: CS# goes low→ sending QPP instruction code→ 3 -byte address \non SIO0 → at least 1 -byte on data on SIO [3:0] →CS# goes high.  \nFigure 10 -31 Quad Page Program (QPP) Sequence (Command 32 h) \nCommand 0 1 2 3 4 5 6 7 \n32H CS# \nSCLK 8  9   10  \n3 2 1 0 23   22   21 24-bit address \n4 0 \nMSB SI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 Byte1    Byte2 \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 40   41   42   43   44   45  46   47    48    49   50   51  52   53   54   55   \n4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 Byte11 Byte12 \n4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 Byte253 \n4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 4 0 \n5 1 \n6 2 \n7 3 Byte256 28   29   30   31   32    33  34   35   36   37   38   39536\n537\n538\n539\n540\n541\n542\n543\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 72 of 105 10.32  Erase Security Registers (ERSCUR)  (44H) \nThe product provides three  1024 -byte Security Registers which can be erased and programmed individually. \nThese registers may be used by the system manufacturers to store security and o ther important information \nseparately from the main memory array.  \nThe Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) \ncommand must previously have been executed to set the Write Enable Latch (WEL) bit.  \nThe Erase Security Registers command sequence: CS# goes low → sending ERSCUR instruction \n→\nsending 24-bit address → CS# goes high.  \nCS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Erase \nSecurity Registers command is not executed. As soon as CS# is driven high, the self -timed Erase Security \nRegisters cycle (whose duration is tSE) is in itiated. While the Erase Security Registers cycle is in progress, \nthe Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress \n(WIP) bit is 1 during the self -timed Erase Security Registers cycle, and is 0 whe n it is completed. The Security \nRegisters Lock Bit (LB3 -1) in the Status Register can be used to OTP protect the security registers.  \nOnce the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers \ncommand will be ignored.  \nAddress  A23-16 A15-12 A11-10 A9-0 \nSecurity Register \n#1 00H 0001  00 Don’t care  \nSecurity Register \n#2 00H 0010  00 Don’t care  \nSecurity Register \n#3 00H 0011  00 Don’t care  \n \nFigure 10 -32 Erase Security Registers (ERSCUR) Sequence (Command 44 h) \nCommand 0 1 2 3 4 5 6 7 \n44H CS# \nSCLK \nSI\n 8 9 29  30   31 \nMSB\n 2 1 0 24 bit address \n23   22 \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 73 of 105 10.33  Program Security Registers (PRSCUR)  (42H) \nThe Program Security Registers command is similar to the Page Program comman d. It allows from 1 to \n256bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have \nbeen executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers \ncommand.  \nThe Program Security Registers command sequence: CS# goes low → sending PRSCUR instruction \n→\nsending 24-bit address → sending at least one-byte data → CS# goes high.  \nAs soon as CS# is driven high, the self -timed Program Security Registers cycle (whose duration is tPP) is \ninitiated. While the Program Security Registers cycle is in progress, the Statu s Register may be read to check \nthe value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self -timed Program \nSecurity Registers cycle, and is 0 when it is completed.  \nIf the Security Registers Lock Bit (LB3 -1) is set to 1, the Security Registers will be permanently locked. \nProgram Security Registers command will be ignored.  \nAddress  A23-16 A15-12 A11-10 A9-0 \nSecurity Register \n#1 00H 0001  00 Byte Address  \nSecurity Register \n#2 00H 0010  00 Byte Address  \nSecurity Register \n#3 00H 0011  00 Byte Address  \n \nFigure 10 -33 Program Security Registers (PRSCUR) Sequence (Command 42 h) \nCommand  0 1 2 3 4 5 6 7 \n42H CS# \nSCLK \nSI 8 9   10 28   29  30  31  32   33  34  35  36   37  38  39  \n3 2 1 7 23   22  21  24-bit address  \n  \n6 5 4 3 2 1 0  7 CS# \nSCLK\n \nSI MSB\n \nData Byte 2  6 5 4 3 2 1 0 \nMSB\n \n6 5 4 3 2 1 0 6 5 4 3 2 1 0 7 Data Byte 1  \nData Byte 3  Data Byte 256  \n   0\nMSB MSB MSB40   41  42   43  44  45   46  47  48  49  50  51   52  53  54  55\n2072\n2073\n2074\n2075\n2076\n2077\n2078\n2079\n7\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 74 of 105 10.34  Read Security Registers (RDSCUR)  (48H) \nThe Read Security Registers command is similar to Fast Read command. The command is followed by a 3 -\nbyte address (A23 -A0) and a dummy byte, each bit being latched -in during the rising edge of SCLK. Then the \nmemory content, at that address, is shifted out o n SO, each bit being shifted out, at a Max frequency fC, \nduring the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically \nincremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address \nreaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving \nCS# high.  \nThe sequence of issuing RDSCUR instruction is: CS# goes low → sending RDSCUR instruction → sending \n24-bit address → 8 -bit dummy byte → Security Register data out on SO → CS# goes high.  \nAddress  A23-16 A15-12 A11-10 A9-0 \nSecurity Register \n#1 00H 0001  00 Byte Address  \nSecurity Register \n#2 00H 0010  00 Byte Address  \nSecurity Register \n#3 00H 0011  00 Byte Address  \n \nFigure 10 -34 Read Security Registers (RDSCUR) Sequence (Command 48 h) \nCommand 0 1 2 3 4 5 6 7 \n48H CS# \nSCLK \nSI \nSO High-Z 8  9   10  28   29   30   31 \n3 2 1 0  24-bitaddress \nMSB   \n6 5 4 3 2 1 0 Data Out1    \n7 6 5 4 3 2 1 0 7 \n6 5 7 Data Out2 CS# \nSCLK \nSI \nSO \nMSB DummyByte 23   22  21\n32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 75 of 105 10.35  Deep Power -down (DP)  (B9H) \nThe Deep Power -down (DP) instruction is for setting the device on the minimizing the power consumption (to \nentering the Deep Power -down mode),  the standby current is reduced from ISB1 to ISB2). The Deep Power -\ndown mode requires the Deep Power -down (DP) instruction to enter, during the Deep Power -down mode, the \ndevice is not active and all Write/Program/Erase instruction are ignored. When CS# goe s high, it\'s only in \nstandby mode not deep power -down mode. It\'s different from Standby mode.  \nThe sequence of issuing DP instruction is: CS# goes low→ sending DP instruction code→ CS# goes high.  \nOnce the DP instruction is set, all instruction will be ignor ed except the Release from Deep Power -down mode \n(RDP) , Read Electronic Signature (RES) instruction, and soft  reset instruction ( 66H, 99H) . (RES instruction to \nallow the ID been read out). When Power - down, the deep power -down mode automatically stops, and when \npower -up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at \nthe byte boundary (the latest eighth bit of instruction code been latched -in); otherwise, the instruction will not \nbe executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep \nPower -down mode and reducing the current to ISB2.  \nFigure 10 -35 Deep Power -down (DP) Sequence (Command B9 h) \nCommand  0    1    2    3     4    5    6    7     \nB9H\n CS# \nSCLK\n \nSI\n tDP \nStandby mode Deep power-down mode \n \nFigure 10 -35a Deep Power -down (DP) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\nB9H0     1tDP\nStand-by mode Deep Power-down mode\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 76 of 105 10.36  Release form Deep Power -Down (RDP), Read Electronic Signature (RES)  (ABH) \nThe Release from Deep Power -down (RDP) instruction is terminated by driving Chip Select (CS#) High. When \nChip Sele ct (CS#) is driven high, the device  is put in the Stand -by Power mode. If the device was not \npreviously in the Deep Power -down mode, the transition to the Stand -by Power mode is immediate. If the \ndevice was previously in the Deep Power -down mode, though, the transition to the Stand -by Power mode is \ndelayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max). Once in the Stand -by \nPower mode, the device waits to be selected, so that it can receive, decode and execute instructions.  \nRES in struction is for reading out the old style of 8 -bit Electronic Signature, whose values are shown as table \nof ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For \nnew design, please use RDID instruction.  Even in Deep power -down mode, the RDP  and RES are also \nallowed to be executed, and even  the device is in progress of program/erase/write cycle; there\'s no effect on \nthe current program/erase/ write cycle in progress.  \nThe RES instruction is ended by CS# go es high after the ID been read out at least once. The ID outputs \nrepeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not \npreviously in Deep Power -down mode, the device transition to standby mode is imm ediate. If the device was \npreviously in Deep Power -down mode, there\'s a delay of tRES2 to transit to standby mode, and CS# must \nremain to high at least tRES2 (max). Once in the standby mode, the device waits to be selected, so it can be \nreceived code, and execute instruction.  \nThe RDP instruction is for releasing from Deep Power -Down Mode.  \nFigure 10 -36 Read Electronic Signature (RES) Sequence (Command AB h) \nCommand 0 1 2 3 4 5 6 7 \nABH CS# \nSCLK  \nSI 8 9 29   30  31   32   33  34   35   36  37   38  \nMSB 2 1 0 3 Dummy Bytes \n23   22 \n7 6 5 4 3 2 1 0 SO  \nMSB tRES2 \nStandby Mode Deep Power-down mode High-Z Electronic Signature Out  \nFigure 10 -36a Read Electronic Signature (RES) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\nABHtRES2\n0      1      2      3      4       5      6      7       8    \n3 dummy bytes IO switch from \ninput to output\n 4      0      \n 5      1             \n 6      2            \n 7      3      \nDevice ID\nStand-by mode Deep Power-down mode\n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 77 of 105 Figure 10 -36b Release from Deep Power -down (RDP) Sequence (Command AB h) \nCommand 0 1 2 3 4 5 6 7 \nABH CS# \nSCLK \nSI tRES1 \nStand-by mode Deep Power-down mode \n \nFigure 10 -36c Release from Deep Power -down (RDP) Sequence ( QPI) \n \nCommand\nABH0     1tRES1\nStand-by mode Deep Power-down modeCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 78 of 105  \n 10.37  Read Electronic Manufacturer ID & Device  ID (REMS)  (90H) \nThe REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID \nvalues are listed in "Table ID Definitions".  \nThe REMS instruction is initiated by driving the CS# pin low and sending the instruction cod e "90h" followed \nby two dummy bytes and one address byte (A7~A0). After which the manufacturer ID for PUYA (85h) and the \ndevice ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address \nbyte is 00h, the manufa cturer ID will be output first, followed by the device ID. If the address byte is 01h, then \nthe device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and \ndevice IDs can be read continuously, alternating from on e to the other. The instruction is completed by driving \nCS# high.  \nFigure 10 -37 Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 h) \n \nCommand         \n90H CS# \nSCLK \nSI \nSO High-Z    \n3 2 1 0 23   22    21 2 dummy byte and \n1 address byte \nMSB  \n6 5 4 3 2 1 0   \n7 Device ID CS# \nSCLK \nSI \nSO \nMSB Manufacturer ID \n6 5 4 3 2 1 0 7 012345678 9   10 28   29   30   31\n32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47\n \nFigure 10 -37a Read Electronic Manufacturer & Device ID (REMS) Sequence ( QPI) \n \n20    16    12     8      4      0       4      0      4      0    \n21    17    13     9      5      1       5      1      5      1    \n22    18    14    10     6      2       6      2      6      2      \n23    19    15    11     7      3       7      3      7      3      Command\n90HCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 0      1      2      3      4       5      6      7       8      9      10   \n  A23-16     A15-8       A7-0          \nMID        Device IDIO switch from \ninput to output\n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 79 of 105 10.38  Dual I/O Read Electronic Manufacturer ID & Device ID (DREMS)  (92H) \nThe DREMS instruction is similar to the REMS command and returns the JEDEC assigned manufacturer ID \nwhich takes two pins: SIO0, SIO1 as address input and ID ou tput I/O  \nThe instruction is initiated by driving the CS# pin low and shift the instruction code "92h" followed by two \ndummy bytes and one -byte address (A7~A0). After which, the Manufacturer ID for PUYA (85h) and the \nDevice ID are shifted out on the falling  edge of SCLK with most significant bit (MSB) first. If the one -byte \naddress is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. \nThe Manufacturer and Device ID scan be read continuously, alternating from  one to the other. The instruction \nis completed by driving CS# high.  \nFigure 10 -38 DUAL I/O Read Electronic Manufacturer & Device ID (DREMS) Sequence (Command 92 h) \nCommand         \n92H CS# \nSCLK \nSI(IO0) \nSO(IO1)   \n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 \nDummy byte  ADD byte dummy \nCS# \n \nSI(IO0) \nSO(IO1) 6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 \n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 SCLK \nMFRID DeviceID 6 4 2 0 \n7 5 3 1 6 4 2 0 \n7 5 3 1 \nMFRID \n(Repeat) DeviceID \n(Repeat) MFRID \n(Repeat) DeviceID \n(Repeat) 012345678 9    10  11   12   13   14   15   16   17   18   19    20   21   22   23\n23  24   25  26  27  28   29  30  31  32  33  34   35  36  37   38  39  40   41  42  43  44   45  46  47Dummy byte\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 80 of 105 10.39  Quad I/O Read Electronic Manufacturer ID & Device ID (QREMS)  (94H) \nThe QREMS instruction is similar to the REMS command and returns the JEDEC assigned manufacturer ID \nwhich takes four pins: SIO0, SIO1, SIO2, SIO3 as address input and ID output I/O.  \nThe instruction is initiated by driving the CS# pin low and shift the  instruction code "94h" followed by two \ndummy bytes and one -byte address (A7~A0). After which, the Manufacturer ID for PUYA (85h) and the \nDevice ID are shifted out on the falling edge of SCLK with most significant bit (MSB)first. If the one -byte \naddress is  initially set to01h, then the device ID will be read first and then followed by the Manufacturer ID. \nThe Manufacturer and Device ID scan be read continuously, alternating from one to the other. The instruction \nis completed by driving CS# high.  \nFigure 10 -39 QUAD I/O Read Electronic Manufacturer & Device ID (QREMS) Sequence (Command 94 h) \nCommand \n94H CS# \nSCLK\n \nSI(IO0) \nSO(IO1) 4 0 4 0 4 0  4 0 4 0 \n5 1 5 1 5 1   5 1 5 1 \nA23-16A15-8  6 2 6 2 6 2  6 2 6 2 \n7 3 7 3 7 3  7 3 7 3 WP#(IO2) \nHOLD#(IO3) \nDummy  MFRID DID \nCS# \nSCLK\n \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) 7 24  25   26  27  28  29   30  31  \n4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n3 7 3 \nMFRID \nRepeat   Repeat   Repeat   Repeat DID 4 0 4 0 \n5 1 5 1 \n6 2 6 2 \n7 3 7 3 \nMFRID  012345678 9    10  11   12   13   14   15   16   17   18   19    20   21   22   23\nDIDA7-0\n \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 81 of 105 10.40  Read Identification (RDID)  (9FH) \nThe RDID instruction is for reading the manufacturer ID of 1 -byte and followed by Device ID of 2 -byte. The \nPUYA Manufacturer ID and Device ID are list as "Table  ID Definitions”.  \nThe sequence of issuing RDID instruction is: CS# goes low→ sending RDID instruction code → 24-bits ID \ndata out on  SO→ to end RDID operation can use CS# to high at any time during data o ut. While \nProgram/Erase operation is in progress, it will not decode the RDID instruction, so there\'s no effect on the \ncycle of program/erase operation which is currently in progress. When CS# goes high, the device is at \nstandby stage.  \nFigure 10 -40 Read Id entification (RDID) Sequence (Command 9F h) \n0 1 2 3 4 5 6 7 CS# \nSCLK \nSI\n \nSO 8 9   10  11   12  13  14  15  \nMSB\n  \n6 5 4 3 2 1 0  \n7 Capacity ID  CS# \nSCLK\n \nSI \nSO \nMSB\n Memory Type ID  \n6 5 4 3 2 1 0 7 9FH\n \n6 5 4 3 2 1 0 7 Manufacturer ID \nMSB\n \n22  23  24  25   26  27  28   29  30  31         16  17  18   19   20  21   \nFigure 10 -40a Read Identification (RDID) Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n9FHIO switch from \ninput to output0      1      2      3      4       5      6       \nMID        ID15-8     ID7-0  4      0     12     8      4      0\n 5      1     13     9      5     1\n 6      2     14   10      6     2\n 7      3     15    11     7     3\nTable ID Definitions  \nPY25Q128HA  RDID \ncommand  manufacturer ID  memory type  memory density  \n85 20 18 \nRES \ncommand  electronic ID  \n17 \nREMS \ncommand  manufacturer ID  device ID  \n85 17 \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 82 of 105 10.41  Program/Erase Suspend/Resume  \nThe Suspend instruction interrupts a Page Program, Sector Erase, or Block Erase operation to allow access \nto the  memory array. After the program or erase operation has entered the suspended state, the memory \narray can be read except for the page being programmed or the sector or block being erased.  \nReadable Area of Memory While a Program or Erase Operation is Suspen ded \nSuspended Operation  Readable Region of Memory Array  \nPage Program  All but the Page being programmed  \nSector Erase(4KB)  All but the 4KB Sector being erased  \nBlock Erase(32KB)  All but the 32KB Block being erased  \nBlock Erase(64KB)  All but the 64KB Block being erased  \n \nWhen the Serial NOR Flash receives the Suspend instruction, there is a latency of tPSL or tESL before the \nWrite Enable Latch (WEL) bit clears to “0” and the SUS  sets to “1”, after which the device is ready to accept \none of the commands listed in "Table Acceptable Commands During Program/Erase Suspend after \ntPSL/tESL" (e.g. FAST READ). Refer to " AC Characteristics" for tPSL and tESL timings. "Table Acceptable \nComm ands During Suspend (tPSL/tESL not required)" lists the commands for which the tPSL and tESL \nlatencies do not apply. For example, RDSR, RDSCUR, RSTEN, and RST can be issued at any time after the \nSuspend instruction.  \nStatus Register bit 15 (SUS) can be read  to check the suspend status. The SUS (Program /Erase  Suspend Bit) \nsets to “1” when a program  or erase  operation is suspended. The SUS clears to “0” when the program or \nerase operation is resumed  \n \nAcceptable Commands During Program/Erase Suspend after tPSL/ tESL  \nCommand name  Command \nCode  Suspend Type  \nProgram Suspend  Erase Suspend  \nREAD  03H • • \nFAST READ  0BH • • \nDTRFRD  0DH • • \nDREAD  3BH • • \nQREAD  6BH • • \n2READ  BBH • • \n2DTRD  BDH  • • \n4READ  EBH • • \nWord read  E7H • • \n4DTRD  EDH  • • \nBurst Read with Wrap  0CH • • \nDTR Burst Read with Wrap  0EH • • \nQPIEN  38H • • \nDisable QPI  FFH • • \nRDSFDP  5AH • • \nRDID  9FH • • \nREMS  90H • • \nDREMS  92H • • \nQREMS  94H • • \nSBL 77H • • \nSet Read Parameter  C0H • • \nWREN  06H  • \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 83 of 105 Command name  Command \nCode  Suspend Type  \nProgram Suspend  Erase Suspend  \nRESUME  7AH • • \nPP 02H  • \nQPP  32H  • \nErase Security Registers  44H   \nProgram  Security Registers  42H  • \nread Security Registers  48H • • \nIndividual Block Lock  36H   \nIndividual Block Unlock  39H  • \nRead Block Lock Status  3DH • • \nGlobal Block Lock  7EH   \nGlobal Block Unlock  98H  • \nWRDI  04H • • \nAcceptable Commands During Suspend （tPSL/tESL not required ） \nCommand name  Command Code  Suspend Type  \nProgram Suspend  Erase Suspend  \nRDSR  05H • • \nRDSR1 35H • • \nRDCR  15H • • \nRES ABH • • \nRSTEN  66H • • \nRST 99H • • \nNOP  00H • • \nFigure 10 -41 Resume to Suspend Latency  \nResume CommandCS# \n Suspend CommandtPRS / tERS\ntPRS: Program Resume to another Suspend\ntERS: Erase Resume to another Suspend\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 84 of 105 10.42  Erase Suspend to Program (75H) \nThe “Erase Suspend to Program” feature allows Page Programming while an erase operation is suspended. \nPage Programming is permitted in any unprotected memory except within the sector of a suspended Sector \nErase operation or within the block of a suspended Block Erase operation. The Write Enable (WREN) \ninstruction must be issued before any Page Program instruction.  \nA Page Program operation initiated within a suspended erase canno t itself be suspended and must be \nallowed to finish before the suspended erase can be resumed. The Status Register can be polled to determine \nthe status of the Page Program operation. The WEL and WIP bits of the Status Register will remain “1” while \nthe Pa ge Program operation is in progress and will both clear to “0” when the Page Program operation \ncompletes.  \nFigure 10 -42 Suspend to Read/Program Latency  \nSuspend Command CS# Read/Program commandtPSL / tESL\ntPSL: Program latency\ntESL: Erase latency\nCommand 0 1 2 3 4 5 6 7 \n75H SCLK \nSI \nFigure 10 -42a Suspend to Read/Program Latency ( QPI) \n \nCommand\n75H0     1tPSL/tESL\nRead/Program CommandCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) \nNotes:  \n1. Please note that Program only available after the Erase -Suspend operation  \n2. To check suspend ready information, please read status register bit15 (SUS) . \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 85 of 105 10.43  Program Resume and Erase Resume (7AH)  \nThe Resume instruction resumes a suspended Page Program, Sector  Erase, or Block Erase operation. Before \nissuing the Resume instruction to restart a suspended erase operation, make sure that there is no Page \nProgram operation in progress.  \nImmediately after the Serial NOR Flash receives the Resume instructi on, the WEL and WIP bits are set to “1” \nand the SUS is cleared to “0”. The program or erase operation will continue until finished ("Resume to Read \nLatency") or until another Suspend instruction is received. A resume -to-suspend latency of tPRS or tERS \nmust  be observed before issuing another Suspend instruction ("Resume to Suspend Latency").  \nFigure 10 -43 Resume to Read Latency  \nResume Command CS# tSE / tBE / tPP\nCommand 0 1 2 3 4 5 6 7 \n7AH SCLK \nSI Read Command\nFigure 10 -43a Resume to Read Latency ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n7AH0     1\nResume previously suspended program or erase\n \n10.44  No Operation (NOP)  \nThe "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not \naffect any other command.  \nThe SIO [3:1] are don\'t care.  \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 86 of 105 10.45  Individual Block Lock  (SBLK ) (36H)  \nThe Individual Block Lock provides an alternative way to protect the mem ory array from adverse \nErase/Program. In order to use the Individual Block Locks, the WPS bit in Configure  Register must be set to 1. \nIf WPS=0, the write protection will be determined by the combination of CMP, BP [ 4:0] bits in the Status \nRegisters. The In dividual Block Lock bits are volatile bits. The default values after device power up or after a \nReset are 1, so the entire memory array is being protected.  \nThe SBLK instruction is for write protection a spec ified block (or sector) of memory, using AMAX -A16 or \n(AMAX -A12) address bits to assign a 64Kbyte block (or 4K bytes sector) to be protected as read only.  \nThe WREN (Write Enable) instruction is required before issuing SBLK instruction.  \nThe sequence of issuing SBLK instruction is: CS# goes low → send S BLK (36h) instruction  →send 3 -byte \naddress assign one block (or sector) to be protected on SI pin → CS# goes high. The CS# must go high \nexactly at the byte boundary, otherwise the instruction will be rejected and not be executed.  \nFigure 10 -45 Individual Block Lock ( Command 36H)  \nCommand 0 1 2 3 4 5 6 7 \n36H CS# \nSCLK \nSI 8 9 29   30   31 \nMSB 2 1 0 24BitsAddress \n23   22 \n \nFigure 10 -45a Individual Block Lock ( QPI) \n \nCommand\n36H  A23-16     A15-8       A7-0       \n20    16    12     8      4      0      \n21    17    13     9      5      1       \n22    18    14    10     6      2     \n23    19    15    11     7      3          CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3)0      1      2      3      4       5      6      7       \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 87 of 105 10.46  Individual Block Unlock  (SBULK ) (39H) \nThe Individual Block Lock provides an alternative way to protect the memory array from adverse \nErase/Program. In order to use the Individual Block Locks, the WPS bit in Configure  Register must be set to 1. \nIf WPS=0, the write protection will be determined by the combination of CMP, BP [ 4:0] bits in the Status \nRegisters. The Individual Block Lock bits are volatile bits. The default values after device power up or after a \nReset are 1, so the entire memory array is being protected.  \nThe SBULK instruction will cancel the block (or sector) write protection state using AMAX -A16 or (AMAX -A12) \naddress bits to assign a 64Kbyte block (or 4K bytes sector) to be unprotected.  \nThe WREN (Write E nable) instruction is required before issuing SBULK instruction.  \nThe sequence of issuing SBULK instruction is: CS# goes low → send SBULK (39h) instruction  →send 3 -byte \naddress assign one block (or sector) to be protected on SI pin → CS# goes high. The CS# must go high \nexactly at the byte boundary, otherwise the instruction will be rejected and not be executed.  \nFigure 10 -46 Individual Block Unlock ( Command 39H)  \nCommand 0 1 2 3 4 5 6 7 \n39H CS# \nSCLK \nSI 8 9 29   30   31 \nMSB 2 1 0 24BitsAddress \n23   22 \n \nFigure 10 -46a Individual Block Unlock ( QPI) \n \nCommand\n39H  A23-16     A15-8       A7-0       \n20    16    12     8      4      0      \n21    17    13     9      5      1       \n22    18    14    10     6      2     \n23    19    15    11     7      3          CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3)0      1      2      3      4       5      6      7       \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 88 of 105 10.47  Read Block Lock Status  (RDBLK ) (3DH) \nThe Individual Block Lock provides an alternative way to protect the memory array from adverse \nErase/Program. In order to use the Individual Block Locks, the WPS bit in Configure  Register must be set to 1. \nIf WPS=0, the write protection will be determined by the combination of CMP, BP [ 4:0] bits in the Status \nRegisters. The Individual Block Lock bits are volatile bits. The default values after device power up or after a \nReset are 1, so the entire memory array is being protected.  \nThe RDBLOCK instruction is for reading the status of protection lock of a specified block (or sector), using \nAMAX -A16 (or AMAX -A12) address bits to assign a 64K bytes block (4K bytes sector) and read protec tion \nlock status bit which the first byte of Read -out cycle. The status bit is"1" to indicate that this block has be \nprotected, that user can read only but cannot write/program /erase this block. The status bit is "0" to indicate \nthat this block hasn\'t be protected, and user can read and write this block.  \nThe sequence of issuing RDBLOCK instruction is: CS# goes low → send RDBLOCK (3 Dh) instruction → send \n3-byte address to assign one block on SI pin → read block\'s protection lock status bit on SO pin → CS# goes \nhigh.  \nBoth SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction.  \nFigure 10 -47 Read Block Lock  Status  (Command 3DH)  \nCommand01234567\n3DHCS#\nSCLK\nSI\nSOHigh-Z8 9   10 28   29   30   31   32   33   34  35   36   37   38   39\nMSB3210 23    22   21\nMSB7654321024-bit address\nData Byte\nFigure 10 -47a Read Block Lock Status (QPI)  \n20    16    12     8      4      0       X     0     X      0    \n21    17    13     9      5      1      X     X     X     X    \n22    18    14    10     6      2      X     X     X     X    \n23    19    15    11     7      3      X     X     X     X         Command\n3DHCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD#(IO3)0      1      2      3      4       5      6      7       8      9      10   \n  A23-16     A15-8       A7-0          \nLock ValueIO switch from \ninput to output\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 89 of 105 10.48  Global  Block Lock  (GBLK ) (7EH) \nThe GBLK instruction is for enable the lock protection block of the whole chip. The WREN (Write Enable) \ninstruction is required before issuing GBLK instruction.  \nThe sequence of issuing GBLK instruction is: CS# goes low → send GBLK  (7Eh) instruction →CS# goes high.  \nBoth SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO [3:1] are "don\'t \ncare" in SPI mode.  \nThe CS# must go high exactly at the byte boundary, otherwise, the instruction will be reje cted and not be \nexecuted.  \nFigure 10 -48 Global Block Lock  (Command 7EH)  \nCommand 0 1 2 3 4 5 6 7 \n7EH CS# \nSCLK \nSI \nSO High-Z \nFigure 10 -48a Global Block Lock  (QPI)  \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n7EH0     1\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 90 of 105 10.49  Global Block Unlock  (GBULK ) (98H) \nThe GBULK instruction is for disable the lock protection block of the whole chip. The WREN (Write Enable) \ninstruction is required before issuing GBULK instruction.  \nThe sequence of issuing GBULK instruction is: CS# goes low → send GBULK (98h) instruction → CS# goes \nhigh.  \nBoth SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO [3:1] are "don\'t \ncare" in SPI mode.  \nThe CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be \nexecu ted. \nFigure 10 -49 Global Block Unlock ( Command 98H)  \nCommand 0 1 2 3 4 5 6 7 \n98H CS# \nSCLK \nSI \nSO High-Z \nFigure 10 -49a Global Block Unlock ( QPI) \nCS#\nSCLK\nSI(IO0)\nSO(IO1)\nWP#(IO2)\nHOLD#(IO3)Command\n98H0     1\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 91 of 105 10.50  Software Reset (RSTEN/RST)  (66H/99H)  \nThe Software Reset operation combines two instructions: Reset -Enable  (RSTEN) command and Reset (RST) \ncommand. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which \nmakes the device return to the default status as power on, except the EP_FAIL bit.  \nTo execute Reset command (R ST), the Reset -Enable (RSTEN) command must be executed first to perform \nthe Reset operation. If there is any other command to interrupt after the Reset -Enable command, the Reset -\nEnable will be invalid.  \nThe SIO [3:1] are "don\'t care".  \nIf the Reset command i s executed during program or erase operation, the operation will be disabled, the data \nunder processing could be damaged or lost.  \nFigure 10 -50 Software Reset Recovery  \n \nCS# \nMode\n  tReady66H 99H\nStand-by Mode\nFigure 10 -50a Reset Sequence  \n \nCommand 0 1 2 3 4 5 6 7 \n66H CS# \nSCLK \nSI \nSO High-Z Command 0 1 2 3 4 5 6 7 \n99H \nFigu re 10 -50b Reset Sequence ( QPI) \n \nCS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3) Command\n66H0     1   \nCommand\n99H0     1   \n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 92 of 105 10.51  RESET  \nDriving the RESET# pin low for a period of tRLRH or longer will reset the device. After reset cycle, the \ndevice is at the  following states:  \n- Standby mode  \n- All the volatile bits such as WEL/WIP/SRAM lock bit will return to the default status as power on.  \nIf the device is under programming or erasing, driving the RESET# pin low will also terminate the operation \nand data could be lost. During the resetting cycle, the SO data becomes high im pedance and the current will \nbe reduced to minimum . \nFigure 10 -51 RESET Timing  \n \nSCLK CS# \nRESET#\n  \n  \ntRLRH  \n  \ntREADY1/tREADY2 tRHtRStRHSL\n \nRESET Timing (Power On)  \nSymbol  Parameter  Min. Typ. Max.  Unit \ntRHSL  Reset# high before CS# low  1   us \ntRS Reset# setup time  15   ns \ntRH Reset# hold  time 15   ns \ntRLRH  Reset# low pulse width  1   us \ntREADY1  Reset Recovery time  30   us \n \nRESET Timing (Other Operation)  \nSymbol  Parameter  Min. Typ. Max.  Unit \ntRHSL  Reset# high before CS# low  1   us \ntRS Reset# setup time  15   ns \ntRH Reset# hold time  15   ns \ntRLRH  Reset# low pulse width  1   us \ntREADY2  Reset Recovery time  (except \nErase/WRSR/WRCR)    30 us \nReset Recovery time  (for \nErase/WRSR/WRCR)   8 12 ms \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 93 of 105 10.52  Read Unique ID (RUID ) (4BH)  \nThe Read Unique ID command accesses a factory -set read -only 128bit number that is unique to each \nPY25Qxx device. The Unique ID can be used in conjunction with user software methods to help prevent \ncopying or cloning of a system.  \nThe Read Unique ID command  sequence: CS# goes low →sending Read Unique ID command →Dummy \nByte1 →Dummy Byte2 →Dummy Byte3 →Dummy Byte4→128bit Unique ID Out →CS# goes high.  \nThe command sequence is show below.  \nFigure 10 -52 Read Unique ID  (RUID ) Sequence  (Command 4B h) \n \nCommand 0 1 2 3 4 5 6 7 \n4BH CS# \nSCLK \nSI \nSO High-Z 8  9   10 28   29   30   31 \n3 bytes dummy \nMSB   \n    3 128 bit unique serial number    \n127 1 0 2  CS# \nSCLK \nSI \nSO \n DummyByte 32   33   34   35   36   37   38   39   4041   42   43   164 165 166   \n126125124\n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 94 of 105 10.53  Read SFDP Mode (RDSFDP)  (5AH) \nThe Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the \nfunctional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These \nparameter tables can be interrogated by host system software to enable adjustments needed to accommodate \ndivergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC \nStandard, JESD68  on CFI.  \nThe sequence of issuing RDSFDP instruction is same as FREAD: CS# goes low→ send RDSFDP instruction \n(5Ah)  →send 3 address bytes on SI pin→ send 1 dummy byte on SI pin→ read SFDP code on SO→ to end \nRDSFDP operation can use CS# to high at any time du ring data out.  \nSFDP is a JEDEC Standard, JESD216B.  \nFigure 10 -53 Read Serial Flash Discoverable Parameter (RDSFDP) Sequence  \n \nCommand 0 1 2 3 4 5 6 7 \n5AH CS# \nSCLK \nSI \nSO High - Z 8  9   10 28   29   30   31 \n3 2 1 0 23   22    21 24-bit address \nMSB   \n6 5 4 3 2 1 0 Data Out1   \n7 6 5 4 3 2 1 0 7 \n6 5 7 Data Out2 CS# \nSCLK \nSI \nSO \nMSB DummyByte 32   33   34   35   36   37   38   39   4041   42   43   44   45   46   47\n \nFigure 10 -53a Read Serial Flash Discoverable Parameter (RDSFDP) Sequence ( QPI) \n CS# \nSCLK \nSI(IO0) \nSO(IO1) \nWP#(IO2) \nHOLD#(IO3)Command\n5AH  A23-16     A15-8       A7-0                 Dummy*    IO switch from \ninput to output\n Byte1      Byte2*“Set Read Parameters” command (C0H) \ncan set the number of dummy clocks20    16    12     8      4      0                                         4      0      4      0      4\n21    17    13     9      5      1                                         5      1      5      1      5\n22    18    14    10     6      2                                         6      2      6      2      6      \n23    19    15    11     7      3                                         7      3      7      3      70      1      2      3      4       5      6      7      8      9                17    18    19    20    21\n \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 95 of 105  Serial Flash Discoverable Parameter (SFDP) Table  \nTable   Signature and Parameter Identification Data Values\n Description Comment Add(H) \n(Byte) DW Add \n(Bit)\n Data Data \nSFDP Signature Fixed:50444653H 00H 07:00 53H 53H \n01H 15:08 46H 46H \n02H 23:16 44H 44H \n03H 31:24 50H 50H \nSFDP Minor Revision Number Start from 00H 04H 07:00 00H 00H \nSFDP Major Revision Number Start from 01H 05H 15:08 01H 01H \nNumber of Parameters Headers Start from 00H 06H 23:16 01H 01H \nUnused Contains 0xFFH and can never be \nchanged 07H 31:24 FFH FFH \nID number (JEDEC) 00H: It indicates a JEDEC specified \nheader 08H 07:00 00H 00H \nParameter Table Minor Revision \nNumber Start from 0x00H 09H 15:08 00H 00H \nParameter Table Major Revision \nNumber Start from 0x01H 0AH 23:16 01H 01H \nParameter Table Length \n(in double word) How many DWORDs in the \nParameter table 0BH\n 31:24 09H 09H \nParameter Table Pointer (PTP) First address of JEDEC Flash \nParameter table 0CH 07:00 30H 30H \n0DH 15:08 00H 00H \n0EH 23:16 00H 00H \nUnused Contains 0xFFH and can never be \nchanged 0FH 31:24 FFH FFH \nID Number \n(PUYADevice Manufacturer ID) It is indicates PUYA  \nmanufacturer ID 10H 07:00 85H 85H \nParameter Table Minor Revision \nNumber Start from 0x00H 11H 15:08 00H 00H \nParameter Table Major Revision \nNumber Start from 0x01H 12H 23:16 01H 01H \nParameter Table Length \n(in double word) How many DWORDs in the \nParameter table 13H 31:24 03H 03H \nParameter Table Pointer (PTP) First address of PUYA Flash  \nParameter table 14H 07:00 60H 60H \n15H 15:08 00H 00H \n16H 23:16 00H 00H \nUnused Contains 0xFFH and can never be \nchanged 17H 31:24 FFH FFH \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 96 of 105 \nTable     Parameter Table (0): JEDEC Flash Parameter Tables\nDescription Comment Add(H) \n(Byte) DW Add \n(Bit\n) Data Data \nBlock/Sector Erase Size 00: Reserved; 01: 4KB erase; \n10: Reserved; \n11: not support 4KB erase \n30H 01:00 01b \nE5H Write Granularity 0: 1Byte, 1: 64Byte or larger 02 1b \nWrite Enable Instruction \nRequested for Writing to Volatile \nStatus Registers 0: Nonvolatile status bit \n1: Volatile status bit \n(BP status register bit) 03 0b \nWrite Enable Opcode Select for \nWriting to Volatile Status Registers 0: Use 50H Opcode, \n1: Use 06H Opcode, \nNote: If target flash status register is \nNonvolatile, then bits 3 and 4 must \nbe set to 00b. 04 0b \nUnused Contains 111b and can never be \nchanged 07:05 111b \n4KB Erase Opcode 31H 15:08 20H 20H \n(1-1-2) Fast Read 0=Not support, 1=Support \n32H 16 1b \nF9H Address Bytes Number used in \naddressing flash array 00: 3Byte only, 01: 3 or 4Byte, \n10: 4Byte only, 11: Reserved 18:17 00b \nDouble Transfer Rate (DTR) \nclocking 0=Not support, 1=Support 19 1b \n(1-2-2) Fast Read 0=Not support, 1=Support 20 1b \n(1-4-4) Fast Read 0=Not support, 1=Support 21 1b \n(1-1-4) Fast Read 0=Not support, 1=Support 22 1b \nUnused 23 1b \nUnused 33H 31:24 FFH FFH \nFlash Memory Density 37H:34H 31:00 07FFFFFFH \n(1-4-4) Fast Read Number of Wait \nstates 0 0000b: Wait states (Dummy \nClocks) not support \n38H 04:00 00100b \n44H \n(1-4-4) Fast Read Number of \nMode Bits 000b:Mode Bits not support 07:05 010b \n(1-4-4) Fast Read Opcode 39H 15:08 EBH EBH \n(1-1-4) Fast Read Number of Wait \nstates 0 0000b: Wait states (Dummy \nClocks) not support \n3AH 20:16 01000b \n08H \n(1-1-4) Fast Read Number of \nMode Bits 000b:Mode Bits not support 23:21 000b \n(1-1-4) Fast Read Opcode 3BH 31:24 6BH 6BH \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 97 of 105 \n \nDescription  Comment  Add(H) \n(Byte ) DW Add  \n(Bit) Data Data \n(1-1-2) Fast Read Number of Wait             0 0000 b: Wait states (Dummy \nstates  Clocks ) not support  \n3CH 04:00 01000 b \n08H \n(1-1-2) Fast Read Number  \nof Mode Bits  000b: Mode Bits not support  07:05 000b \n(1-1-2) Fast Read Opcode  3DH 15:08 3BH 3BH\n \n(1-2-2) Fast Read Number  \nof Wait states  0 0000 b: Wait states (Dummy  \nClocks ) not support  \n3EH 20:16 00000 b \n80H \n(1-2-2) Fast Read Number  \nof Mode Bits  000b: Mode Bits not support  23:21 100b \n(1-2-2) Fast Read Opcode  3FH 31:24 BBH BBH \n(2-2-2) Fast Read  0=not support      1=support\n \n40H 00 0b \nFEH Unused  03:01 111b \n(4-4-4) Fast Read  0=not support      1=support\n 04 1b \nUnused  07:05 111b \nUnused  43H:41H 31:08 0xFFH  0xFFH  \nUnused  45H:44H 15:00 0xFFH  0xFFH  \n(2-2-2) Fast Read Number  \nof Wait states  0 0000 b: Wait states (Dummy  \nClocks ) not support  \n46H 20:16 00000 b \n00H \n(2-2-2) Fast Read Number  \nof Mode Bits  000b: Mode Bits not support  23:21 000b \n(2-2-2) Fast Read Opcode  47H 31:24 FFH FFH \nUnused  49H:48H 15:00 0xFFH  0xFFH  \n(4-4-4) Fast Read Number of Wait             0 0000 b: Wait states (Dummy \nstates  Clocks ) not support  \n4AH 20:16 00100 b \n44H \n(4-4-4) Fast Read Number  \nof Mode Bits  000b: Mode Bits not support  23:21 010b \n(4-4-4) Fast Read Opcode  4BH\n 31:24 EBH EBH \nSector Type 1 Size Sector /block size =2^N bytes  \n0x00b: this sector type don  t exist 4CH 07:00 0CH 0CH \nSector Type 1 erase Opcode  4DH 15:08 20H 20H \nSector Type 2 Size Sector /block size =2^N bytes  \n0x00b: this sector type don  t exist 4EH 23:16 0FH 0FH \nSector Type 2 erase Opcode  4FH 31:24 52H 52H \nSector Type 3 Size Sector /block size =2^N bytes  \n0x00b: this sector type don  t exist 50H 07:00 10H 10H \nSector Type 3 erase Opcode  51H 15:08 D8H D8H \nSector Type 4 Size Sector /block size =2^N bytes  \n0x00b: this sector type don  t exist 52H 23:16 00H 00H \nSector Type 4 erase Opcode  53H 31:24 81H 81H  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 98 of 105 \nTable    Parameter Table (1): PUYA Flash Parameter Tables\n \nDescription  Comment  Add(H) \n(Byte ) DW Add  \n(Bit)\n Data Data \nVcc Supply Maximum Voltage  2000 H=2.000V \n2700 H=2.700V \n3600 H=3.600V 61H:60H 15:00 3600 H 3600 H \nVcc Supply Minimum Voltage  1650 H=1.650V \n2250 H=2.250V \n2350 H=2.350V \n2700 H=2.700V 63H:62H 31:16 2700 H 2700 H \nHW Reset # pin 0=not support    1=support \n65H:64H 00 0b \nF99EH HW Hold # pin 0=not support    1=support\n 01 1b \nDeep Power Down Mode  0=not support    1=support\n 02 1b \nSW Reset  0=not support    1=support\n 03 1b \nSW Reset Opcode  Should be issue Reset Enable (66H) \nbefore Reset cmd . 11:04 1001 1001 b \n(99H) \nProgram Suspend /Resume  0=not support    1=support 12 1b \nErase Suspend /Resume  0=not support    1=support 13 1b \nUnused  14 1b \nWrap Around Read mode  0=not support    1=support 15 1b \nWrap -Around Read mode Opcode  66H 23:16 77H 77H \nWrap -Around Read data length  08H:support 8B wrap -around read  \n16H:8B&16B \n32H:8B&16B&32B \n64H:8B&16B&32B&64B 67H 31:24 64H 64H \nIndividual block lock  0=not support    1=support \n6BH:68H 00 1b \nE8D9H Individual block lock bit  \n(Volatile /Nonvolatile ) 0=Volatile      \n1=Nonvolatile  01 0b \nIndividual block lock Opcode  09:02 36H \nIndividual block lock Volatile  \nprotect bit default protect status  0=protect      1=unprotect\n 10 0b \nSecured OTP  0=not support    1=support 11 1b \nRead Lock  0=not support    1=support\n 12 0b \nPermanent Lock  0=not support    1=support\n 13 1b \nUnused  15:14 11b \nUnused  31:16 FFFFH  FFFFH   \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 99 of 105 11 Ordering Information  \nPY= Puya Semiconductor PY25 Q128 A – SU H– I T\nCompany Designator\n25 = SPI interface flash Product Family\nQ=  Q serialProduct Serial\n128 = 128MbMemory Density\nA = GEGeneration\nPackage Type\nH: RoHS Compliant , Halogen -free, Antimony -free Plating Technology\nI = -40 ~ 85CDevice GradeSS = SOP8 150 mil                 SU  = SOP8 208 mil\nWX = WSON 8 6x5x0.75mm QV = USON 8 4x4x0.45mm\nWF = WAFER\nT = TUBEPacking Type\nR = TAPE & REEL\nY = TRAYH\nH = 2.7V~3.6VOperation Voltage\nW = WAFER\n \n \n  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 100 of 105 12 Valid Part Numbers and Top Marking  \nThe following table provides the valid part numbers for the PY25Q128HA  Flash Memory. Please contact \nPUYA  for specific availability by density and package type. PUYA  Flash memories use a 1 4-digit Product \nNumber for ordering.  \nPackage Type  Product Number  Density  Top Side \nMarking  Temp.  Packing \nType  \nSS \nSOP8 208mil  PY25Q128HA -SSH-IT 128M-bit PY25Q128HA  \nxxxxxx x 85C Tube  \nSS \nSOP8 208mil  PY25Q128HA -SSH-IR 128M-bit PY25Q128HA  \nxxxxxx x 85C Reel \nSU \nSOP8 208mil  PY25Q128HA -SUH -IT 128M-bit PY25Q128HA  \nxxxxxx x 85C Tube  \nSU \nSOP8 208mil  PY25Q128HA -SUH -IR 128M-bit PY25Q128HA  \nxxxxxx x 85C Reel \nSU \nSOP8 208mil  PY25Q128HA-SUH - IY 128M-bit PY25Q128HA \nxxxxxxx  85C Tray \nWX \nWSON8 6x5mm  PY25Q128HA -WXH -IR 128M-bit PY25Q128HA  \nxxxxxx x 85C Reel \nQV            \nUSON 8 4x4mm PY25Q128HA-QVH - IR 128M-bit Y128A  \nxxxx 85C Reel  \nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 101 of 105 13 Package Information  \n13.1 8-Lead SOP ( 150mil)  \n  \nSymbol Min Typ Max\nA\nA1\nb\nD\nE\nE1\nLe\nNote：1. Dimensions are not to scale0.100\n0.310\n4.800\n5.800\n3.800\n0.4004.900\n6.000\n     1.2701.750\n0.250\n0.510\n5.000\n6.200\n4.000\n1.270Common Dimensions\n(Unit of Measure=millimeters)\n3.900\n    1.050 L1A2 1.250\nCA1\nL1 LA\nA2\nA1θ\nθ 0 8°c 0.170 0.250D\nA3\nhE1\nE\nbe8\nh 0.25 0.501\nDRAWING NO. REV\n1.0 QRPD-0004\nTITLE\nPuya SOP8 （150mil）POD\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 102 of 105 13.2 8-Lead SOP(208mil)  \n  \nSymbol Min Typ Max\nA\nA1\nb\nD\nE\nE1\nLe\nNote：1. Dimensions are not to scale0.050\n0.310\n5.130\n7.800\n5.180\n0.5005.230\n7.900\n     1.2702.150\n0.250\n0.510\n5.330\n8.000\n5.380\n0.800Common Dimensions\n(Unit of Measure=millimeters)\n5.280\n    1.310 L1A2 1.700\nCA1\nL1 LA\nA2\nA1θ\nθ 0 8°c 0.150 0.250D\nE1\nE\nbe8\n1.9001\nDRAWING NO. REV\n1.0 QRPD-0005\nTITLE\nPuya SOP8(208MIL) POD\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 103 of 105 13.3 8-Land  WSON(6x5x0.75mm)  \n \n \n \nDRAWING NO. REV\n1.0 QRPD-0015\nTITLESymbol Min Typ Max\nA\nA1\nb\nD\nD2\nE\nE2\nLe\nNd\nNote：1. Dimensions are not to scale0.700\n0.000\n0.350\n4.900\n5.900\n3.300\n0.5500.750\n0.020\n0.400\n5.000\n4.000\n6.000\n1.27BSC0.800\n0.050\n0.450\n5.100\n6.100\n3.500\n0.650Common Dimensions\n(Unit of Measure=millimeters)\n3.400\n0.600\n     3.81BSC3.900 4.100\n0.180 0.250 0.203 cTOP VIEW\nSIDE VIEWBOTTOM VIEW\nb1 0.250REFPin1D\nEc\nA1\nANdL\nD2E2\ne b b1\nPuya WSON8L 6x5X0.75-1.27PITCH POD    -     -\n    -     -hh\nh 0.350     0.300     0.400\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 104 of 105 13.4 8-Land  USON( 4x4x0.45mm)  \n \nDRAWING NO. REV\n1.0 QRPD-0014\nTITLENote：1. Dimensions are not to scaleCommon Dimensions\n(Unit of Measure=millimeters)TOP VIEW\nSIDE VIEWBOTTOM VIEW\nPuya USON8L 4x4X0.45-0.8PITCH PODD\nE\nPin1\nE2D2Lb\ne\nSymbol Min Typ Max\nA\nA1\nc\nb\nb1\nD\nE\nLe\nD2E20.400\n0.000\n0.100\n0.350\n2.2000.450\n0.020\n0.150\n0.200\n4.000\n0.800BSC0.500\n0.050\n0.250\n0.450\n2.4004.000\n0.400\n3.0000.150 0.250\n2.300\n2.900 3.1004.100\n4.1003.900\n3.900c\nAA1b1\n0.300 0.250 0.350\nPY25Q128HA Datasheet V1.2  \nPuya Semiconductor  Page 105 of 105 14 Revision History  \nRev. Date  Description  Note  \nV1.0 2021-09-18 Page10, change the read/program/erase , ISB current value  based  on \ntesting result  \nPage12, FREAD,4READ, BURST READ 4 dummy cycles, read \nfrequency were changed to 70Mhz from 85Mhz   - \nV1.1 2021-11-02 Add USON  4*4*0.45 Packaging  Chart \nUpdate  generation  “A” meaning  - \nV1.2 2022-08-11 Add SOP 8 150 mil package type  \nCorrect  Top Side Marking  of QV  \nUpdate SOP8 208mil , WSON 6x5x0.75,USON 4x4x0.45  POD , delete \nSOP16(300mil) and VSOP8(208 mil)  POD  - \n \n \nIMPORTANT NOTICE  \nPuya  Semiconductor reserves the right to make changes without further notice to any \nproducts or specifications herein. Puya  Semiconductor does not assume any \nresponsibility for use of any its products for any particular purpose, nor does Puya  \nSemiconductor ass ume any liability arising out of the application or use of any its \nproducts or circuits. Puya  Semiconductor does not convey any license under its patent \nrights or other rights nor the rights of others.   \nPuya Semiconductor Co. , Ltd. \n \n \n'}]
!==============================================================================!
### Component Summary: PY25Q128HA-SUH-IR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.7V to 3.6V
  - Maximum Operation Voltage: 4.0V
- **Current Ratings**:
  - Read Current: Up to 13 mA (at 133 MHz)
  - Program Current: Up to 9 mA
  - Erase Current: Up to 12 mA
  - Standby Current: 15 µA
  - Deep Power Down Current: 0.2 µA
- **Power Consumption**: 
  - Active Read: 3.0 mA to 13 mA depending on frequency and I/O mode
  - Active Program or Erase: 10 mA
- **Operating Temperature Range**: -40°C to +85°C
- **Package Type**: 
  - 8-Land WSON (6x5x0.75 mm)
  - 8-Land USON (4x4x0.45 mm)
  - 8-Lead SOP (150 mil and 208 mil)
- **Special Features**:
  - Ultra-low power consumption
  - Supports X1, X2, X4 Multi I/O, QPI, and DTR modes
  - High reliability with 100K program/erase cycles and 20-year data retention
  - Hardware controlled locking of protected sectors
  - One-Time Programmable (OTP) security registers
  - 128-bit unique ID for each device
- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E: Level 1

#### Description:
The **PY25Q128HA** is an ultra-low power, 128M-bit serial multi-I/O flash memory device designed for high-volume consumer applications. It features a flexible architecture that allows for efficient code and data storage, making it suitable for applications where program code is executed from embedded or external RAM. The device supports various modes of operation, including standard SPI, dual SPI, quad SPI, and QPI, enabling high-speed data transfer.

#### Typical Applications:
- **Data Storage**: Ideal for applications requiring efficient data storage and retrieval, such as consumer electronics, IoT devices, and automotive systems.
- **Firmware Storage**: Used for storing firmware in embedded systems, allowing for easy updates and modifications.
- **Code Execution**: Suitable for applications where code execution is performed directly from flash memory, reducing the need for additional RAM.
- **Security Applications**: The OTP security registers can be utilized for unique device serialization and secure key storage, enhancing the security of the system.

This component is particularly advantageous in scenarios where low power consumption and high reliability are critical, making it a preferred choice for modern electronic designs.