// Seed: 1871193794
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  assign id_1 = -1;
  tri id_5, id_6, id_7;
  uwire id_8 = id_5, id_9, id_10;
  wire id_11;
  specify
    (id_12, id_13 *> id_14) = (id_6 == id_9);
    specparam id_15 = 1;
    (id_16 *> id_17) = 1;
  endspecify
  module_0 modCall_1 (
      id_6,
      id_12
  );
  wire id_18;
endmodule
