//This is a code snippet showing the implementation of a calculator module in Verilog

module calculator (

input [7:0] operand1, //declaring input port for first operand
input [7:0] operand2, //declaring input port for second operand
input [3:0] operation, //declaring input port for operation selection
output reg [15:0] result, //declaring output port for result
output reg [3:0] status //declaring output port for status

);

//Performing arithmetic operation based on operand1, operand2 and operation selection
always @ (operand1, operand2, operation) begin 
  case (operation)
    4'b0000: result = operand1 + operand2; //addition
    4'b0001: result = operand1 - operand2; //subtraction
    4'b0010: result = operand1 * operand2; //multiplication
    4'b0011: result = operand1 / operand2; //division
    4'b0100: result = operand1 % operand2; //modulo
    default: result = 16'b0; //if invalid operation is selected, result is set to 0
  endcase
end

//Checking for overflow and setting status accordingly
always @(result) begin
  if (result > 16'b1111111111111111) begin
    status = 4'b0001; //overflow occurred
  end else begin
    status = 4'b0000; //no overflow occurred
  end
end

endmodule