Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ADC_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADC_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADC_test"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : ADC_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/DCM32to27.vhd" in Library work.
Architecture behavioral of Entity dcm32to27 is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_Control.vhd" in Library work.
Entity <adc_control> compiled.
Entity <adc_control> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_test.vhd" in Library work.
Architecture behavioral of Entity adc_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ADC_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM32to27> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADC_Control> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ADC_test> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_test.vhd" line 53: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM32to27'.
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_test.vhd" line 53: Unconnected output port 'CLK0_OUT' of component 'DCM32to27'.
Entity <ADC_test> analyzed. Unit <ADC_test> generated.

Analyzing Entity <DCM32to27> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM32to27>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM32to27>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM32to27>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM32to27>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLKFX_DIVIDE =  32" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLKFX_MULTIPLY =  27" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLKIN_PERIOD =  31.2500000000000000" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM32to27>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM32to27>.
Entity <DCM32to27> analyzed. Unit <DCM32to27> generated.

Analyzing Entity <ADC_Control> in library <work> (Architecture <behavioral>).
INFO:Xst:1432 - Contents of array <config_vector> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <config_vector> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <config_vector> in unit <ADC_Control> has a constant value of 0011000111110010 during circuit operation. The register is replaced by logic.
Entity <ADC_Control> analyzed. Unit <ADC_Control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ADC_Control>.
    Related source file is "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_Control.vhd".
    Found 16x1-bit ROM for signal <$varindex0000> created at line 60.
    Found 32-bit down counter for signal <bit_count>.
    Found 32-bit up counter for signal <ck_divider>.
    Found 1-bit register for signal <ctrl_ck_signal>.
    Found 1-bit register for signal <ctrl_data_signal>.
    Found 1-bit register for signal <ctrl_sel_signal>.
    Found 32-bit comparator lessequal for signal <ctrl_sel_signal$cmp_le0000> created at line 56.
    Found 1-bit register for signal <state<0>>.
    Found 32-bit comparator greater for signal <state_0$cmp_gt0000> created at line 56.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ADC_Control> synthesized.


Synthesizing Unit <DCM32to27>.
    Related source file is "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/DCM32to27.vhd".
Unit <DCM32to27> synthesized.


Synthesizing Unit <ADC_test>.
    Related source file is "D:/GitHub/VHDL_Modules/Digital Snake Wing/ADC_Test/ADC_test.vhd".
Unit <ADC_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 4
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ADC_Control>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ADC_Control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ADC_test> ...

Optimizing unit <ADC_Control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADC_test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ADC_test.ngr
Top Level Output File Name         : ADC_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 251
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 34
#      LUT2_L                      : 1
#      LUT3                        : 34
#      LUT4                        : 11
#      MUXCY                       : 70
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 68
#      FDCE                        : 32
#      FDE                         : 35
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 9
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 6
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       59  out of   4656     1%  
 Number of Slice Flip Flops:             68  out of   9312     0%  
 Number of 4 input LUTs:                115  out of   9312     1%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of     66    13%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
CK32                               | Inst_DCM32to27/DCM_SP_INST:CLKFX| 68    |
-----------------------------------+---------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                   | Load  |
---------------------------------------------------------------+-----------------------------------+-------+
Inst_ADC_Control/RESET_inv(Inst_ADC_Control/RESET_inv1_INV_0:O)| NONE(Inst_ADC_Control/bit_count_0)| 33    |
---------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.208ns (Maximum Frequency: 161.086MHz)
   Minimum input arrival time before clock: 5.425ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: 5.753ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK32'
  Clock period: 6.208ns (frequency: 161.086MHz)
  Total number of paths / destination ports: 3903 / 104
-------------------------------------------------------------------------
Delay:               7.357ns (Levels of Logic = 11)
  Source:            Inst_ADC_Control/ck_divider_8 (FF)
  Destination:       Inst_ADC_Control/ctrl_data_signal (FF)
  Source Clock:      CK32 rising 0.8X
  Destination Clock: CK32 rising 0.8X

  Data Path: Inst_ADC_Control/ck_divider_8 to Inst_ADC_Control/ctrl_data_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  Inst_ADC_Control/ck_divider_8 (Inst_ADC_Control/ck_divider_8)
     LUT4:I0->O            1   0.704   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_lut<0> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<0> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<1> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<2> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<3> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<4> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<5> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<6> (Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          36   0.459   1.298  Inst_ADC_Control/ck_divider_cmp_eq0000_wg_cy<7> (Inst_ADC_Control/ck_divider_cmp_eq0000)
     LUT3:I2->O            2   0.704   0.482  Inst_ADC_Control/ctrl_data_signal_and000011 (Inst_ADC_Control/ctrl_sel_signal_and0000)
     LUT3:I2->O            1   0.704   0.420  Inst_ADC_Control/ctrl_data_signal_and00001 (Inst_ADC_Control/ctrl_data_signal_and0000)
     FDE:CE                    0.555          Inst_ADC_Control/ctrl_data_signal
    ----------------------------------------
    Total                      7.357ns (4.535ns logic, 2.822ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK32'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.425ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       Inst_ADC_Control/ctrl_data_signal (FF)
  Destination Clock: CK32 rising 0.8X

  Data Path: RESET to Inst_ADC_Control/ctrl_data_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.218   1.342  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.704   0.482  Inst_ADC_Control/ctrl_data_signal_and000011 (Inst_ADC_Control/ctrl_sel_signal_and0000)
     LUT3:I2->O            1   0.704   0.420  Inst_ADC_Control/ctrl_data_signal_and00001 (Inst_ADC_Control/ctrl_data_signal_and0000)
     FDE:CE                    0.555          Inst_ADC_Control/ctrl_data_signal
    ----------------------------------------
    Total                      5.425ns (3.181ns logic, 2.244ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK32'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            Inst_ADC_Control/ctrl_ck_signal (FF)
  Destination:       CTRL_CK (PAD)
  Source Clock:      CK32 rising 0.8X

  Data Path: Inst_ADC_Control/ctrl_ck_signal to CTRL_CK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  Inst_ADC_Control/ctrl_ck_signal (Inst_ADC_Control/ctrl_ck_signal)
     OBUF:I->O                 3.272          CTRL_CK_OBUF (CTRL_CK)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.753ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       LED1 (PAD)

  Data Path: RESET to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.218   1.263  RESET_IBUF (RESET_IBUF)
     OBUF:I->O                 3.272          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      5.753ns (4.490ns logic, 1.263ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 

Total memory usage is 285844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

