// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module OthersEntry_172(
  input         clock,
  input         reset,
  input         io_commonIn_flush_valid,
  input         io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]  io_commonIn_flush_bits_robIdx_value,
  input         io_commonIn_flush_bits_level,
  input         io_commonIn_enq_valid,
  input         io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]  io_commonIn_enq_bits_status_robIdx_value,
  input         io_commonIn_enq_bits_status_fuType_16,
  input         io_commonIn_enq_bits_status_fuType_17,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2,
  input  [2:0]  io_commonIn_enq_bits_status_srcStatus_0_exuSources_value,
  input         io_commonIn_enq_bits_status_srcStatus_0_useRegCache,
  input  [4:0]  io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx,
  input         io_commonIn_enq_bits_status_issued,
  input  [1:0]  io_commonIn_enq_bits_status_issueTimer,
  input  [11:0] io_commonIn_enq_bits_imm,
  input  [8:0]  io_commonIn_enq_bits_payload_fuOpType,
  input         io_commonIn_enq_bits_payload_rfWen,
  input  [3:0]  io_commonIn_enq_bits_payload_selImm,
  input  [7:0]  io_commonIn_enq_bits_payload_pdest,
  input         io_commonIn_enq_bits_payload_sqIdx_flag,
  input  [5:0]  io_commonIn_enq_bits_payload_sqIdx_value,
  input         io_commonIn_wakeUpFromWB_3_valid,
  input         io_commonIn_wakeUpFromWB_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_3_bits_pdest,
  input         io_commonIn_wakeUpFromWB_2_valid,
  input         io_commonIn_wakeUpFromWB_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_2_bits_pdest,
  input         io_commonIn_wakeUpFromWB_1_valid,
  input         io_commonIn_wakeUpFromWB_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_1_bits_pdest,
  input         io_commonIn_wakeUpFromWB_0_valid,
  input         io_commonIn_wakeUpFromWB_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_6_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_6_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_6_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_5_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_5_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_5_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_4_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_4_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_4_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_3_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_2_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_1_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_1_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_0_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_0_bits_rcDest,
  input         io_commonIn_og0Cancel_0,
  input         io_commonIn_og0Cancel_2,
  input         io_commonIn_og0Cancel_4,
  input         io_commonIn_og0Cancel_6,
  input         io_commonIn_ldCancel_0_ld2Cancel,
  input         io_commonIn_ldCancel_1_ld2Cancel,
  input         io_commonIn_ldCancel_2_ld2Cancel,
  input         io_commonIn_deqSel,
  input         io_commonIn_issueResp_valid,
  input  [1:0]  io_commonIn_issueResp_bits_resp,
  input         io_commonIn_transSel,
  output        io_commonOut_valid,
  output        io_commonOut_issued,
  output        io_commonOut_canIssue,
  output [34:0] io_commonOut_fuType,
  output [3:0]  io_commonOut_dataSources_0_value,
  output [2:0]  io_commonOut_exuSources_0_value,
  output        io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_entry_bits_status_robIdx_value,
  output        io_commonOut_entry_bits_status_fuType_16,
  output        io_commonOut_entry_bits_status_fuType_17,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [4:0]  io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx,
  output [11:0] io_commonOut_entry_bits_imm,
  output [8:0]  io_commonOut_entry_bits_payload_fuOpType,
  output        io_commonOut_entry_bits_payload_rfWen,
  output [3:0]  io_commonOut_entry_bits_payload_selImm,
  output [7:0]  io_commonOut_entry_bits_payload_pdest,
  output        io_commonOut_entry_bits_payload_sqIdx_flag,
  output [5:0]  io_commonOut_entry_bits_payload_sqIdx_value,
  output        io_commonOut_cancelBypass,
  output [1:0]  io_commonOut_issueTimerRead,
  output        io_commonOut_enqReady,
  output        io_commonOut_transEntry_valid,
  output        io_commonOut_transEntry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_transEntry_bits_status_robIdx_value,
  output        io_commonOut_transEntry_bits_status_fuType_16,
  output        io_commonOut_transEntry_bits_status_fuType_17,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_0_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [2:0]  io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache,
  output [4:0]  io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx,
  output        io_commonOut_transEntry_bits_status_issued,
  output [1:0]  io_commonOut_transEntry_bits_status_issueTimer,
  output [11:0] io_commonOut_transEntry_bits_imm,
  output [8:0]  io_commonOut_transEntry_bits_payload_fuOpType,
  output        io_commonOut_transEntry_bits_payload_rfWen,
  output [3:0]  io_commonOut_transEntry_bits_payload_selImm,
  output [7:0]  io_commonOut_transEntry_bits_payload_pdest,
  output        io_commonOut_transEntry_bits_payload_sqIdx_flag,
  output [5:0]  io_commonOut_transEntry_bits_payload_sqIdx_value
);

  wire        wakeupVec_0_3;
  wire        wakeupVec_0_2;
  wire        wakeupVec_0_1;
  wire        wakeupVec_0_0;
  wire [6:0]  _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out;
  reg         validReg_last_REG;
  reg         entryReg_status_robIdx_flag;
  reg  [7:0]  entryReg_status_robIdx_value;
  reg         entryReg_status_fuType_16;
  reg         entryReg_status_fuType_17;
  reg  [7:0]  entryReg_status_srcStatus_0_psrc;
  reg  [3:0]  entryReg_status_srcStatus_0_srcType;
  reg         entryReg_status_srcStatus_0_srcState;
  reg  [3:0]  entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_0;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_1;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_2;
  reg  [2:0]  entryReg_status_srcStatus_0_exuSources_value;
  reg         entryReg_status_srcStatus_0_useRegCache;
  reg  [4:0]  entryReg_status_srcStatus_0_regCacheIdx;
  reg         entryReg_status_issued;
  reg  [1:0]  entryReg_status_issueTimer;
  reg  [11:0] entryReg_imm;
  reg  [8:0]  entryReg_payload_fuOpType;
  reg         entryReg_payload_rfWen;
  reg  [3:0]  entryReg_payload_selImm;
  reg  [7:0]  entryReg_payload_pdest;
  reg         entryReg_payload_sqIdx_flag;
  reg  [5:0]  entryReg_payload_sqIdx_value;
  wire        common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire        srcCancelByLoad =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_2[1];
  wire [1:0]  srcLoadDependencyOut_0_0 =
    {entryReg_status_srcStatus_0_srcLoadDependency_0[0], 1'h0};
  wire [1:0]  srcLoadDependencyOut_0_1 =
    {entryReg_status_srcStatus_0_srcLoadDependency_1[0], 1'h0};
  wire [1:0]  srcLoadDependencyOut_0_2 =
    {entryReg_status_srcStatus_0_srcLoadDependency_2[0], 1'h0};
  assign wakeupVec_0_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_0_bits_rfWen;
  assign wakeupVec_0_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_1_bits_rfWen;
  assign wakeupVec_0_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_2_bits_rfWen;
  assign wakeupVec_0_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_3_bits_rfWen;
  wire        wakeupVec_0_4 =
    io_commonIn_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_4_bits_rfWen;
  wire        wakeupVec_0_5 =
    io_commonIn_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_5_bits_rfWen;
  wire        wakeupVec_0_6 =
    io_commonIn_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_6_bits_rfWen;
  wire        hasWakeupIQ_srcWakeupByIQ_0_0 =
    wakeupVec_0_0 & ~(io_commonIn_og0Cancel_0 & io_commonIn_wakeUpFromIQ_0_bits_is0Lat);
  wire        hasWakeupIQ_srcWakeupByIQ_0_1 =
    wakeupVec_0_1 & ~(io_commonIn_og0Cancel_2 & io_commonIn_wakeUpFromIQ_1_bits_is0Lat);
  wire        hasWakeupIQ_srcWakeupByIQ_0_2 = wakeupVec_0_2 & ~io_commonIn_og0Cancel_4;
  wire        hasWakeupIQ_srcWakeupByIQ_0_3 = wakeupVec_0_3 & ~io_commonIn_og0Cancel_6;
  wire        wakeupByIQ =
    (|{wakeupVec_0_6,
       wakeupVec_0_5,
       wakeupVec_0_4,
       hasWakeupIQ_srcWakeupByIQ_0_3,
       hasWakeupIQ_srcWakeupByIQ_0_2,
       hasWakeupIQ_srcWakeupByIQ_0_1,
       hasWakeupIQ_srcWakeupByIQ_0_0})
    & ~(wakeupVec_0_0
        & (io_commonIn_ldCancel_0_ld2Cancel
           & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_commonIn_ldCancel_1_ld2Cancel
           & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_commonIn_ldCancel_2_ld2Cancel
           & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_0_1
        & (io_commonIn_ldCancel_0_ld2Cancel
           & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_commonIn_ldCancel_1_ld2Cancel
           & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_commonIn_ldCancel_2_ld2Cancel
           & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_0_2
        & (io_commonIn_ldCancel_0_ld2Cancel
           & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_commonIn_ldCancel_1_ld2Cancel
           & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_commonIn_ldCancel_2_ld2Cancel
           & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_0_3
        & (io_commonIn_ldCancel_0_ld2Cancel
           & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_commonIn_ldCancel_1_ld2Cancel
           & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_commonIn_ldCancel_2_ld2Cancel
           & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire        entryUpdate_status_srcStatus_0_srcState =
    entryReg_status_srcStatus_0_srcState & ~srcCancelByLoad
    | (|{io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_3_bits_rfWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_2_bits_rfWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_1_bits_rfWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_0_bits_rfWen & io_commonIn_wakeUpFromWB_0_valid})
    | wakeupByIQ;
  wire        _entryUpdate_status_srcStatus_0_dataSources_value_T =
    entryReg_status_srcStatus_0_dataSources_value == 4'h2;
  wire [6:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     hasWakeupIQ_srcWakeupByIQ_0_3,
     hasWakeupIQ_srcWakeupByIQ_0_2,
     hasWakeupIQ_srcWakeupByIQ_0_1,
     hasWakeupIQ_srcWakeupByIQ_0_0};
  wire [2:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T_17 =
    _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[6:4]
    | _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[2:0];
  wire [2:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T_22 =
    {|(_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[6:3]),
     |(_entryUpdate_status_srcStatus_0_exuSources_value_T_17[2:1]),
     _entryUpdate_status_srcStatus_0_exuSources_value_T_17[2]
       | _entryUpdate_status_srcStatus_0_exuSources_value_T_17[0]};
  wire [1:0]  _GEN =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0}
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0}
         : 2'h0) | {1'h0, wakeupVec_0_4};
  wire [1:0]  _GEN_0 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0}
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0}
         : 2'h0) | {1'h0, wakeupVec_0_5};
  wire [1:0]  _GEN_1 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0}
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0}
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0}
         : 2'h0) | {1'h0, wakeupVec_0_6};
  wire        wakeupRC =
    (hasWakeupIQ_srcWakeupByIQ_0_0 | hasWakeupIQ_srcWakeupByIQ_0_1
     | hasWakeupIQ_srcWakeupByIQ_0_2 | hasWakeupIQ_srcWakeupByIQ_0_3 | wakeupVec_0_4
     | wakeupVec_0_5 | wakeupVec_0_6) & entryReg_status_srcStatus_0_srcType[0];
  wire [4:0]  wakeupRCIdx =
    (hasWakeupIQ_srcWakeupByIQ_0_0 ? io_commonIn_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1 ? io_commonIn_wakeUpFromIQ_1_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2 ? io_commonIn_wakeUpFromIQ_2_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3 ? io_commonIn_wakeUpFromIQ_3_bits_rcDest : 5'h0)
    | (wakeupVec_0_4 ? io_commonIn_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_0_5 ? io_commonIn_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_0_6 ? io_commonIn_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  wire        entryUpdate_status_srcStatus_0_useRegCache =
    entryReg_status_srcStatus_0_useRegCache
    & ~(srcCancelByLoad | io_commonIn_wakeUpFromIQ_0_bits_rfWen
        & io_commonIn_wakeUpFromIQ_0_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_1_bits_rfWen
        & io_commonIn_wakeUpFromIQ_1_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_2_bits_rfWen
        & io_commonIn_wakeUpFromIQ_2_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_3_bits_rfWen
        & io_commonIn_wakeUpFromIQ_3_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_4_bits_rfWen
        & io_commonIn_wakeUpFromIQ_4_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_5_bits_rfWen
        & io_commonIn_wakeUpFromIQ_5_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_6_bits_rfWen
        & io_commonIn_wakeUpFromIQ_6_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx)
    | wakeupRC;
  wire        entryUpdate_status_issued =
    io_commonIn_deqSel & ~srcCancelByLoad
    | ~(srcCancelByLoad | io_commonIn_issueResp_valid
        & io_commonIn_issueResp_bits_resp == 2'h0) & entryReg_status_issued;
  wire [1:0]  _entryUpdate_status_issueTimer_T_1 = 2'(entryReg_status_issueTimer + 2'h1);
  always @(posedge clock or posedge reset) begin
    if (reset)
      validReg_last_REG <= 1'h0;
    else
      validReg_last_REG <=
        io_commonIn_enq_valid
        | ~(common_flushed | io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp) & ~srcCancelByLoad
            | io_commonIn_transSel) & validReg_last_REG;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_commonIn_enq_valid) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_16 <= io_commonIn_enq_bits_status_fuType_16;
      entryReg_status_fuType_17 <= io_commonIn_enq_bits_status_fuType_17;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0;
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1;
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2;
      entryReg_status_srcStatus_0_exuSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_exuSources_value;
      entryReg_status_srcStatus_0_useRegCache <=
        io_commonIn_enq_bits_status_srcStatus_0_useRegCache;
      entryReg_status_srcStatus_0_regCacheIdx <=
        io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx;
      entryReg_status_issued <= io_commonIn_enq_bits_status_issued;
      entryReg_status_issueTimer <= io_commonIn_enq_bits_status_issueTimer;
      entryReg_imm <= io_commonIn_enq_bits_imm;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_rfWen <= io_commonIn_enq_bits_payload_rfWen;
      entryReg_payload_selImm <= io_commonIn_enq_bits_payload_selImm;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
      entryReg_payload_sqIdx_flag <= io_commonIn_enq_bits_payload_sqIdx_flag;
      entryReg_payload_sqIdx_value <= io_commonIn_enq_bits_payload_sqIdx_value;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <= entryUpdate_status_srcStatus_0_srcState;
      if (wakeupByIQ) begin
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <= _GEN;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <= _GEN_0;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <= _GEN_1;
      end
      else begin
        if (_entryUpdate_status_srcStatus_0_dataSources_value_T)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <= srcLoadDependencyOut_0_0;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <= srcLoadDependencyOut_0_1;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <= srcLoadDependencyOut_0_2;
      end
      if (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
        entryReg_status_srcStatus_0_exuSources_value <=
          _entryUpdate_status_srcStatus_0_exuSources_value_T_22;
      entryReg_status_srcStatus_0_useRegCache <=
        entryUpdate_status_srcStatus_0_useRegCache;
      if (wakeupRC)
        entryReg_status_srcStatus_0_regCacheIdx <= wakeupRCIdx;
      entryReg_status_issued <= entryUpdate_status_issued;
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= _entryUpdate_status_issueTimer_T_1;
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:41];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_16 = _RANDOM[6'h0][26];
        entryReg_status_fuType_17 = _RANDOM[6'h0][27];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][20:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][24:21];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][25];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][29:26];
        entryReg_status_srcStatus_0_srcLoadDependency_0 = _RANDOM[6'h1][31:30];
        entryReg_status_srcStatus_0_srcLoadDependency_1 = _RANDOM[6'h2][1:0];
        entryReg_status_srcStatus_0_srcLoadDependency_2 = _RANDOM[6'h2][3:2];
        entryReg_status_srcStatus_0_exuSources_value = _RANDOM[6'h2][6:4];
        entryReg_status_srcStatus_0_useRegCache = _RANDOM[6'h2][7];
        entryReg_status_srcStatus_0_regCacheIdx = _RANDOM[6'h2][12:8];
        entryReg_status_issued = _RANDOM[6'h2][14];
        entryReg_status_issueTimer = _RANDOM[6'h2][17:16];
        entryReg_imm = _RANDOM[6'h2][30:19];
        entryReg_payload_fuOpType = _RANDOM[6'h9][17:9];
        entryReg_payload_rfWen = _RANDOM[6'h9][18];
        entryReg_payload_selImm = _RANDOM[6'h9][31:28];
        entryReg_payload_pdest = _RANDOM[6'h14][30:23];
        entryReg_payload_sqIdx_flag = _RANDOM[6'h28][30];
        entryReg_payload_sqIdx_value = {_RANDOM[6'h28][31], _RANDOM[6'h29][4:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        validReg_last_REG = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  UIntCompressor_27_000011100000000000001010101 entryUpdate_status_srcStatus_0_exuSources_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_0_6,
        wakeupVec_0_5,
        wakeupVec_0_4,
        13'h0,
        hasWakeupIQ_srcWakeupByIQ_0_3,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_2,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_0}),
    .io_out (_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out)
  );
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    validReg_last_REG & entryReg_status_srcStatus_0_srcState & ~entryReg_status_issued
    & ~common_flushed;
  assign io_commonOut_fuType =
    {17'h0, entryReg_status_fuType_17, entryReg_status_fuType_16, 16'h0};
  assign io_commonOut_dataSources_0_value =
    entryReg_status_srcStatus_0_useRegCache
    & entryReg_status_srcStatus_0_dataSources_value[3]
      ? 4'h6
      : entryReg_status_srcStatus_0_dataSources_value;
  assign io_commonOut_exuSources_0_value = entryReg_status_srcStatus_0_exuSources_value;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_16 = entryReg_status_fuType_16;
  assign io_commonOut_entry_bits_status_fuType_17 = entryReg_status_fuType_17;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0 =
    srcLoadDependencyOut_0_0;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1 =
    srcLoadDependencyOut_0_1;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2 =
    srcLoadDependencyOut_0_2;
  assign io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx =
    entryReg_status_srcStatus_0_regCacheIdx;
  assign io_commonOut_entry_bits_imm = entryReg_imm;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_entry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_entry_bits_payload_sqIdx_flag = entryReg_payload_sqIdx_flag;
  assign io_commonOut_entry_bits_payload_sqIdx_value = entryReg_payload_sqIdx_value;
  assign io_commonOut_cancelBypass = srcCancelByLoad;
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
  assign io_commonOut_enqReady = ~validReg_last_REG | io_commonIn_transSel;
  assign io_commonOut_transEntry_valid =
    validReg_last_REG & ~common_flushed & ~entryReg_status_issued;
  assign io_commonOut_transEntry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_transEntry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_transEntry_bits_status_fuType_16 = entryReg_status_fuType_16;
  assign io_commonOut_transEntry_bits_status_fuType_17 = entryReg_status_fuType_17;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcType =
    entryReg_status_srcStatus_0_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcState =
    entryUpdate_status_srcStatus_0_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value =
    wakeupByIQ
      ? 4'h2
      : _entryUpdate_status_srcStatus_0_dataSources_value_T
          ? 4'h8
          : entryReg_status_srcStatus_0_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0 =
    wakeupByIQ ? _GEN : srcLoadDependencyOut_0_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1 =
    wakeupByIQ ? _GEN_0 : srcLoadDependencyOut_0_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2 =
    wakeupByIQ ? _GEN_1 : srcLoadDependencyOut_0_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value =
    (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_0_exuSources_value_T_22
      : entryReg_status_srcStatus_0_exuSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache =
    entryUpdate_status_srcStatus_0_useRegCache;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx =
    wakeupRC ? wakeupRCIdx : entryReg_status_srcStatus_0_regCacheIdx;
  assign io_commonOut_transEntry_bits_status_issued = entryUpdate_status_issued;
  assign io_commonOut_transEntry_bits_status_issueTimer =
    io_commonIn_deqSel
      ? 2'h0
      : entryReg_status_issued
          ? ((&entryReg_status_issueTimer)
               ? entryReg_status_issueTimer
               : _entryUpdate_status_issueTimer_T_1)
          : 2'h3;
  assign io_commonOut_transEntry_bits_imm = entryReg_imm;
  assign io_commonOut_transEntry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_transEntry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_transEntry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_transEntry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_transEntry_bits_payload_sqIdx_flag = entryReg_payload_sqIdx_flag;
  assign io_commonOut_transEntry_bits_payload_sqIdx_value = entryReg_payload_sqIdx_value;
endmodule

