module partsel_00881(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [1:27] x4;
  wire [27:3] x5;
  wire [1:27] x6;
  wire [31:3] x7;
  wire [30:3] x8;
  wire signed [7:28] x9;
  wire signed [3:27] x10;
  wire [0:25] x11;
  wire signed [24:4] x12;
  wire signed [24:7] x13;
  wire [24:0] x14;
  wire signed [26:5] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [26:4] p0 = 301521988;
  localparam [27:1] p1 = 225411863;
  localparam signed [4:27] p2 = 18541732;
  localparam signed [30:6] p3 = 905205405;
  assign x4 = ({p0[10 + s3 -: 3], p0[10]} + x0);
  assign x5 = (x0 & x1);
  assign x6 = x3;
  assign x7 = (ctrl[3] || ctrl[3] && !ctrl[0] ? x5[29 + s1 -: 3] : p0[2 + s2 -: 7]);
  assign x8 = x4[14 + s2];
  assign x9 = x7;
  assign x10 = ({2{((x8 & p2[15 -: 1]) & ((p3[18] | (x7[28 + s0 -: 5] | p2[8])) - {2{p2[1 + s2 +: 6]}}))}} + (ctrl[0] || ctrl[3] && ctrl[2] ? p0[27 + s0 +: 1] : ((!ctrl[1] || !ctrl[1] && !ctrl[3] ? (x8[16] - x0) : p1[8 + s3 -: 3]) & p3[28 + s1 +: 8])));
  assign x11 = (p0 + (!ctrl[1] || !ctrl[2] || !ctrl[3] ? p0 : x3[7 + s3 +: 6]));
  assign x12 = x11[10 +: 2];
  assign x13 = p1[9 +: 4];
  assign x14 = p1[13 +: 3];
  assign x15 = ((((!ctrl[3] || ctrl[1] && !ctrl[3] ? (p2 | x11) : {(p0 + ((x0 + x3) ^ x4[2 + s3 +: 2])), x10[5 + s3]}) | p3[17 + s3]) - x1) & x8[14 -: 4]);
  assign y0 = {2{{2{((x13[9 +: 3] & x10[15 + s3 +: 6]) ^ {p0[10 + s3 +: 3], x15[6 + s1]})}}}};
  assign y1 = p2;
  assign y2 = (ctrl[1] && !ctrl[3] && !ctrl[1] ? {x7, ({x14[20], p3[14 +: 4]} | ({2{x0[18 + s2 -: 8]}} - (p1[11 + s3] | x7[19])))} : {p1[5 + s1], (x7[13] + (x0[14 + s1] - (p0[13 + s2 +: 8] | x11[23])))});
  assign y3 = (ctrl[2] || !ctrl[1] && ctrl[3] ? {x8[11 + s3], p0[22]} : (p0[8 +: 2] | (!ctrl[2] || ctrl[3] && ctrl[3] ? ({x4[17], x9[9 +: 1]} - x3[11 + s1]) : x7[23 -: 1])));
endmodule
