# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do Bit-Serial_Logic_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:45 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 22:50:45 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:45 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 22:50:45 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:46 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:50:46 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:46 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:50:46 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:46 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 22:50:46 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Register_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:48 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 22:50:48 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:48 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 22:50:48 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Andrew/Documents/Box\ Sync/UIUC/ECE385\ Digital\ Systems\ Lab/Experiment_4/Logic_Processor {C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:50:48 on Feb 18,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor" C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:50:48 on Feb 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "Bit-Serial_Logic_Processor_run_msim_rtl_verilog.do" 
# Start time: 22:50:49 on Feb 18,2015
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(17): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# Success!
do wave.do
add wave -position end  sim:/testbench/processor0/reg_unit/A_out
add wave -position end  sim:/testbench/processor0/reg_unit/B_out
restart -f 1000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
restart -f; run 1000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(17): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# Success!
add wave -position end  sim:/testbench/processor0/reg_unit/A
add wave -position end  sim:/testbench/processor0/reg_unit/B
add wave -position end  sim:/testbench/processor0/compute_unit/F
add wave -position end  sim:/testbench/processor0/compute_unit/F_A_B
restart -f; run 1000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(17): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# Success!
add wave -position end  sim:/testbench/processor0/router/R
restart -f; run 1000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(17): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv(22): No condition is true in the unique/priority if/case statement.
# 
# Success!
# End time: 23:48:41 on Feb 18,2015, Elapsed time: 0:57:52
# Errors: 0, Warnings: 20
