{"vcs1":{"timestamp_begin":1719327843.513611797, "rt":1.96, "ut":0.18, "st":0.18}}
{"vcselab":{"timestamp_begin":1719327845.548336907, "rt":1.88, "ut":0.21, "st":0.15}}
{"link":{"timestamp_begin":1719327847.481893440, "rt":0.15, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719327843.198673016}
{"VCS_COMP_START_TIME": 1719327843.198673016}
{"VCS_COMP_END_TIME": 1719327847.757530291}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384552}}
{"vcselab": {"peak_mem": 245456}}
