Designing a custom IP for Merge Operation with Xilinx FIFO Generator
