digraph "CFG for '_Z22readWriteOffsetUnroll4PfS_S_ii' function" {
	label="CFG for '_Z22readWriteOffsetUnroll4PfS_S_ii' function";

	Node0x4ac57b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = shl i32 %6, 2\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %14, %4\l  %16 = add i32 %15, %13\l  %17 = mul nuw nsw i32 %11, 3\l  %18 = add i32 %16, %17\l  %19 = icmp ult i32 %18, %3\l  br i1 %19, label %20, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4ac57b0:s0 -> Node0x4ac79a0;
	Node0x4ac57b0:s1 -> Node0x4ac7a30;
	Node0x4ac79a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = zext i32 %16 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = fadd contract float %23, %25\l  %27 = getelementptr inbounds float, float addrspace(1)* %2, i64 %21\l  store float %26, float addrspace(1)* %27, align 4, !tbaa !7\l  %28 = add i32 %16, %11\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = fadd contract float %31, %33\l  %35 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  store float %34, float addrspace(1)* %35, align 4, !tbaa !7\l  %36 = shl nuw nsw i32 %11, 1\l  %37 = add i32 %16, %36\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = fadd contract float %40, %42\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !7\l  %45 = zext i32 %18 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %45\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7\l  %50 = fadd contract float %47, %49\l  %51 = getelementptr inbounds float, float addrspace(1)* %2, i64 %45\l  store float %50, float addrspace(1)* %51, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x4ac79a0 -> Node0x4ac7a30;
	Node0x4ac7a30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
