JDF B
// Created by Version 2.1 
PROJECT lab13
DESIGN lab13 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE lcd.v
MODSTYLE LCD Normal
MODULE top.sch
MODSTYLE top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE top
