// Seed: 1229094178
module module_0 (
    output tri0 id_0,
    input wire id_1,
    id_9,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  assign id_0 = {-1'b0{id_7 / ~-1, -1'b0}};
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  uwire id_4
);
  wire id_6, id_7;
  xor primCall (id_1, id_0, id_4, id_6, id_3, id_7);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.type_4 = 0;
endmodule
