##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HOST_UART_IntClock
		4.3::Critical Path Report for IMU_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. HOST_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. IMU_UART_IntClock:R)
		5.3::Critical Path Report for (HOST_UART_IntClock:R vs. HOST_UART_IntClock:R)
		5.4::Critical Path Report for (IMU_UART_IntClock:R vs. IMU_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK           | Frequency: 50.17 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: HOST_UART_IntClock  | Frequency: 50.17 MHz  | Target: 0.92 MHz   | 
Clock: IMU_UART_IntClock   | Frequency: 55.58 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           HOST_UART_IntClock  41666.7          21736       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           IMU_UART_IntClock   41666.7          25506       N/A              N/A         N/A              N/A         N/A              N/A         
HOST_UART_IntClock  HOST_UART_IntClock  1.08333e+006     1065844     N/A              N/A         N/A              N/A         N/A              N/A         
IMU_UART_IntClock   IMU_UART_IntClock   1.08333e+006     1065340     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase      
-----------  ------------  --------------------  
Tx_1(0)_PAD  32585         HOST_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/main_0         macrocell6      8192  10201  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/q              macrocell6      3350  13551  21736  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16460  21736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HOST_UART_IntClock
************************************************
Clock: HOST_UART_IntClock
Frequency: 50.17 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/main_0         macrocell6      8192  10201  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/q              macrocell6      3350  13551  21736  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16460  21736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for IMU_UART_IntClock
***********************************************
Clock: IMU_UART_IntClock
Frequency: 55.58 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q            macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/main_0  macrocell9    5106   6356  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/q       macrocell9    3350   9706  1065340  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12633  1065340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. HOST_UART_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/main_0         macrocell6      8192  10201  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/q              macrocell6      3350  13551  21736  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16460  21736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. IMU_UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25506p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12690
-------------------------------------   ----- 
End-of-path arrival time (ps)           12690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell3         1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_postpoll\/main_0         macrocell10     5211   7027  25506  RISE       1
\IMU_UART:BUART:rx_postpoll\/q              macrocell10     3350  10377  25506  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  12690  25506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (HOST_UART_IntClock:R vs. HOST_UART_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065844p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q                      macrocell14     1250   1250  1065844  RISE       1
\HOST_UART:BUART:counter_load_not\/main_0           macrocell2      4392   5642  1065844  RISE       1
\HOST_UART:BUART:counter_load_not\/q                macrocell2      3350   8992  1065844  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2307  11299  1065844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (IMU_UART_IntClock:R vs. IMU_UART_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q            macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/main_0  macrocell9    5106   6356  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/q       macrocell9    3350   9706  1065340  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12633  1065340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/main_0         macrocell6      8192  10201  21736  RISE       1
\HOST_UART:BUART:rx_postpoll\/q              macrocell6      3350  13551  21736  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16460  21736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25506p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12690
-------------------------------------   ----- 
End-of-path arrival time (ps)           12690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell3         1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_postpoll\/main_0         macrocell10     5211   7027  25506  RISE       1
\IMU_UART:BUART:rx_postpoll\/q              macrocell10     3350  10377  25506  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  12690  25506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 27956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2009   2009  21736  RISE       1
MODIN1_0/main_2  macrocell26   8192  10201  27956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:rx_state_2\/main_5
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 28862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_state_2\/main_5  macrocell22   7286   9295  28862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:rx_last\/main_0
Capture Clock  : \HOST_UART:BUART:rx_last\/clock_0
Path slack     : 28875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_last\/main_0  macrocell28   7273   9282  28875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_last\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2009   2009  21736  RISE       1
MODIN1_1/main_2  macrocell25   6266   8275  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:rx_state_0\/main_5
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_state_0\/main_5  macrocell19   6259   8268  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HOST_UART:BUART:rx_status_3\/main_5
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. HOST_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       2009   2009  21736  RISE       1
\HOST_UART:BUART:rx_status_3\/main_5  macrocell27   6259   8268  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:pollcount_0\/main_0
Capture Clock  : \IMU_UART:BUART:pollcount_0\/clock_0
Path slack     : 30211p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:pollcount_0\/main_0  macrocell37   6130   7946  30211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:rx_status_3\/main_0
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 30211p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_status_3\/main_0  macrocell38   6130   7946  30211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:rx_state_0\/main_0
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 31098p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_state_0\/main_0  macrocell30   5242   7058  31098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:rx_state_2\/main_0
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 31098p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_state_2\/main_0  macrocell33   5242   7058  31098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:pollcount_1\/main_0
Capture Clock  : \IMU_UART:BUART:pollcount_1\/clock_0
Path slack     : 31129p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:pollcount_1\/main_0  macrocell36   5211   7027  31129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \IMU_UART:BUART:rx_last\/main_0
Capture Clock  : \IMU_UART:BUART:rx_last\/clock_0
Path slack     : 31129p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. IMU_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell3       1816   1816  25506  RISE       1
\IMU_UART:BUART:rx_last\/main_0  macrocell39   5211   7027  31129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_last\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q            macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/main_0  macrocell9    5106   6356  1065340  RISE       1
\IMU_UART:BUART:rx_counter_load\/q       macrocell9    3350   9706  1065340  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12633  1065340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065844p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q                      macrocell14     1250   1250  1065844  RISE       1
\HOST_UART:BUART:counter_load_not\/main_0           macrocell2      4392   5642  1065844  RISE       1
\HOST_UART:BUART:counter_load_not\/q                macrocell2      3350   8992  1065844  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2307  11299  1065844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \HOST_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067065p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10908
-------------------------------------   ----- 
End-of-path arrival time (ps)           10908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q            macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_counter_load\/main_2  macrocell5    4058   5308  1067065  RISE       1
\HOST_UART:BUART:rx_counter_load\/q       macrocell5    3350   8658  1067065  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/load   count7cell    2250  10908  1067065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU_UART:BUART:sRX:RxSts\/clock
Path slack     : 1069305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13528
-------------------------------------   ----- 
End-of-path arrival time (ps)           13528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069305  RISE       1
\IMU_UART:BUART:rx_status_4\/main_1                 macrocell11     3671   7251  1069305  RISE       1
\IMU_UART:BUART:rx_status_4\/q                      macrocell11     3350  10601  1069305  RISE       1
\IMU_UART:BUART:sRX:RxSts\/status_4                 statusicell3    2927  13528  1069305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \HOST_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \HOST_UART:BUART:sTX:TxSts\/clock
Path slack     : 1069503p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13331
-------------------------------------   ----- 
End-of-path arrival time (ps)           13331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069503  RISE       1
\HOST_UART:BUART:tx_status_0\/main_3                 macrocell3      4075   7655  1069503  RISE       1
\HOST_UART:BUART:tx_status_0\/q                      macrocell3      3350  11005  1069503  RISE       1
\HOST_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2326  13331  1069503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1069708  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   6365   7615  1069708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070280p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7044
-------------------------------------   ---- 
End-of-path arrival time (ps)           7044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q                macrocell19     1250   1250  1068453  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5794   7044  1070280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_3
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1070548p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069708  RISE       1
\IMU_UART:BUART:rx_status_3\/main_3  macrocell38   8025   9275  1070548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9266
-------------------------------------   ---- 
End-of-path arrival time (ps)           9266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1069708  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_2  macrocell31   8016   9266  1070557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:rx_state_3\/main_2
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1070557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9266
-------------------------------------   ---- 
End-of-path arrival time (ps)           9266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069708  RISE       1
\IMU_UART:BUART:rx_state_3\/main_2   macrocell32   8016   9266  1070557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070657p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  1068155  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5416   6666  1070657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \HOST_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \HOST_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070707  RISE       1
\HOST_UART:BUART:rx_status_4\/main_1                 macrocell7      2290   5870  1070707  RISE       1
\HOST_UART:BUART:rx_status_4\/q                      macrocell7      3350   9220  1070707  RISE       1
\HOST_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2907  12127  1070707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \HOST_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071170p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q                macrocell14     1250   1250  1065844  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4904   6154  1071170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_3
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069708  RISE       1
\IMU_UART:BUART:rx_state_0\/main_3   macrocell30   6919   8169  1071654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_bitclk_enable\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_3
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1069708  RISE       1
\IMU_UART:BUART:rx_state_2\/main_3   macrocell33   6919   8169  1071654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \HOST_UART:BUART:txn\/main_3
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1071801p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071801  RISE       1
\HOST_UART:BUART:txn\/main_3                macrocell13     3652   8022  1071801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_7
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071967p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell26   1250   1250  1070054  RISE       1
\HOST_UART:BUART:rx_state_0\/main_7  macrocell19   6606   7856  1071967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_7
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071967p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell26   1250   1250  1070054  RISE       1
\HOST_UART:BUART:rx_status_3\/main_7  macrocell27   6606   7856  1071967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q               macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   6586   7836  1071987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_1
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q        macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_status_3\/main_1  macrocell38   6586   7836  1071987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072087p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  1072087  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3986   5236  1072087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q                macrocell29     1250   1250  1065340  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   3955   5205  1072118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \HOST_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072203p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q                macrocell15     1250   1250  1067288  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3870   5120  1072203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \HOST_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072308p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067819  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4826   5016  1072308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \HOST_UART:BUART:tx_state_0\/main_3
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069503  RISE       1
\HOST_UART:BUART:tx_state_0\/main_3                  macrocell15     3634   7214  1072609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_1\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_9
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072638p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_1\/q      macrocell36   1250   1250  1068550  RISE       1
\IMU_UART:BUART:rx_state_0\/main_9  macrocell30   5936   7186  1072638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_1\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_6
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073247p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1068550  RISE       1
\IMU_UART:BUART:rx_status_3\/main_6  macrocell38   5327   6577  1073247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell26   1250   1250  1070054  RISE       1
MODIN1_1/main_4  macrocell25   5168   6418  1073406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q         macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_0  macrocell31   5106   6356  1073467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_state_3\/main_0
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q       macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_state_3\/main_0  macrocell32   5106   6356  1073467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073481p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q                macrocell30     1250   1250  1066780  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   2592   3842  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q         macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_1  macrocell20   5092   6342  1073482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_state_3\/main_1
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q       macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_state_3\/main_1  macrocell21   5092   6342  1073482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_1
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q       macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_state_2\/main_1  macrocell22   5092   6342  1073482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \HOST_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q      macrocell14   1250   1250  1065844  RISE       1
\HOST_UART:BUART:tx_bitclk\/main_0  macrocell17   4967   6217  1073607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_load_fifo\/q
Path End       : \HOST_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \HOST_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_load_fifo\/q            macrocell20     1250   1250  1070734  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5159   6409  1073794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073814p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073814  RISE       1
MODIN1_0/main_1                             macrocell26   4069   6009  1073814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073815p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073815  RISE       1
MODIN1_0/main_0                             macrocell26   4068   6008  1073815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q               macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   4709   5959  1073864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_5
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q        macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_status_3\/main_5  macrocell38   4709   5959  1073864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \HOST_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q               macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/main_2  macrocell24   4586   5836  1073987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_1
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074057p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q       macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_state_0\/main_1  macrocell30   4517   5767  1074057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_1\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_1
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074057p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_1\/q       macrocell29   1250   1250  1065340  RISE       1
\IMU_UART:BUART:rx_state_2\/main_1  macrocell33   4517   5767  1074057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074076p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q               macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   4497   5747  1074076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_4
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074076p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q        macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_status_3\/main_4  macrocell38   4497   5747  1074076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_1\/q
Path End       : \IMU_UART:BUART:pollcount_1\/main_3
Capture Clock  : \IMU_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1068550  RISE       1
\IMU_UART:BUART:pollcount_1\/main_3  macrocell36   4400   5650  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:tx_state_0\/main_0
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074181p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q       macrocell14   1250   1250  1065844  RISE       1
\HOST_UART:BUART:tx_state_0\/main_0  macrocell15   4392   5642  1074181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q         macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_4  macrocell31   4142   5392  1074432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_state_3\/main_4
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_state_3\/main_4  macrocell32   4142   5392  1074432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074459  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_5       macrocell31   3424   5364  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU_UART:BUART:rx_state_3\/main_5
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074459  RISE       1
\IMU_UART:BUART:rx_state_3\/main_5         macrocell32   3424   5364  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU_UART:BUART:pollcount_0\/main_2
Capture Clock  : \IMU_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074472  RISE       1
\IMU_UART:BUART:pollcount_0\/main_2        macrocell37   3412   5352  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU_UART:BUART:pollcount_0\/main_1
Capture Clock  : \IMU_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\IMU_UART:BUART:pollcount_0\/main_1        macrocell37   3408   5348  1074475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_3
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074515p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q       macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_state_0\/main_3  macrocell19   4058   5308  1074515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_3
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074515p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q        macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_status_3\/main_3  macrocell27   4058   5308  1074515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074577  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_5       macrocell20   3307   5247  1074577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \HOST_UART:BUART:rx_state_3\/main_5
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074577  RISE       1
\HOST_UART:BUART:rx_state_3\/main_5         macrocell21   3307   5247  1074577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \HOST_UART:BUART:rx_state_2\/main_7
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074577  RISE       1
\HOST_UART:BUART:rx_state_2\/main_7         macrocell22   3307   5247  1074577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q         macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_3  macrocell31   3927   5177  1074647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_state_3\/main_3
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_state_3\/main_3  macrocell32   3927   5177  1074647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_7       macrocell31   3232   5172  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU_UART:BUART:rx_state_3\/main_7
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_3\/main_7         macrocell32   3232   5172  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_6       macrocell31   3231   5171  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU_UART:BUART:rx_state_3\/main_6
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_3\/main_6         macrocell32   3231   5171  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_4
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_state_0\/main_4  macrocell30   3889   5139  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_3\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_4
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1066520  RISE       1
\IMU_UART:BUART:rx_state_2\/main_4  macrocell33   3889   5139  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \HOST_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \HOST_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073814  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/main_1   macrocell23   3153   5093  1074730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \HOST_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \HOST_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074732p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073815  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/main_0   macrocell23   3151   5091  1074732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_7       macrocell20   3146   5086  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \HOST_UART:BUART:rx_state_3\/main_7
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\HOST_UART:BUART:rx_state_3\/main_7         macrocell21   3146   5086  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \HOST_UART:BUART:rx_state_2\/main_9
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\HOST_UART:BUART:rx_state_2\/main_9         macrocell22   3146   5086  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_6       macrocell20   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \HOST_UART:BUART:rx_state_3\/main_6
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\HOST_UART:BUART:rx_state_3\/main_6         macrocell21   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \HOST_UART:BUART:rx_state_2\/main_8
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\HOST_UART:BUART:rx_state_2\/main_8         macrocell22   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_0  macrocell20   3744   4994  1074830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_state_3\/main_0
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_state_3\/main_0    macrocell21   3744   4994  1074830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_0
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_state_2\/main_0    macrocell22   3744   4994  1074830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:txn\/main_2
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1074856p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q  macrocell15   1250   1250  1067288  RISE       1
\HOST_UART:BUART:txn\/main_2    macrocell13   3718   4968  1074856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:tx_state_1\/main_1
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074865p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q       macrocell15   1250   1250  1067288  RISE       1
\HOST_UART:BUART:tx_state_1\/main_1  macrocell14   3708   4958  1074865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:tx_state_2\/main_1
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074865p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q       macrocell15   1250   1250  1067288  RISE       1
\HOST_UART:BUART:tx_state_2\/main_1  macrocell16   3708   4958  1074865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q               macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   3680   4930  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_2
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q        macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_status_3\/main_2  macrocell38   3680   4930  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q         macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_load_fifo\/main_1  macrocell31   3667   4917  1074906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_state_3\/main_1
Capture Clock  : \IMU_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_state_3\/main_1  macrocell32   3667   4917  1074906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_2\/q
Path End       : \HOST_UART:BUART:tx_state_0\/main_4
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074971p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_2\/q       macrocell16   1250   1250  1066634  RISE       1
\HOST_UART:BUART:tx_state_0\/main_4  macrocell15   3602   4852  1074971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_2\/q
Path End       : \HOST_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \HOST_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_2\/q      macrocell16   1250   1250  1066634  RISE       1
\HOST_UART:BUART:tx_bitclk\/main_3  macrocell17   3580   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_0\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_10
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069398  RISE       1
\IMU_UART:BUART:rx_state_0\/main_10  macrocell30   3572   4822  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_0\/q
Path End       : \IMU_UART:BUART:pollcount_1\/main_4
Capture Clock  : \IMU_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075021p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069398  RISE       1
\IMU_UART:BUART:pollcount_1\/main_4  macrocell36   3553   4803  1075021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \HOST_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \HOST_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075041  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/main_2   macrocell23   2843   4783  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_bitclk\/q
Path End       : \HOST_UART:BUART:txn\/main_6
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1075207p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_bitclk\/q  macrocell17   1250   1250  1075207  RISE       1
\HOST_UART:BUART:txn\/main_6   macrocell13   3366   4616  1075207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_bitclk\/q
Path End       : \HOST_UART:BUART:tx_state_1\/main_5
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075216p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075207  RISE       1
\HOST_UART:BUART:tx_state_1\/main_5  macrocell14   3357   4607  1075216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_bitclk\/q
Path End       : \HOST_UART:BUART:tx_state_2\/main_5
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075216p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075207  RISE       1
\HOST_UART:BUART:tx_state_2\/main_5  macrocell16   3357   4607  1075216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \HOST_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q               macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/main_3  macrocell24   3346   4596  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075229p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/main_0   macrocell34   2655   4595  1075229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU_UART:BUART:pollcount_1\/main_1
Capture Clock  : \IMU_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075229p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\IMU_UART:BUART:pollcount_1\/main_1        macrocell36   2655   4595  1075229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075231p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074472  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/main_1   macrocell34   2652   4592  1075231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU_UART:BUART:pollcount_1\/main_2
Capture Clock  : \IMU_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075231p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074472  RISE       1
\IMU_UART:BUART:pollcount_1\/main_2        macrocell36   2652   4592  1075231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_4
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q       macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_state_0\/main_4  macrocell19   3338   4588  1075235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_4
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q        macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_status_3\/main_4  macrocell27   3338   4588  1075235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU_UART:BUART:rx_state_0\/main_6
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074459  RISE       1
\IMU_UART:BUART:rx_state_0\/main_6         macrocell30   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU_UART:BUART:rx_state_2\/main_6
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074459  RISE       1
\IMU_UART:BUART:rx_state_2\/main_6         macrocell33   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HOST_UART:BUART:tx_state_1\/main_4
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075300  RISE       1
\HOST_UART:BUART:tx_state_1\/main_4               macrocell14     4333   4523  1075300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HOST_UART:BUART:tx_state_2\/main_4
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075300  RISE       1
\HOST_UART:BUART:tx_state_2\/main_4               macrocell16     4333   4523  1075300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \HOST_UART:BUART:rx_state_0\/main_8
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075350p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074577  RISE       1
\HOST_UART:BUART:rx_state_0\/main_8         macrocell19   2533   4473  1075350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_2
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1072087  RISE       1
\HOST_UART:BUART:rx_state_0\/main_2   macrocell19   3187   4437  1075387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_2
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1072087  RISE       1
\HOST_UART:BUART:rx_status_3\/main_2  macrocell27   3187   4437  1075387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HOST_UART:BUART:tx_state_1\/main_2
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067819  RISE       1
\HOST_UART:BUART:tx_state_1\/main_2               macrocell14     4094   4284  1075539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HOST_UART:BUART:tx_state_2\/main_2
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067819  RISE       1
\HOST_UART:BUART:tx_state_2\/main_2               macrocell16     4094   4284  1075539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075557  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2326   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU_UART:BUART:rx_state_0\/main_8
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_0\/main_8         macrocell30   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU_UART:BUART:rx_state_2\/main_8
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_2\/main_8         macrocell33   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU_UART:BUART:rx_state_0\/main_7
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_0\/main_7         macrocell30   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU_UART:BUART:rx_state_2\/main_7
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074652  RISE       1
\IMU_UART:BUART:rx_state_2\/main_7         macrocell33   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_6
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell25   1250   1250  1067852  RISE       1
\HOST_UART:BUART:rx_state_0\/main_6  macrocell19   2994   4244  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_6
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell25   1250   1250  1067852  RISE       1
\HOST_UART:BUART:rx_status_3\/main_6  macrocell27   2994   4244  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \HOST_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075600p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/main_0  macrocell24   2973   4223  1075600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_0
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_state_0\/main_0    macrocell19   2969   4219  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_0
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1068155  RISE       1
\HOST_UART:BUART:rx_status_3\/main_0   macrocell27   2969   4219  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073814  RISE       1
MODIN1_1/main_1                             macrocell25   2272   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell25   1250   1250  1067852  RISE       1
MODIN1_1/main_3  macrocell25   2961   4211  1075613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073815  RISE       1
MODIN1_1/main_0                             macrocell25   2268   4208  1075615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \HOST_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q      macrocell15   1250   1250  1067288  RISE       1
\HOST_UART:BUART:tx_bitclk\/main_1  macrocell17   2949   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_0\/q
Path End       : \HOST_UART:BUART:tx_state_0\/main_1
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075625p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_0\/q       macrocell15   1250   1250  1067288  RISE       1
\HOST_UART:BUART:tx_state_0\/main_1  macrocell15   2948   4198  1075625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \HOST_UART:BUART:rx_state_0\/main_10
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\HOST_UART:BUART:rx_state_0\/main_10        macrocell19   2252   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \HOST_UART:BUART:rx_state_0\/main_9
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\HOST_UART:BUART:rx_state_0\/main_9         macrocell19   2251   4191  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:tx_state_1\/main_0
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075723p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q       macrocell14   1250   1250  1065844  RISE       1
\HOST_UART:BUART:tx_state_1\/main_0  macrocell14   2850   4100  1075723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:tx_state_2\/main_0
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075723p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q       macrocell14   1250   1250  1065844  RISE       1
\HOST_UART:BUART:tx_state_2\/main_0  macrocell16   2850   4100  1075723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_1\/q
Path End       : \HOST_UART:BUART:txn\/main_1
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1075726p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_1\/q  macrocell14   1250   1250  1065844  RISE       1
\HOST_UART:BUART:txn\/main_1    macrocell13   2847   4097  1075726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HOST_UART:BUART:txn\/main_5
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1075829p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075300  RISE       1
\HOST_UART:BUART:txn\/main_5                      macrocell13     3804   3994  1075829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \HOST_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q               macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/main_1  macrocell24   2687   3937  1075887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_state_0\/main_1
Capture Clock  : \HOST_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075903p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q       macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_state_0\/main_1  macrocell19   2670   3920  1075903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_0\/q
Path End       : \HOST_UART:BUART:rx_status_3\/main_1
Capture Clock  : \HOST_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075903p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_0\/q        macrocell19   1250   1250  1068453  RISE       1
\HOST_UART:BUART:rx_status_3\/main_1  macrocell27   2670   3920  1075903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_0\/q
Path End       : \IMU_UART:BUART:pollcount_0\/main_3
Capture Clock  : \IMU_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069398  RISE       1
\IMU_UART:BUART:pollcount_0\/main_3  macrocell37   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:pollcount_0\/q
Path End       : \IMU_UART:BUART:rx_status_3\/main_7
Capture Clock  : \IMU_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069398  RISE       1
\IMU_UART:BUART:rx_status_3\/main_7  macrocell38   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_2
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_state_0\/main_2  macrocell30   2587   3837  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_0\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_2
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066780  RISE       1
\IMU_UART:BUART:rx_state_2\/main_2  macrocell33   2587   3837  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_load_fifo\/q
Path End       : \IMU_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076024p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1072372  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2929   4179  1076024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_2\/q
Path End       : \HOST_UART:BUART:tx_state_1\/main_3
Capture Clock  : \HOST_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_2\/q       macrocell16   1250   1250  1066634  RISE       1
\HOST_UART:BUART:tx_state_1\/main_3  macrocell14   2525   3775  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_1\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_2\/q
Path End       : \HOST_UART:BUART:tx_state_2\/main_3
Capture Clock  : \HOST_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_2\/q       macrocell16   1250   1250  1066634  RISE       1
\HOST_UART:BUART:tx_state_2\/main_3  macrocell16   2525   3775  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_state_2\/q
Path End       : \HOST_UART:BUART:txn\/main_4
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1076050p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_2\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_state_2\/q  macrocell16   1250   1250  1066634  RISE       1
\HOST_UART:BUART:txn\/main_4    macrocell13   2523   3773  1076050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_status_3\/q
Path End       : \IMU_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU_UART:BUART:sRX:RxSts\/clock
Path slack     : 1076059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_status_3\/q       macrocell38    1250   1250  1076059  RISE       1
\IMU_UART:BUART:sRX:RxSts\/status_3  statusicell3   5525   6775  1076059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HOST_UART:BUART:tx_state_0\/main_2
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076156p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067819  RISE       1
\HOST_UART:BUART:tx_state_0\/main_2               macrocell15     3477   3667  1076156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  1072087  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_2  macrocell20   2315   3565  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:rx_state_3\/main_2
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1072087  RISE       1
\HOST_UART:BUART:rx_state_3\/main_2   macrocell21   2315   3565  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_bitclk_enable\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_2
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1072087  RISE       1
\HOST_UART:BUART:rx_state_2\/main_2   macrocell22   2315   3565  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:tx_bitclk\/q
Path End       : \HOST_UART:BUART:tx_state_0\/main_5
Capture Clock  : \HOST_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075207  RISE       1
\HOST_UART:BUART:tx_state_0\/main_5  macrocell15   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q         macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_3  macrocell20   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_state_3\/main_3
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q       macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_state_3\/main_3  macrocell21   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_3\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_3
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_3\/q       macrocell21   1250   1250  1067065  RISE       1
\HOST_UART:BUART:rx_state_2\/main_3  macrocell22   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_state_0\/main_5
Capture Clock  : \IMU_UART:BUART:rx_state_0\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_state_0\/main_5  macrocell30   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_state_2\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_5
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066305  RISE       1
\IMU_UART:BUART:rx_state_2\/main_5  macrocell33   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell26   1250   1250  1070054  RISE       1
MODIN1_0/main_3  macrocell26   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \HOST_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q         macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_load_fifo\/main_4  macrocell20   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_load_fifo\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_state_3\/main_4
Capture Clock  : \HOST_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q       macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_state_3\/main_4  macrocell21   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_state_2\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_4
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_state_2\/q       macrocell22   1250   1250  1067785  RISE       1
\HOST_UART:BUART:rx_state_2\/main_4  macrocell22   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_last\/q
Path End       : \HOST_UART:BUART:rx_state_2\/main_6
Capture Clock  : \HOST_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_last\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_last\/q          macrocell28   1250   1250  1076288  RISE       1
\HOST_UART:BUART:rx_state_2\/main_6  macrocell22   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU_UART:BUART:rx_last\/q
Path End       : \IMU_UART:BUART:rx_state_2\/main_9
Capture Clock  : \IMU_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (IMU_UART_IntClock:R#1 vs. IMU_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_last\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU_UART:BUART:rx_last\/q          macrocell39   1250   1250  1076288  RISE       1
\IMU_UART:BUART:rx_state_2\/main_9  macrocell33   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IMU_UART:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:txn\/q
Path End       : \HOST_UART:BUART:txn\/main_0
Capture Clock  : \HOST_UART:BUART:txn\/clock_0
Path slack     : 1076345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\HOST_UART:BUART:txn\/q       macrocell13   1250   1250  1076345  RISE       1
\HOST_UART:BUART:txn\/main_0  macrocell13   2229   3479  1076345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:txn\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HOST_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \HOST_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076421p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067819  RISE       1
\HOST_UART:BUART:tx_bitclk\/main_2                macrocell17     3212   3402  1076421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:tx_bitclk\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HOST_UART:BUART:rx_status_3\/q
Path End       : \HOST_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \HOST_UART:BUART:sRX:RxSts\/clock
Path slack     : 1077969p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (HOST_UART_IntClock:R#1 vs. HOST_UART_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\HOST_UART:BUART:rx_status_3\/q       macrocell27    1250   1250  1077969  RISE       1
\HOST_UART:BUART:sRX:RxSts\/status_3  statusicell2   3614   4864  1077969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HOST_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

