Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Sun Oct 18 17:04:40 2020
| Host             : macmini-ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command          : report_power -file signal_generator_power_routed.rpt -pb signal_generator_power_summary_routed.pb -rpx signal_generator_power_routed.rpx
| Design           : signal_generator
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.063        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.001        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.8         |
| Junction Temperature (C) | 25.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |       55 |       --- |             --- |
|   LUT as Logic |    <0.001 |       18 |     14600 |            0.12 |
|   Register     |    <0.001 |       25 |     29200 |            0.09 |
|   CARRY4       |    <0.001 |        4 |      3650 |            0.11 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |    <0.001 |       41 |       --- |             --- |
| I/O            |     0.001 |       10 |       150 |            6.67 |
| Static Power   |     0.061 |          |           |                 |
| Total          |     0.063 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.005 |       0.000 |      0.005 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.009 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| sys_clk_pin | i_clk_12mhz |            83.3 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| signal_generator |     0.001 |
+------------------+-----------+


