

================================================================
== Vivado HLS Report for 'cmpy_complex_top'
================================================================
* Date:           Mon Feb 08 23:43:03 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DispCheck
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                           |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                 |              Module             | min | max | min | max |   Type  |
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_cmpy_complex_top_Loop_1_proc143_fu_93  |cmpy_complex_top_Loop_1_proc143  |    ?|    ?|    ?|    ?|   none  |
        |grp_cmpy_complex_top_Loop_2_proc_fu_80     |cmpy_complex_top_Loop_2_proc     |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      10|     66|
|Instance         |        -|     12|    2828|   8067|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     12|    2843|   8136|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|       2|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |cmpy_complex_top_Loop_1_proc143_U0  |cmpy_complex_top_Loop_1_proc143  |        0|      0|   806|  1644|
    |cmpy_complex_top_Loop_2_proc_U0     |cmpy_complex_top_Loop_2_proc     |        0|     12|  2022|  6423|
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                               |                                 |        0|     12|  2828|  8067|
    +------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |refAtans_V_U  |cmpy_complex_top_refAtans_V  |        6|  0|   0|  2048|   20|     2|        81920|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                             |        6|  0|   0|  2048|   20|     2|        81920|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+---+----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+------+-----+---------+
    |factor_V_channel_U  |        0|  5|  22|     1|   10|       10|
    |nL_channel_U        |        0|  5|  44|     1|   32|       32|
    +--------------------+---------+---+----+------+-----+---------+
    |Total               |        0| 10|  66|     2|   42|       42|
    +--------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |cmpy_complex_top_Loop_2_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|   1|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready     |   1|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     |   2|          4|    2|          4|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                     |  1|   0|    1|          0|
    |ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0        |  1|   0|    1|          0|
    |ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0           |  1|   0|    1|          0|
    |ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready  |  1|   0|    1|          0|
    |ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready     |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  5|   0|    5|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_done            | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|sig_TDATA          |  in |   24|    axis    |        sig       |    pointer   |
|sig_TVALID         |  in |    1|    axis    |        sig       |    pointer   |
|sig_TREADY         | out |    1|    axis    |        sig       |    pointer   |
|sigRef_TDATA       |  in |   24|    axis    |      sigRef      |    pointer   |
|sigRef_TVALID      |  in |    1|    axis    |      sigRef      |    pointer   |
|sigRef_TREADY      | out |    1|    axis    |      sigRef      |    pointer   |
|prealign_V_TDATA   |  in |   24|    axis    |    prealign_V    |    pointer   |
|prealign_V_TVALID  |  in |    1|    axis    |    prealign_V    |    pointer   |
|prealign_V_TREADY  | out |    1|    axis    |    prealign_V    |    pointer   |
|cmp_TDATA          | out |   40|    axis    |        cmp       |    pointer   |
|cmp_TVALID         | out |    1|    axis    |        cmp       |    pointer   |
|cmp_TREADY         |  in |    1|    axis    |        cmp       |    pointer   |
|nL                 |  in |   32|   ap_none  |        nL        |    scalar    |
|nLExp              |  in |   32|   ap_none  |       nLExp      |    scalar    |
|nLen               |  in |   32|   ap_none  |       nLen       |    scalar    |
|factor_V           |  in |   10|   ap_none  |     factor_V     |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

