INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/lab5/lab5.srcs/sources_1/new/Mfhi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mfhi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/lab5/lab5.srcs/sources_1/new/Mflo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mflo
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/lab5/lab5.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multu
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/lab5/lab5.srcs/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "//vmware-host/Shared Folders/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
