// Seed: 597984734
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2
    , id_13,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri id_6,
    output wand id_7,
    output tri id_8,
    input wand id_9,
    input wor id_10,
    output wire id_11
);
  assign id_11 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd40,
    parameter id_5 = 32'd26
) (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire _id_4,
    input tri _id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9,
    input wand id_10
);
  logic [1 : id_5  +  1] id_12 = id_7;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_1,
      id_1,
      id_1,
      id_0,
      id_7,
      id_3,
      id_6,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_8 = 0;
  wire [1 : id_4] id_13;
  wire id_14;
endmodule
