$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module andgate_tb $end
  $var wire 1 # A $end
  $var wire 1 $ B $end
  $var wire 1 % C $end
  $scope module andg $end
   $var wire 1 # A $end
   $var wire 1 $ B $end
   $var wire 1 % C $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
#5
1$
#10
1#
0$
#15
1$
1%
