ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM2 init function */
  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 44 3 is_stmt 1 view .LVU5
  50              		.loc 1 44 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 7199;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 24 is_stmt 0 view .LVU8
  56 001a 41F61F42 		movw	r2, #7199
  57 001e 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 0020 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.Period = 999;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 0022 40F2E732 		movw	r2, #999
  64 0026 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0028 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 3


  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 002a 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 7 is_stmt 0 view .LVU18
  73 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 50 6 view .LVU19
  76 0030 90B9     		cbnz	r0, .L6
  77              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 54 3 is_stmt 1 view .LVU20
  79              		.loc 1 54 34 is_stmt 0 view .LVU21
  80 0032 4FF48053 		mov	r3, #4096
  81 0036 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 55 3 is_stmt 1 view .LVU22
  83              		.loc 1 55 7 is_stmt 0 view .LVU23
  84 0038 02A9     		add	r1, sp, #8
  85 003a 0C48     		ldr	r0, .L9
  86 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 55 6 view .LVU24
  89 0040 68B9     		cbnz	r0, .L7
  90              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 59 3 is_stmt 1 view .LVU25
  92              		.loc 1 59 37 is_stmt 0 view .LVU26
  93 0042 0023     		movs	r3, #0
  94 0044 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 60 3 is_stmt 1 view .LVU27
  96              		.loc 1 60 33 is_stmt 0 view .LVU28
  97 0046 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 61 3 is_stmt 1 view .LVU29
  99              		.loc 1 61 7 is_stmt 0 view .LVU30
 100 0048 6946     		mov	r1, sp
 101 004a 0848     		ldr	r0, .L9
 102 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 61 6 view .LVU31
 105 0050 40B9     		cbnz	r0, .L8
 106              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  66:Core/Src/tim.c **** 
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 4


  67:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 107              		.loc 1 69 1 view .LVU32
 108 0052 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0054 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 117              		.loc 1 52 5 is_stmt 1 view .LVU33
 118 0058 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005c E9E7     		b	.L2
 121              	.L7:
  57:Core/Src/tim.c ****   }
 122              		.loc 1 57 5 view .LVU34
 123 005e FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0062 EEE7     		b	.L3
 126              	.L8:
  63:Core/Src/tim.c ****   }
 127              		.loc 1 63 5 view .LVU35
 128 0064 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 69 1 is_stmt 0 view .LVU36
 131 0068 F3E7     		b	.L1
 132              	.L10:
 133 006a 00BF     		.align	2
 134              	.L9:
 135 006c 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	MX_TIM3_Init:
 147              	.LFB66:
  70:Core/Src/tim.c **** /* TIM3 init function */
  71:Core/Src/tim.c **** void MX_TIM3_Init(void)
  72:Core/Src/tim.c **** {
 148              		.loc 1 72 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 24
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 00B5     		push	{lr}
 153              	.LCFI4:
 154              		.cfi_def_cfa_offset 4
 155              		.cfi_offset 14, -4
 156 0002 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 5


 157              	.LCFI5:
 158              		.cfi_def_cfa_offset 32
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 159              		.loc 1 78 3 view .LVU38
 160              		.loc 1 78 26 is_stmt 0 view .LVU39
 161 0004 0023     		movs	r3, #0
 162 0006 0293     		str	r3, [sp, #8]
 163 0008 0393     		str	r3, [sp, #12]
 164 000a 0493     		str	r3, [sp, #16]
 165 000c 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 166              		.loc 1 79 3 is_stmt 1 view .LVU40
 167              		.loc 1 79 27 is_stmt 0 view .LVU41
 168 000e 0093     		str	r3, [sp]
 169 0010 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  84:Core/Src/tim.c ****   htim3.Instance = TIM3;
 170              		.loc 1 84 3 is_stmt 1 view .LVU42
 171              		.loc 1 84 18 is_stmt 0 view .LVU43
 172 0012 1548     		ldr	r0, .L19
 173 0014 154A     		ldr	r2, .L19+4
 174 0016 0260     		str	r2, [r0]
  85:Core/Src/tim.c ****   htim3.Init.Prescaler = 14399;
 175              		.loc 1 85 3 is_stmt 1 view .LVU44
 176              		.loc 1 85 24 is_stmt 0 view .LVU45
 177 0018 43F63F02 		movw	r2, #14399
 178 001c 4260     		str	r2, [r0, #4]
  86:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 179              		.loc 1 86 3 is_stmt 1 view .LVU46
 180              		.loc 1 86 26 is_stmt 0 view .LVU47
 181 001e 8360     		str	r3, [r0, #8]
  87:Core/Src/tim.c ****   htim3.Init.Period = 49999;
 182              		.loc 1 87 3 is_stmt 1 view .LVU48
 183              		.loc 1 87 21 is_stmt 0 view .LVU49
 184 0020 4CF24F32 		movw	r2, #49999
 185 0024 C260     		str	r2, [r0, #12]
  88:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 186              		.loc 1 88 3 is_stmt 1 view .LVU50
 187              		.loc 1 88 28 is_stmt 0 view .LVU51
 188 0026 0361     		str	r3, [r0, #16]
  89:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 189              		.loc 1 89 3 is_stmt 1 view .LVU52
 190              		.loc 1 89 32 is_stmt 0 view .LVU53
 191 0028 8361     		str	r3, [r0, #24]
  90:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 192              		.loc 1 90 3 is_stmt 1 view .LVU54
 193              		.loc 1 90 7 is_stmt 0 view .LVU55
 194 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 195              	.LVL6:
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 6


 196              		.loc 1 90 6 view .LVU56
 197 002e 90B9     		cbnz	r0, .L16
 198              	.L12:
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 199              		.loc 1 94 3 is_stmt 1 view .LVU57
 200              		.loc 1 94 34 is_stmt 0 view .LVU58
 201 0030 4FF48053 		mov	r3, #4096
 202 0034 0293     		str	r3, [sp, #8]
  95:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 203              		.loc 1 95 3 is_stmt 1 view .LVU59
 204              		.loc 1 95 7 is_stmt 0 view .LVU60
 205 0036 02A9     		add	r1, sp, #8
 206 0038 0B48     		ldr	r0, .L19
 207 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 208              	.LVL7:
 209              		.loc 1 95 6 view .LVU61
 210 003e 68B9     		cbnz	r0, .L17
 211              	.L13:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 212              		.loc 1 99 3 is_stmt 1 view .LVU62
 213              		.loc 1 99 37 is_stmt 0 view .LVU63
 214 0040 0023     		movs	r3, #0
 215 0042 0093     		str	r3, [sp]
 100:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 216              		.loc 1 100 3 is_stmt 1 view .LVU64
 217              		.loc 1 100 33 is_stmt 0 view .LVU65
 218 0044 0193     		str	r3, [sp, #4]
 101:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 219              		.loc 1 101 3 is_stmt 1 view .LVU66
 220              		.loc 1 101 7 is_stmt 0 view .LVU67
 221 0046 6946     		mov	r1, sp
 222 0048 0748     		ldr	r0, .L19
 223 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 224              	.LVL8:
 225              		.loc 1 101 6 view .LVU68
 226 004e 40B9     		cbnz	r0, .L18
 227              	.L11:
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** }
 228              		.loc 1 109 1 view .LVU69
 229 0050 07B0     		add	sp, sp, #28
 230              	.LCFI6:
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 4
 233              		@ sp needed
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 7


 234 0052 5DF804FB 		ldr	pc, [sp], #4
 235              	.L16:
 236              	.LCFI7:
 237              		.cfi_restore_state
  92:Core/Src/tim.c ****   }
 238              		.loc 1 92 5 is_stmt 1 view .LVU70
 239 0056 FFF7FEFF 		bl	Error_Handler
 240              	.LVL9:
 241 005a E9E7     		b	.L12
 242              	.L17:
  97:Core/Src/tim.c ****   }
 243              		.loc 1 97 5 view .LVU71
 244 005c FFF7FEFF 		bl	Error_Handler
 245              	.LVL10:
 246 0060 EEE7     		b	.L13
 247              	.L18:
 103:Core/Src/tim.c ****   }
 248              		.loc 1 103 5 view .LVU72
 249 0062 FFF7FEFF 		bl	Error_Handler
 250              	.LVL11:
 251              		.loc 1 109 1 is_stmt 0 view .LVU73
 252 0066 F3E7     		b	.L11
 253              	.L20:
 254              		.align	2
 255              	.L19:
 256 0068 00000000 		.word	.LANCHOR1
 257 006c 00040040 		.word	1073742848
 258              		.cfi_endproc
 259              	.LFE66:
 261              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 262              		.align	1
 263              		.global	HAL_TIM_Base_MspInit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	HAL_TIM_Base_MspInit:
 269              	.LVL12:
 270              	.LFB67:
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 112:Core/Src/tim.c **** {
 271              		.loc 1 112 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 8
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 112 1 is_stmt 0 view .LVU75
 276 0000 00B5     		push	{lr}
 277              	.LCFI8:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 14, -4
 280 0002 83B0     		sub	sp, sp, #12
 281              	.LCFI9:
 282              		.cfi_def_cfa_offset 16
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 283              		.loc 1 114 3 is_stmt 1 view .LVU76
 284              		.loc 1 114 20 is_stmt 0 view .LVU77
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 8


 285 0004 0368     		ldr	r3, [r0]
 286              		.loc 1 114 5 view .LVU78
 287 0006 B3F1804F 		cmp	r3, #1073741824
 288 000a 05D0     		beq	.L25
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 119:Core/Src/tim.c ****     /* TIM2 clock enable */
 120:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 123:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 289              		.loc 1 129 8 is_stmt 1 view .LVU79
 290              		.loc 1 129 10 is_stmt 0 view .LVU80
 291 000c 164A     		ldr	r2, .L27
 292 000e 9342     		cmp	r3, r2
 293 0010 16D0     		beq	.L26
 294              	.LVL13:
 295              	.L21:
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 134:Core/Src/tim.c ****     /* TIM3 clock enable */
 135:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 138:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 139:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c **** }
 296              		.loc 1 144 1 view .LVU81
 297 0012 03B0     		add	sp, sp, #12
 298              	.LCFI10:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 4
 301              		@ sp needed
 302 0014 5DF804FB 		ldr	pc, [sp], #4
 303              	.LVL14:
 304              	.L25:
 305              	.LCFI11:
 306              		.cfi_restore_state
 120:Core/Src/tim.c **** 
 307              		.loc 1 120 5 is_stmt 1 view .LVU82
 308              	.LBB2:
 120:Core/Src/tim.c **** 
 309              		.loc 1 120 5 view .LVU83
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 9


 120:Core/Src/tim.c **** 
 310              		.loc 1 120 5 view .LVU84
 311 0018 03F50433 		add	r3, r3, #135168
 312 001c DA69     		ldr	r2, [r3, #28]
 313 001e 42F00102 		orr	r2, r2, #1
 314 0022 DA61     		str	r2, [r3, #28]
 120:Core/Src/tim.c **** 
 315              		.loc 1 120 5 view .LVU85
 316 0024 DB69     		ldr	r3, [r3, #28]
 317 0026 03F00103 		and	r3, r3, #1
 318 002a 0093     		str	r3, [sp]
 120:Core/Src/tim.c **** 
 319              		.loc 1 120 5 view .LVU86
 320 002c 009B     		ldr	r3, [sp]
 321              	.LBE2:
 120:Core/Src/tim.c **** 
 322              		.loc 1 120 5 view .LVU87
 123:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 323              		.loc 1 123 5 view .LVU88
 324 002e 0022     		movs	r2, #0
 325 0030 0121     		movs	r1, #1
 326 0032 1C20     		movs	r0, #28
 327              	.LVL15:
 123:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 328              		.loc 1 123 5 is_stmt 0 view .LVU89
 329 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 330              	.LVL16:
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 331              		.loc 1 124 5 is_stmt 1 view .LVU90
 332 0038 1C20     		movs	r0, #28
 333 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 334              	.LVL17:
 335 003e E8E7     		b	.L21
 336              	.LVL18:
 337              	.L26:
 135:Core/Src/tim.c **** 
 338              		.loc 1 135 5 view .LVU91
 339              	.LBB3:
 135:Core/Src/tim.c **** 
 340              		.loc 1 135 5 view .LVU92
 135:Core/Src/tim.c **** 
 341              		.loc 1 135 5 view .LVU93
 342 0040 0A4B     		ldr	r3, .L27+4
 343 0042 DA69     		ldr	r2, [r3, #28]
 344 0044 42F00202 		orr	r2, r2, #2
 345 0048 DA61     		str	r2, [r3, #28]
 135:Core/Src/tim.c **** 
 346              		.loc 1 135 5 view .LVU94
 347 004a DB69     		ldr	r3, [r3, #28]
 348 004c 03F00203 		and	r3, r3, #2
 349 0050 0193     		str	r3, [sp, #4]
 135:Core/Src/tim.c **** 
 350              		.loc 1 135 5 view .LVU95
 351 0052 019B     		ldr	r3, [sp, #4]
 352              	.LBE3:
 135:Core/Src/tim.c **** 
 353              		.loc 1 135 5 view .LVU96
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 10


 138:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 354              		.loc 1 138 5 view .LVU97
 355 0054 0022     		movs	r2, #0
 356 0056 0121     		movs	r1, #1
 357 0058 1D20     		movs	r0, #29
 358              	.LVL19:
 138:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 359              		.loc 1 138 5 is_stmt 0 view .LVU98
 360 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL20:
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 362              		.loc 1 139 5 is_stmt 1 view .LVU99
 363 005e 1D20     		movs	r0, #29
 364 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 365              	.LVL21:
 366              		.loc 1 144 1 is_stmt 0 view .LVU100
 367 0064 D5E7     		b	.L21
 368              	.L28:
 369 0066 00BF     		.align	2
 370              	.L27:
 371 0068 00040040 		.word	1073742848
 372 006c 00100240 		.word	1073876992
 373              		.cfi_endproc
 374              	.LFE67:
 376              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_TIM_Base_MspDeInit
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	HAL_TIM_Base_MspDeInit:
 384              	.LVL22:
 385              	.LFB68:
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 147:Core/Src/tim.c **** {
 386              		.loc 1 147 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 147 1 is_stmt 0 view .LVU102
 391 0000 08B5     		push	{r3, lr}
 392              	.LCFI12:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 396              		.loc 1 149 3 is_stmt 1 view .LVU103
 397              		.loc 1 149 20 is_stmt 0 view .LVU104
 398 0002 0368     		ldr	r3, [r0]
 399              		.loc 1 149 5 view .LVU105
 400 0004 B3F1804F 		cmp	r3, #1073741824
 401 0008 03D0     		beq	.L33
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 152:Core/Src/tim.c **** 
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 11


 153:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 154:Core/Src/tim.c ****     /* Peripheral clock disable */
 155:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 158:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 402              		.loc 1 163 8 is_stmt 1 view .LVU106
 403              		.loc 1 163 10 is_stmt 0 view .LVU107
 404 000a 0B4A     		ldr	r2, .L35
 405 000c 9342     		cmp	r3, r2
 406 000e 09D0     		beq	.L34
 407              	.LVL23:
 408              	.L29:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 168:Core/Src/tim.c ****     /* Peripheral clock disable */
 169:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 172:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c **** }
 409              		.loc 1 177 1 view .LVU108
 410 0010 08BD     		pop	{r3, pc}
 411              	.LVL24:
 412              	.L33:
 155:Core/Src/tim.c **** 
 413              		.loc 1 155 5 is_stmt 1 view .LVU109
 414 0012 0A4A     		ldr	r2, .L35+4
 415 0014 D369     		ldr	r3, [r2, #28]
 416 0016 23F00103 		bic	r3, r3, #1
 417 001a D361     		str	r3, [r2, #28]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 418              		.loc 1 158 5 view .LVU110
 419 001c 1C20     		movs	r0, #28
 420              	.LVL25:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 421              		.loc 1 158 5 is_stmt 0 view .LVU111
 422 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 423              	.LVL26:
 424 0022 F5E7     		b	.L29
 425              	.LVL27:
 426              	.L34:
 169:Core/Src/tim.c **** 
 427              		.loc 1 169 5 is_stmt 1 view .LVU112
 428 0024 02F50332 		add	r2, r2, #134144
 429 0028 D369     		ldr	r3, [r2, #28]
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 12


 430 002a 23F00203 		bic	r3, r3, #2
 431 002e D361     		str	r3, [r2, #28]
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 432              		.loc 1 172 5 view .LVU113
 433 0030 1D20     		movs	r0, #29
 434              	.LVL28:
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 435              		.loc 1 172 5 is_stmt 0 view .LVU114
 436 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 437              	.LVL29:
 438              		.loc 1 177 1 view .LVU115
 439 0036 EBE7     		b	.L29
 440              	.L36:
 441              		.align	2
 442              	.L35:
 443 0038 00040040 		.word	1073742848
 444 003c 00100240 		.word	1073876992
 445              		.cfi_endproc
 446              	.LFE68:
 448              		.global	htim3
 449              		.global	htim2
 450              		.section	.bss.htim2,"aw",%nobits
 451              		.align	2
 452              		.set	.LANCHOR0,. + 0
 455              	htim2:
 456 0000 00000000 		.space	72
 456      00000000 
 456      00000000 
 456      00000000 
 456      00000000 
 457              		.section	.bss.htim3,"aw",%nobits
 458              		.align	2
 459              		.set	.LANCHOR1,. + 0
 462              	htim3:
 463 0000 00000000 		.space	72
 463      00000000 
 463      00000000 
 463      00000000 
 463      00000000 
 464              		.text
 465              	.Letext0:
 466              		.file 2 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 467              		.file 3 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 468              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 469              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 470              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 471              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 472              		.file 8 "Core/Inc/tim.h"
 473              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 474              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 475              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc2zmand.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:18     .text.MX_TIM2_Init:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:135    .text.MX_TIM2_Init:0000006c $d
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:140    .text.MX_TIM3_Init:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:146    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:256    .text.MX_TIM3_Init:00000068 $d
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:262    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:268    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:371    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:377    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:383    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:443    .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:462    .bss.htim3:00000000 htim3
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:455    .bss.htim2:00000000 htim2
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:451    .bss.htim2:00000000 $d
C:\Users\dung\AppData\Local\Temp\cc2zmand.s:458    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
