--
-- Written by Synplicity
-- Product Version "G-2012.09A-SP4 "
-- Program "Synplify Pro", Mapper "map201209sp1actp1, Build 006R"
-- Fri Mar 11 16:39:31 2016
--

--
-- Written by Synplify Pro version Build 006R
-- Fri Mar 11 16:39:31 2016
--

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity apbctrlx_1_2048_4095_0_0_0_16_1_0_2_1_0_0_0_0_1_1 is
port(
  hrdata : out std_logic_vector(31 downto 0);
  pwdata : out std_logic_vector(31 downto 0);
  prdata_iv_0_1 : in std_logic_vector(1 downto 1);
  prdata_0_iv_0_1 : in std_logic_vector(7 downto 7);
  brate_m_0 :  in std_logic;
  brate_m_3 :  in std_logic;
  prdata_iv_0_2_0 :  in std_logic;
  prdata_iv_0_2_2 :  in std_logic;
  scaler_m : in std_logic_vector(5 downto 4);
  readdata_iv_4_0 :  in std_logic;
  readdata_iv_4_5 :  in std_logic;
  readdata_iv_3_0 :  in std_logic;
  readdata_iv_3_5 :  in std_logic;
  readdata_10_0 :  in std_logic;
  readdata_10_4 :  in std_logic;
  imask_0_RNI15KG8 : in std_logic_vector(10 downto 10);
  prdata_0_iv_2_6 :  in std_logic;
  prdata_0_iv_2_1 :  in std_logic;
  prdata_0_iv_2_2 :  in std_logic;
  prdata_0_iv_2_5 :  in std_logic;
  prdata_0_iv_2_9 :  in std_logic;
  prdata_0_iv_2_3 :  in std_logic;
  prdata_0_iv_2_4 :  in std_logic;
  prdata_0_iv_2_13 :  in std_logic;
  prdata_0_iv_2_8 :  in std_logic;
  prdata_0_iv_2_0 :  in std_logic;
  readdata_0_iv_3_2 :  in std_logic;
  readdata_0_iv_3_3 :  in std_logic;
  readdata_0_iv_3_0 :  in std_logic;
  readdata_1_iv_0_1 :  in std_logic;
  readdata_1_iv_0_5 :  in std_logic;
  readdata_1_iv_0_0 :  in std_logic;
  readdata_1_iv_0_20 :  in std_logic;
  readdata_10_m_8 :  in std_logic;
  readdata_10_m_0 :  in std_logic;
  readdata_10_m_28 :  in std_logic;
  prdata_2 : in std_logic_vector(0 downto 0);
  un1_dcom0_11 :  in std_logic;
  un1_dcom0_6 :  in std_logic;
  un1_dcom0_0 :  in std_logic;
  un1_dcom0_10 :  in std_logic;
  un1_dcom0_5 :  in std_logic;
  un1_dcom0_12 :  in std_logic;
  un1_dcom0_8 :  in std_logic;
  un1_dcom0_7 :  in std_logic;
  un1_dcom0_9 :  in std_logic;
  un1_grgpio0 : in std_logic_vector(67 downto 67);
  oen_i_4_0 :  in std_logic;
  oen_i_4_2 :  in std_logic;
  brate : in std_logic_vector(10 downto 9);
  prdata_1_1 :  in std_logic;
  prdata_0_13 :  in std_logic;
  prdata_0_12 :  in std_logic;
  prdata_0_14 :  in std_logic;
  prdata_0_9 :  in std_logic;
  prdata_0_2 :  in std_logic;
  prdata_0_1 :  in std_logic;
  prdata_0_0 :  in std_logic;
  prdata_0_26 :  in std_logic;
  prdata_13 :  in std_logic;
  prdata_22 :  in std_logic;
  prdata_12 :  in std_logic;
  prdata_17 :  in std_logic;
  prdata_14 :  in std_logic;
  prdata_24 :  in std_logic;
  prdata_20 :  in std_logic;
  prdata_9 :  in std_logic;
  prdata_18 :  in std_logic;
  prdata_19 :  in std_logic;
  prdata_25 :  in std_logic;
  prdata_27 :  in std_logic;
  prdata_28 :  in std_logic;
  prdata_29 :  in std_logic;
  prdata_31 :  in std_logic;
  prdata_21 :  in std_logic;
  prdata_16 :  in std_logic;
  prdata_6 :  in std_logic;
  prdata_4 :  in std_logic;
  prdata_8 :  in std_logic;
  prdata_1_d0 :  in std_logic;
  prdata_7 :  in std_logic;
  prdata_3 :  in std_logic;
  prdata_0_d0 :  in std_logic;
  prdata_2_d0 :  in std_logic;
  prdata_26 :  in std_logic;
  prdata_23 :  in std_logic;
  paddr_5 :  out std_logic;
  paddr_4 :  out std_logic;
  paddr_7 :  out std_logic;
  paddr_3 :  out std_logic;
  paddr_2 :  out std_logic;
  paddr_1 :  out std_logic;
  paddr_0_d0 :  out std_logic;
  hwdata : in std_logic_vector(31 downto 0);
  pwdata_0 : out std_logic_vector(5 downto 4);
  paddr_0_2 :  out std_logic;
  paddr_0_0 :  out std_logic;
  N_5588 :  in std_logic;
  N_5587 :  in std_logic;
  N_5586 :  in std_logic;
  N_5585 :  in std_logic;
  N_5584 :  in std_logic;
  N_5583 :  in std_logic;
  N_5582 :  in std_logic;
  N_5581 :  in std_logic;
  N_5580 :  in std_logic;
  N_5579 :  in std_logic;
  N_5334 :  in std_logic;
  N_5333 :  in std_logic;
  N_5332 :  in std_logic;
  N_5330 :  in std_logic;
  N_5328 :  in std_logic;
  N_5327 :  in std_logic;
  hready :  out std_logic;
  penable :  out std_logic;
  extclken_m :  in std_logic;
  N_994 :  in std_logic;
  N_199 :  in std_logic;
  N_57 :  in std_logic;
  N_190_0 :  in std_logic;
  N_998 :  in std_logic;
  N_995 :  in std_logic;
  N_170_1 :  in std_logic;
  N_991 :  in std_logic;
  debug_m :  in std_logic;
  N_997 :  in std_logic;
  N_180 :  in std_logic;
  N_996 :  in std_logic;
  N_177 :  in std_logic;
  N_176_0 :  in std_logic;
  N_987 :  in std_logic;
  N_241 :  out std_logic;
  N_244 :  out std_logic;
  N_243 :  out std_logic;
  un1_hready :  in std_logic;
  N_5598 :  in std_logic;
  N_5194 :  in std_logic;
  N_5187 :  in std_logic;
  N_231 :  out std_logic;
  N_229 :  out std_logic;
  N_230 :  out std_logic;
  N_59 :  in std_logic;
  N_348 :  in std_logic;
  N_352 :  in std_logic;
  N_349 :  in std_logic;
  N_353 :  in std_logic;
  N_247 :  in std_logic;
  N_49 :  in std_logic;
  N_40 :  in std_logic;
  N_169_0 :  in std_logic;
  N_110 :  in std_logic;
  breakirqen :  in std_logic;
  tsemptyirqen :  in std_logic;
  delayirqen :  in std_logic;
  N_5198 :  out std_logic;
  N_354 :  in std_logic;
  N_350 :  in std_logic;
  un1_rdata23 :  in std_logic;
  N_45 :  in std_logic;
  N_46 :  in std_logic;
  N_41 :  in std_logic;
  N_42 :  in std_logic;
  N_62 :  in std_logic;
  N_47 :  in std_logic;
  N_48 :  in std_logic;
  N_38 :  in std_logic;
  N_39 :  in std_logic;
  N_51 :  in std_logic;
  N_52 :  in std_logic;
  N_170 :  in std_logic;
  enable :  in std_logic;
  rdata62_1 :  in std_logic;
  stop :  in std_logic;
  N_790 :  in std_logic;
  N_237 :  out std_logic;
  N_25 :  in std_logic;
  N_5601 :  in std_logic;
  flash_rpn_c :  in std_logic;
  pwrite :  out std_logic;
  N_226 :  out std_logic;
  N_5331 :  in std_logic;
  N_5329 :  in std_logic;
  ramclk_c :  in std_logic);
end apbctrlx_1_2048_4095_0_0_0_16_1_0_2_1_0_0_0_0_1_1;

architecture beh of apbctrlx_1_2048_4095_0_0_0_16_1_0_2_1_0_0_0_0_1_1 is
  signal STATE : std_logic_vector(1 downto 0);
  signal HADDR : std_logic_vector(2 to 2);
  signal PRDATA_1 : std_logic_vector(31 downto 0);
  signal PRDATA_1_0_0_2 : std_logic_vector(15 downto 0);
  signal PRDATA_1_0_0_0 : std_logic_vector(21 downto 0);
  signal PRDATA_1_0_0_4 : std_logic_vector(6 to 6);
  signal PRDATA_1_0_0_3 : std_logic_vector(15 downto 0);
  signal PRDATA_1_0_0_1 : std_logic_vector(14 downto 1);
  signal PRDATA_1_0_0_A7_1_2 : std_logic_vector(4 downto 3);
  signal PRDATA_1_0_0_A7_0 : std_logic_vector(20 downto 0);
  signal PRDATA_1_0_0_A7_1_0 : std_logic_vector(15 downto 4);
  signal PRDATA_1_0_0_A7_0_2 : std_logic_vector(6 to 6);
  signal PRDATA_1_0_0_A7_0_0 : std_logic_vector(21 downto 6);
  signal PRDATA_1_0_0_A7_1_1 : std_logic_vector(3 downto 0);
  signal PRDATA_1_0_0_A7_0_1 : std_logic_vector(5 to 5);
  signal PADDR : std_logic_vector(19 downto 8);
  signal PRDATA_1_0 : std_logic_vector(1 to 1);
  signal HREADY_0_SQMUXA : std_logic ;
  signal PWDATA_1_SQMUXA : std_logic ;
  signal N_228_0 : std_logic ;
  signal N_225 : std_logic ;
  signal PWDATA_1_SQMUXA_0 : std_logic ;
  signal N_5109 : std_logic ;
  signal N_5108 : std_logic ;
  signal PADDR_373 : std_logic ;
  signal N_250 : std_logic ;
  signal N_228 : std_logic ;
  signal N_5111 : std_logic ;
  signal N_234 : std_logic ;
  signal N_5110 : std_logic ;
  signal N_5185_TZ : std_logic ;
  signal N_5247_1 : std_logic ;
  signal N_306 : std_logic ;
  signal STATE_2_SQMUXA : std_logic ;
  signal PWRITE_385 : std_logic ;
  signal N_5246_1 : std_logic ;
  signal NN_3 : std_logic ;
  signal PSEL_0_0_0 : std_logic ;
  signal PSEL_0_0_A3_1 : std_logic ;
  signal N_305_1 : std_logic ;
  signal N_176 : std_logic ;
  signal N_174 : std_logic ;
  signal N_242 : std_logic ;
  signal N_172 : std_logic ;
  signal N_166 : std_logic ;
  signal N_164 : std_logic ;
  signal N_163 : std_logic ;
  signal N_162 : std_logic ;
  signal N_5131 : std_logic ;
  signal N_5103 : std_logic ;
  signal N_167 : std_logic ;
  signal N_169 : std_logic ;
  signal N_249 : std_logic ;
  signal N_168 : std_logic ;
  signal N_216 : std_logic ;
  signal N_218 : std_logic ;
  signal CFGSEL_RNISCKT2 : std_logic ;
  signal N_251 : std_logic ;
  signal N_205 : std_logic ;
  signal N_200 : std_logic ;
  signal N_203 : std_logic ;
  signal N_233 : std_logic ;
  signal N_194 : std_logic ;
  signal N_5117 : std_logic ;
  signal N_195 : std_logic ;
  signal N_210 : std_logic ;
  signal N_5127 : std_logic ;
  signal N_5129 : std_logic ;
  signal N_5104 : std_logic ;
  signal N_5126 : std_logic ;
  signal N_5101 : std_logic ;
  signal N_158 : std_logic ;
  signal N_160 : std_logic ;
  signal N_157 : std_logic ;
  signal N_5134 : std_logic ;
  signal N_5136 : std_logic ;
  signal N_5132 : std_logic ;
  signal N_182 : std_logic ;
  signal N_184 : std_logic ;
  signal N_178 : std_logic ;
  signal N_5141 : std_logic ;
  signal N_186 : std_logic ;
  signal N_188 : std_logic ;
  signal N_190 : std_logic ;
  signal N_5122 : std_logic ;
  signal N_245 : std_logic ;
  signal N_235 : std_logic ;
  signal PADDR_375 : std_logic ;
  signal N_5115 : std_logic ;
  signal N_232 : std_logic ;
  signal PADDR_372 : std_logic ;
  signal CFGSEL : std_logic ;
  signal PENABLE_1_0_I_A4_5 : std_logic ;
  signal PENABLE_1_0_I_A4_3 : std_logic ;
  signal PENABLE_1_0_I_A4_4 : std_logic ;
  signal PENABLE_1_0_I_A4_1 : std_logic ;
  signal N_4901_I_0_A2_1_5 : std_logic ;
  signal N_4901_I_0_A2_1_3 : std_logic ;
  signal N_4901_I_0_A2_1_4 : std_logic ;
  signal N_4901_I_0_A2_1_1 : std_logic ;
  signal N_12 : std_logic ;
  signal N_10 : std_logic ;
  signal PSEL_RNO : std_logic ;
  signal N_209 : std_logic ;
  signal N_208 : std_logic ;
  signal N_5139 : std_logic ;
  signal N_170_0 : std_logic ;
  signal N_198 : std_logic ;
  signal N_197 : std_logic ;
  signal N_213 : std_logic ;
  signal N_214 : std_logic ;
  signal N_159 : std_logic ;
  signal N_161 : std_logic ;
  signal N_5128 : std_logic ;
  signal N_5130 : std_logic ;
  signal N_5135 : std_logic ;
  signal N_5137 : std_logic ;
  signal N_183 : std_logic ;
  signal N_185 : std_logic ;
  signal N_5123 : std_logic ;
  signal N_5125 : std_logic ;
  signal N_187 : std_logic ;
  signal N_189 : std_logic ;
  signal N_192 : std_logic ;
  signal N_193 : std_logic ;
  signal N_5142 : std_logic ;
  signal N_181 : std_logic ;
  signal N_5098 : std_logic ;
  signal N_5119 : std_logic ;
  signal N_238 : std_logic ;
  signal N_43 : std_logic ;
  signal PADDR_370 : std_logic ;
  signal N_384 : std_logic ;
  signal CFGSEL2 : std_logic ;
  signal PADDR_0 : std_logic ;
  signal PENABLE_RNO : std_logic ;
  signal N_223 : std_logic ;
  signal N_386 : std_logic ;
  signal PADDR_369 : std_logic ;
  signal N_382 : std_logic ;
  signal N_380 : std_logic ;
  signal N_4166 : std_logic ;
  signal HWRITE_RNO : std_logic ;
  signal N_383 : std_logic ;
  signal PSEL : std_logic ;
  signal N_379 : std_logic ;
  signal N_378 : std_logic ;
  signal N_381 : std_logic ;
  signal N_5102 : std_logic ;
  signal PADDR_371 : std_logic ;
  signal N_5113 : std_logic ;
  signal N_273 : std_logic ;
  signal N_4113 : std_logic ;
  signal N_157_1 : std_logic ;
  signal NN_4 : std_logic ;
  signal N_239_1 : std_logic ;
  signal N_5106 : std_logic ;
  signal PENABLE_377 : std_logic ;
  signal HREADY_376 : std_logic ;
  signal N_5604 : std_logic ;
  signal N_5603 : std_logic ;
  signal NN_1 : std_logic ;
  signal NN_2 : std_logic ;
begin
\R.P_0.HADDR_0[4]_REG_Z558\: DFN1E1 port map (
    Q => PADDR_375,
    CLK => ramclk_c,
    D => N_5329,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR_0[6]_REG_Z560\: DFN1E1 port map (
    Q => PADDR_0,
    CLK => ramclk_c,
    D => N_5331,
    E => HREADY_0_SQMUXA);
\R.P_0.PWDATA_0[4]_REG_Z562\: DFN1E1 port map (
    Q => pwdata_0(4),
    CLK => ramclk_c,
    D => hwdata(4),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA_0[5]_REG_Z564\: DFN1E1 port map (
    Q => pwdata_0(5),
    CLK => ramclk_c,
    D => hwdata(5),
    E => PWDATA_1_SQMUXA);
\R.P_0.HADDR_RNIBLN75_1[11]\: NOR2B port map (
    Y => N_228_0,
    A => N_386,
    B => N_225);
\R.P_0.STATE_RNIBUEA1_0[0]\: NOR3B port map (
    Y => PWDATA_1_SQMUXA_0,
    A => STATE(0),
    B => PWRITE_385,
    C => STATE(1));
\R.P_0.HADDR_RNI4AIB[2]\: CLKINT port map (
    Y => PADDR_373,
    A => HADDR(2));
\COMB.V.P_0.PRDATA_1_0_0[23]\: OR2 port map (
    Y => PRDATA_1(23),
    A => N_5109,
    B => N_5108);
\COMB.V.P_0.PRDATA_1_0_0_A7[23]\: AND2 port map (
    Y => N_5108,
    A => PADDR_373,
    B => N_250);
\COMB.V.P_0.PRDATA_1_0_0_A7_0[23]\: AND2 port map (
    Y => N_5109,
    A => N_228,
    B => prdata_23);
\COMB.V.P_0.PRDATA_1_0_0_A7_0[26]\: AND2 port map (
    Y => N_5111,
    A => N_234,
    B => prdata_26);
\COMB.V.P_0.PRDATA_1_0_0[26]\: OR2 port map (
    Y => PRDATA_1(26),
    A => N_5111,
    B => N_5110);
\COMB.V.P_0.PRDATA_1_0_0_A7[26]\: AND2 port map (
    Y => N_5110,
    A => N_228,
    B => prdata_0_26);
\COMB.V.P_0.PENABLE_1_0_I_I_TZ\: OR2 port map (
    Y => N_5185_TZ,
    A => N_5247_1,
    B => N_306);
\COMB.V.P_0.PENABLE_1_0_I_I_A3_0_1\: NOR2A port map (
    Y => N_5247_1,
    A => STATE_2_SQMUXA,
    B => PWRITE_385);
\COMB.V.P_0.PENABLE_1_0_I_I_A3_1_0\: AND2 port map (
    Y => N_306,
    A => N_5246_1,
    B => NN_3);
\R.P_0.PSEL_RNO_1\: AO1 port map (
    Y => PSEL_0_0_0,
    A => NN_3,
    B => N_5246_1,
    C => STATE_2_SQMUXA);
\R.P_0.PSEL_RNO_0\: NOR3B port map (
    Y => PSEL_0_0_A3_1,
    A => N_305_1,
    B => flash_rpn_c,
    C => N_5601);
\R.P_0.PRDATA_RNO_0[2]\: OR3 port map (
    Y => PRDATA_1_0_0_2(2),
    A => N_176,
    B => PRDATA_1_0_0_0(2),
    C => N_174);
\R.P_0.PRDATA_RNO_2[2]\: AO1 port map (
    Y => PRDATA_1_0_0_0(2),
    A => prdata_2_d0,
    B => N_242,
    C => N_172);
\R.P_0.PRDATA_RNO_0[6]\: OR3 port map (
    Y => PRDATA_1_0_0_4(6),
    A => N_166,
    B => PRDATA_1_0_0_2(6),
    C => N_164);
\R.P_0.PRDATA_RNO_2[6]\: OR3 port map (
    Y => PRDATA_1_0_0_2(6),
    A => N_163,
    B => PRDATA_1_0_0_0(6),
    C => N_162);
\R.P_0.PRDATA_RNO_5[6]\: OR2 port map (
    Y => PRDATA_1_0_0_0(6),
    A => N_5131,
    B => N_5103);
\R.P_0.PRDATA_RNO_0[5]\: OR3 port map (
    Y => PRDATA_1_0_0_3(5),
    A => PRDATA_1_0_0_1(5),
    B => N_167,
    C => N_169);
\R.P_0.PRDATA_RNO_3[5]\: OR3 port map (
    Y => PRDATA_1_0_0_1(5),
    A => N_5103,
    B => N_249,
    C => N_168);
\R.P_0.PRDATA_RNO_0[0]\: AO1 port map (
    Y => PRDATA_1_0_0_3(0),
    A => prdata_0_d0,
    B => N_228_0,
    C => PRDATA_1_0_0_2(0));
\R.P_0.PRDATA_RNO_1[0]\: OR3 port map (
    Y => PRDATA_1_0_0_2(0),
    A => N_216,
    B => N_218,
    C => PRDATA_1_0_0_0(0));
\R.P_0.PRDATA_RNO_4[0]\: AO1 port map (
    Y => PRDATA_1_0_0_0(0),
    A => prdata_0_0,
    B => N_234,
    C => CFGSEL_RNISCKT2);
\R.P_0.PRDATA_RNO_0[3]\: AO1 port map (
    Y => PRDATA_1_0_0_2(3),
    A => prdata_3,
    B => N_228_0,
    C => PRDATA_1_0_0_1(3));
\R.P_0.PRDATA_RNO_3[3]\: AO1A port map (
    Y => PRDATA_1_0_0_1(3),
    A => N_25,
    B => PRDATA_1_0_0_A7_1_2(3),
    C => PRDATA_1_0_0_0(3));
\R.P_0.PRDATA_RNO_5[3]\: AO1 port map (
    Y => PRDATA_1_0_0_0(3),
    A => N_251,
    B => N_384,
    C => N_205);
\R.P_0.PRDATA_RNO_0[4]\: OR3 port map (
    Y => PRDATA_1_0_0_3(4),
    A => N_200,
    B => PRDATA_1_0_0_1(4),
    C => N_203);
\R.P_0.PRDATA_RNO_2[4]\: AO1A port map (
    Y => PRDATA_1_0_0_1(4),
    A => N_25,
    B => PRDATA_1_0_0_A7_1_2(4),
    C => PRDATA_1_0_0_0(4));
\R.P_0.PRDATA_RNO_5[4]\: AO1 port map (
    Y => PRDATA_1_0_0_0(4),
    A => PRDATA_1_0_0_A7_0(4),
    B => N_233,
    C => CFGSEL_RNISCKT2);
\R.P_0.PRDATA_RNO_0[7]\: AO1 port map (
    Y => PRDATA_1_0_0_2(7),
    A => prdata_7,
    B => N_228_0,
    C => PRDATA_1_0_0_1(7));
\R.P_0.PRDATA_RNO_3[7]\: OR3 port map (
    Y => PRDATA_1_0_0_1(7),
    A => N_194,
    B => N_5117,
    C => N_195);
\R.P_0.PRDATA_RNO_0[1]\: AO1 port map (
    Y => PRDATA_1_0_0_2(1),
    A => prdata_1_d0,
    B => N_234,
    C => PRDATA_1_0_0_1(1));
\R.P_0.PRDATA_RNO_3[1]\: AO1 port map (
    Y => PRDATA_1_0_0_1(1),
    A => prdata_0_1,
    B => N_242,
    C => PRDATA_1_0_0_0(1));
\R.P_0.PRDATA_RNO_4[1]\: AO1 port map (
    Y => PRDATA_1_0_0_0(1),
    A => prdata_1_1,
    B => N_233,
    C => N_210);
\R.P_0.PRDATA_RNO_1[14]\: OR3 port map (
    Y => PRDATA_1_0_0_3(14),
    A => N_5127,
    B => PRDATA_1_0_0_1(14),
    C => N_5129);
\R.P_0.PRDATA_RNO_4[14]\: OR3 port map (
    Y => PRDATA_1_0_0_1(14),
    A => N_5104,
    B => N_5126,
    C => N_5101);
\R.P_0.PRDATA_RNO_1[12]\: OR3 port map (
    Y => PRDATA_1_0_0_2(12),
    A => N_158,
    B => PRDATA_1_0_0_0(12),
    C => N_160);
\R.P_0.PRDATA_RNO_4[12]\: AO1 port map (
    Y => PRDATA_1_0_0_0(12),
    A => N_249,
    B => PADDR_373,
    C => N_157);
\R.P_0.PRDATA_RNO_1[13]\: OR3 port map (
    Y => PRDATA_1_0_0_3(13),
    A => N_5134,
    B => PRDATA_1_0_0_1(13),
    C => N_5136);
\R.P_0.PRDATA_RNO_4[13]\: OR3 port map (
    Y => PRDATA_1_0_0_1(13),
    A => N_5132,
    B => N_5126,
    C => N_5131);
\R.P_0.PRDATA_RNO_1[10]\: OR3 port map (
    Y => PRDATA_1_0_0_1(10),
    A => N_182,
    B => CFGSEL_RNISCKT2,
    C => N_184);
\R.P_0.PRDATA_RNO_0[11]\: OR3 port map (
    Y => PRDATA_1_0_0_1(11),
    A => N_178,
    B => CFGSEL_RNISCKT2,
    C => N_5141);
\R.P_0.PRDATA_RNO_1[9]\: OR3 port map (
    Y => PRDATA_1_0_0_1(9),
    A => CFGSEL_RNISCKT2,
    B => N_186,
    C => N_188);
\R.P_0.PRDATA_RNO_0[8]\: AO1 port map (
    Y => PRDATA_1_0_0_1(8),
    A => prdata_8,
    B => N_228_0,
    C => PRDATA_1_0_0_0(8));
\R.P_0.PRDATA_RNO_3[8]\: OR2 port map (
    Y => PRDATA_1_0_0_0(8),
    A => N_190,
    B => CFGSEL_RNISCKT2);
\R.P_0.PRDATA_RNO_1[15]\: AO1A port map (
    Y => PRDATA_1_0_0_3(15),
    A => N_790,
    B => PRDATA_1_0_0_A7_1_0(15),
    C => PRDATA_1_0_0_2(15));
\R.P_0.PRDATA_RNO_4[15]\: OR3 port map (
    Y => PRDATA_1_0_0_2(15),
    A => N_5101,
    B => PRDATA_1_0_0_0(15),
    C => N_5122);
\R.P_0.PRDATA_RNO_5[15]\: AO1 port map (
    Y => PRDATA_1_0_0_0(15),
    A => N_245,
    B => N_235,
    C => N_250);
\R.P_0.PRDATA_RNO_0[16]\: AO1 port map (
    Y => PRDATA_1_0_0_0(16),
    A => N_251,
    B => PADDR_375,
    C => N_5115);
\R.P_0.PRDATA_RNO_0[21]\: OR2 port map (
    Y => PRDATA_1_0_0_0(21),
    A => N_5104,
    B => N_5103);
\R.P_0.PRDATA_RNO_3[15]\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_1_0(15),
    A => stop,
    B => N_232);
\R.P_0.PRDATA_RNO_6[9]\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_1_0(9),
    A => brate(9),
    B => N_232);
\R.P_0.PRDATA_RNO_5[10]\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_1_0(10),
    A => brate(10),
    B => N_232);
\R.P_0.PRDATA_RNO_5[0]\: OA1C port map (
    Y => PRDATA_1_0_0_A7_0(0),
    A => rdata62_1,
    B => enable,
    C => N_170);
\R.P_0.PRDATA_RNO_7[6]\: NOR3B port map (
    Y => PRDATA_1_0_0_A7_0_2(6),
    A => N_242,
    B => PRDATA_1_0_0_A7_0_0(6),
    C => N_52);
\R.P_0.PRDATA_RNO_8[6]\: OA1C port map (
    Y => PRDATA_1_0_0_A7_0_0(6),
    A => PADDR_372,
    B => oen_i_4_2,
    C => N_51);
\R.P_0.PRDATA_RNO_6[0]\: NOR3A port map (
    Y => PRDATA_1_0_0_A7_1_1(0),
    A => N_242,
    B => N_39,
    C => N_38);
\R.P_0.PRDATA_RNO_7[5]\: NOR3A port map (
    Y => PRDATA_1_0_0_A7_0_1(5),
    A => N_242,
    B => N_48,
    C => N_47);
\R.P_0.PRDATA_RNO_4[3]\: OA1A port map (
    Y => PRDATA_1_0_0_A7_1_2(3),
    A => N_62,
    B => un1_grgpio0(67),
    C => PRDATA_1_0_0_A7_1_1(3));
\R.P_0.PRDATA_RNO_6[3]\: NOR3A port map (
    Y => PRDATA_1_0_0_A7_1_1(3),
    A => N_242,
    B => N_42,
    C => N_41);
\R.P_0.PRDATA_RNO_4[4]\: NOR3B port map (
    Y => PRDATA_1_0_0_A7_1_2(4),
    A => N_242,
    B => PRDATA_1_0_0_A7_1_0(4),
    C => N_46);
\R.P_0.PRDATA_RNO_6[4]\: OA1C port map (
    Y => PRDATA_1_0_0_A7_1_0(4),
    A => PADDR_372,
    B => oen_i_4_0,
    C => N_45);
\R.P_0.PRDATA_RNO_6[14]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_0_0(14),
    A => un1_dcom0_9,
    B => un1_rdata23);
\R.P_0.PRDATA_RNO_6[12]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_1_0(12),
    A => un1_dcom0_7,
    B => un1_rdata23);
\R.P_0.PRDATA_RNO_6[13]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_1_0(13),
    A => un1_dcom0_8,
    B => un1_rdata23);
\R.P_0.PRDATA_RNO_0[17]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_0(17),
    A => un1_dcom0_12,
    B => un1_rdata23);
\R.P_0.CFGSEL_RNIF9VH\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_0(11),
    A => CFGSEL,
    B => PADDR_373);
\R.P_0.PRDATA_RNO_7[4]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_0(4),
    A => N_350,
    B => rdata62_1);
\R.P_0.PRDATA_RNO_5[9]\: NOR2A port map (
    Y => PRDATA_1_0_0_A7_0(9),
    A => N_354,
    B => rdata62_1);
\R.P_0.HADDR_RNIAM4N[4]\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_0_0(21),
    A => PADDR_371,
    B => PADDR_373);
\R.P_0.CFGSEL_RNIKKHT\: NOR2B port map (
    Y => PRDATA_1_0_0_A7_0(20),
    A => PADDR_373,
    B => N_235);
\R.P_0.HADDR_RNIUK8N1[13]\: NOR3C port map (
    Y => PENABLE_1_0_I_A4_5,
    A => PADDR(14),
    B => PADDR(13),
    C => PENABLE_1_0_I_A4_3);
\R.P_0.HADDR_RNI6T8N1[17]\: NOR3C port map (
    Y => PENABLE_1_0_I_A4_4,
    A => PADDR(18),
    B => PADDR(17),
    C => PENABLE_1_0_I_A4_1);
\R.P_0.HADDR_RNIHCKR[15]\: NOR2B port map (
    Y => PENABLE_1_0_I_A4_3,
    A => PADDR(15),
    B => PADDR(16));
\R.P_0.HADDR_RNIHCKR[12]\: NOR2B port map (
    Y => PENABLE_1_0_I_A4_1,
    A => PADDR(19),
    B => PADDR(12));
\R.P_0.HADDR_RNI6T8N1[12]\: NOR3A port map (
    Y => N_4901_I_0_A2_1_5,
    A => N_4901_I_0_A2_1_3,
    B => PADDR(19),
    C => PADDR(12));
\R.P_0.HADDR_RNIUK8N1[15]\: NOR3A port map (
    Y => N_4901_I_0_A2_1_4,
    A => N_4901_I_0_A2_1_1,
    B => PADDR(15),
    C => PADDR(16));
\R.P_0.HADDR_RNILGKR[17]\: NOR2 port map (
    Y => N_4901_I_0_A2_1_3,
    A => PADDR(18),
    B => PADDR(17));
\R.P_0.HADDR_RNID8KR[13]\: NOR2 port map (
    Y => N_4901_I_0_A2_1_1,
    A => PADDR(14),
    B => PADDR(13));
\R.P_0.STATE_RNIH51054[0]\: OR2A port map (
    Y => N_12,
    A => N_10,
    B => HREADY_0_SQMUXA);
\R.P_0.PSEL_RNO\: AO1A port map (
    Y => PSEL_RNO,
    A => N_383,
    B => PSEL_0_0_A3_1,
    C => PSEL_0_0_0);
\R.P_0.PRDATA_RNO[4]\: AO1 port map (
    Y => PRDATA_1(4),
    A => prdata_4,
    B => N_232,
    C => PRDATA_1_0_0_3(4));
\R.P_0.PRDATA_RNO[2]\: AO1 port map (
    Y => PRDATA_1(2),
    A => prdata_0_2,
    B => N_232,
    C => PRDATA_1_0_0_2(2));
\R.P_0.PRDATA_RNO[0]\: AO1 port map (
    Y => PRDATA_1(0),
    A => prdata_2(0),
    B => N_232,
    C => PRDATA_1_0_0_3(0));
\R.P_0.PRDATA_RNO[3]\: OR3 port map (
    Y => PRDATA_1(3),
    A => PRDATA_1_0_0_2(3),
    B => N_209,
    C => N_208);
\R.P_0.PRDATA_RNO[5]\: OR3 port map (
    Y => PRDATA_1(5),
    A => PRDATA_1_0_0_3(5),
    B => N_5139,
    C => N_170_0);
\R.P_0.PRDATA_RNO[6]\: AO1 port map (
    Y => PRDATA_1(6),
    A => prdata_6,
    B => N_232,
    C => PRDATA_1_0_0_4(6));
\R.P_0.PRDATA_RNO[7]\: OR3 port map (
    Y => PRDATA_1(7),
    A => PRDATA_1_0_0_2(7),
    B => N_198,
    C => N_197);
\R.P_0.PRDATA_RNO[1]\: OR3 port map (
    Y => PRDATA_1_0(1),
    A => PRDATA_1_0_0_2(1),
    B => N_213,
    C => N_214);
\R.P_0.PRDATA_RNO[12]\: OR3 port map (
    Y => PRDATA_1(12),
    A => N_159,
    B => PRDATA_1_0_0_2(12),
    C => N_161);
\R.P_0.PRDATA_RNO[14]\: OR3 port map (
    Y => PRDATA_1(14),
    A => N_5128,
    B => PRDATA_1_0_0_3(14),
    C => N_5130);
\R.P_0.PRDATA_RNO[13]\: OR3 port map (
    Y => PRDATA_1(13),
    A => N_5135,
    B => PRDATA_1_0_0_3(13),
    C => N_5137);
\R.P_0.PRDATA_RNO[10]\: OR3 port map (
    Y => PRDATA_1(10),
    A => N_183,
    B => PRDATA_1_0_0_1(10),
    C => N_185);
\R.P_0.PRDATA_RNO[15]\: OR3 port map (
    Y => PRDATA_1(15),
    A => N_5123,
    B => PRDATA_1_0_0_3(15),
    C => N_5125);
\R.P_0.PRDATA_RNO[9]\: OR3 port map (
    Y => PRDATA_1(9),
    A => N_187,
    B => PRDATA_1_0_0_1(9),
    C => N_189);
\R.P_0.PRDATA_RNO[8]\: OR3 port map (
    Y => PRDATA_1(8),
    A => PRDATA_1_0_0_1(8),
    B => N_192,
    C => N_193);
\R.P_0.PRDATA_RNO[11]\: OR3 port map (
    Y => PRDATA_1(11),
    A => PRDATA_1_0_0_1(11),
    B => N_5142,
    C => N_181);
\R.P_0.PRDATA_RNO[16]\: AO1 port map (
    Y => PRDATA_1(16),
    A => prdata_16,
    B => N_228_0,
    C => PRDATA_1_0_0_0(16));
\R.P_0.PRDATA_RNO_5[13]\: NOR3B port map (
    Y => N_5136,
    A => N_232,
    B => delayirqen,
    C => N_790);
\R.P_0.PRDATA_RNO_5[14]\: NOR3B port map (
    Y => N_5129,
    A => N_232,
    B => tsemptyirqen,
    C => N_790);
\R.P_0.PRDATA_RNO_5[12]\: NOR3B port map (
    Y => N_160,
    A => N_232,
    B => breakirqen,
    C => N_790);
\R.P_0.PRDATA_RNO_4[9]\: NOR2A port map (
    Y => N_188,
    A => PRDATA_1_0_0_A7_1_0(9),
    B => N_110);
\R.P_0.PRDATA_RNO_4[10]\: NOR2A port map (
    Y => N_184,
    A => PRDATA_1_0_0_A7_1_0(10),
    B => N_110);
\R.P_0.PRDATA_RNO_2[0]\: NOR3B port map (
    Y => N_216,
    A => N_233,
    B => PRDATA_1_0_0_A7_0(0),
    C => N_169_0);
\R.P_0.PRDATA_RNO_3[0]\: NOR3A port map (
    Y => N_218,
    A => PRDATA_1_0_0_A7_1_1(0),
    B => N_40,
    C => N_25);
\R.P_0.PRDATA_RNO_4[6]\: NOR2A port map (
    Y => N_163,
    A => PRDATA_1_0_0_A7_0_2(6),
    B => N_25);
\R.P_0.PRDATA_RNO_6[5]\: NOR3A port map (
    Y => N_168,
    A => PRDATA_1_0_0_A7_0_1(5),
    B => N_49,
    C => N_25);
\R.P_0.PRDATA_RNO_3[13]\: NOR2B port map (
    Y => N_5134,
    A => PRDATA_1_0_0_A7_1_0(13),
    B => N_233);
\R.P_0.PRDATA_RNO_3[10]\: NOR3B port map (
    Y => N_182,
    A => un1_dcom0_5,
    B => N_233,
    C => un1_rdata23);
\R.P_0.PRDATA_RNO_3[12]\: NOR2B port map (
    Y => N_158,
    A => PRDATA_1_0_0_A7_1_0(12),
    B => N_233);
\R.P_0.PRDATA_RNO_6[15]\: NOR3B port map (
    Y => N_5122,
    A => un1_dcom0_10,
    B => N_233,
    C => un1_rdata23);
\R.P_0.PRDATA_RNO_3[14]\: NOR2B port map (
    Y => N_5127,
    A => PRDATA_1_0_0_A7_0_0(14),
    B => N_233);
\R.P_0.PRDATA_RNO_4[5]\: NOR3B port map (
    Y => N_167,
    A => un1_dcom0_0,
    B => N_233,
    C => un1_rdata23);
\R.P_0.PRDATA_RNO_3[11]\: NOR3B port map (
    Y => N_178,
    A => un1_dcom0_6,
    B => N_233,
    C => un1_rdata23);
\R.P_0.PRDATA_RNO_1[16]\: NOR3B port map (
    Y => N_5115,
    A => un1_dcom0_11,
    B => N_233,
    C => un1_rdata23);
\R.P_0.CFGSEL_RNISCKT2\: NOR2B port map (
    Y => CFGSEL_RNISCKT2,
    A => PRDATA_1_0_0_A7_0(11),
    B => N_5098);
\R.P_0.PRDATA_RNO_0[24]\: NOR3B port map (
    Y => N_5119,
    A => CFGSEL,
    B => N_5098,
    C => PADDR_373);
\R.P_0.CFGSEL_RNI5IMK1\: NOR3B port map (
    Y => N_194,
    A => CFGSEL,
    B => N_247,
    C => PADDR_372);
\R.P_0.HADDR_RNI1EMK1[4]\: NOR2B port map (
    Y => N_5104,
    A => PRDATA_1_0_0_A7_0_0(21),
    B => N_238);
\R.P_0.PRDATA_RNO_7[13]\: NOR3B port map (
    Y => N_5132,
    A => CFGSEL,
    B => N_245,
    C => PADDR_370);
\R.P_0.HADDR_0_RNI75TQ1_0[6]\: NOR2A port map (
    Y => N_5117,
    A => PRDATA_1_0_0_A7_0(20),
    B => N_43);
\R.P_0.HADDR_RNI5IMK1[5]\: NOR3C port map (
    Y => N_5126,
    A => N_235,
    B => PADDR_370,
    C => N_384);
\R.P_0.PRDATA_RNO[21]\: AO1 port map (
    Y => PRDATA_1(21),
    A => prdata_21,
    B => N_228_0,
    C => PRDATA_1_0_0_0(21));
\R.P_0.PRDATA_RNO_4[8]\: NOR3B port map (
    Y => N_190,
    A => N_353,
    B => N_233,
    C => rdata62_1);
\R.P_0.PRDATA_RNO_7[3]\: NOR3B port map (
    Y => N_205,
    A => N_349,
    B => N_233,
    C => rdata62_1);
\R.P_0.PRDATA_RNO_4[7]\: NOR3B port map (
    Y => N_195,
    A => N_352,
    B => N_233,
    C => rdata62_1);
\R.P_0.PRDATA_RNO_3[9]\: NOR2B port map (
    Y => N_186,
    A => PRDATA_1_0_0_A7_0(9),
    B => N_233);
\R.P_0.PRDATA_RNO_4[2]\: NOR3B port map (
    Y => N_172,
    A => N_348,
    B => N_233,
    C => rdata62_1);
\R.P_0.HADDR_RNI4IHE3[13]\: NOR2B port map (
    Y => CFGSEL2,
    A => PENABLE_1_0_I_A4_5,
    B => PENABLE_1_0_I_A4_4);
\R.P_0.HADDR_0_RNIJGBT[6]\: AO13 port map (
    Y => N_43,
    A => PADDR_0,
    B => PADDR_370,
    C => PADDR_375);
\R.P_0.PENABLE_RNO\: NOR2A port map (
    Y => PENABLE_RNO,
    A => N_5185_TZ,
    B => CFGSEL2);
\R.P_0.PRDATA_RNO[31]\: NOR2B port map (
    Y => PRDATA_1(31),
    A => prdata_31,
    B => N_228);
\R.P_0.PRDATA_RNO[30]\: OA1 port map (
    Y => PRDATA_1(30),
    A => readdata_10_m_28,
    B => readdata_1_iv_0_20,
    C => N_228_0);
\R.P_0.PRDATA_RNO_3[2]\: OA1 port map (
    Y => N_174,
    A => readdata_10_m_0,
    B => readdata_0_iv_3_0,
    C => N_228_0);
\R.P_0.PRDATA_RNO_1[2]\: OA1A port map (
    Y => N_176,
    A => N_59,
    B => prdata_0_iv_2_0,
    C => N_234);
\R.P_0.PRDATA_RNO_0[10]\: OA1 port map (
    Y => N_183,
    A => readdata_10_m_8,
    B => readdata_1_iv_0_0,
    C => N_228);
\R.P_0.PRDATA_RNO_2[10]\: OA1A port map (
    Y => N_185,
    A => imask_0_RNI15KG8(10),
    B => prdata_0_iv_2_8,
    C => N_234);
\R.P_0.HADDR_RNIE4BE4[11]\: NOR3B port map (
    Y => N_225,
    A => N_223,
    B => PADDR_369,
    C => PADDR(11));
\R.P_0.HADDR_RNIBLN75_2[11]\: NOR2B port map (
    Y => N_228,
    A => N_386,
    B => N_225);
\R.P_0.HADDR_RNIBLN75[8]\: NOR2B port map (
    Y => N_234,
    A => N_382,
    B => N_225);
\R.P_0.HADDR_RNITGCP_0[8]\: NOR2A port map (
    Y => N_386,
    A => PADDR(8),
    B => PADDR(10));
\R.P_0.HADDR_RNI82V41[9]\: NOR2A port map (
    Y => N_381,
    A => N_386,
    B => PADDR_369);
\R.P_0.HADDR_RNITGCP_1[8]\: NOR2 port map (
    Y => N_382,
    A => PADDR(10),
    B => PADDR(8));
\R.P_0.HADDR_RNITGCP[8]\: NOR2B port map (
    Y => N_380,
    A => PADDR(10),
    B => PADDR(8));
\R.P_0.STATE_RNIBUEA1[0]\: NOR3B port map (
    Y => PWDATA_1_SQMUXA,
    A => STATE(0),
    B => PWRITE_385,
    C => STATE(1));
\R.P_0.HADDR_RNIBLN75_0[8]\: NOR2B port map (
    Y => N_233,
    A => N_380,
    B => N_225);
\R.P_0.HWRITE_RNO_0\: MX2 port map (
    Y => N_4166,
    A => PWRITE_385,
    B => N_5601,
    S => HREADY_0_SQMUXA);
\R.P_0.HWRITE_RNO\: NOR2B port map (
    Y => HWRITE_RNO,
    A => N_4166,
    B => flash_rpn_c);
\V.P_0.HREADY_0_SQMUXA_0_O2\: OR2A port map (
    Y => N_383,
    A => N_5187,
    B => N_5194);
\R.P_0.PSEL_0_0_A3_1\: NOR2 port map (
    Y => N_305_1,
    A => N_5598,
    B => un1_hready);
\V.P_0.HREADY_0_SQMUXA_0_A3\: NOR2A port map (
    Y => HREADY_0_SQMUXA,
    A => N_305_1,
    B => N_383);
\R.P_0.PSEL_RNIFHNJ3\: NOR3C port map (
    Y => N_379,
    A => N_4901_I_0_A2_1_4,
    B => N_4901_I_0_A2_1_5,
    C => PSEL);
\R.P_0.HADDR_RNI3JH14[11]\: NOR2A port map (
    Y => N_244,
    A => N_379,
    B => PADDR(11));
\R.P_0.HADDR_RNIS3PI1[11]\: NOR3C port map (
    Y => N_378,
    A => PADDR_369,
    B => N_386,
    C => PADDR(11));
\R.P_0.HADDR_RNIBLN75_0[11]\: NOR2B port map (
    Y => N_242,
    A => N_378,
    B => N_223);
\R.P_0.HADDR_RNIBLN75[11]\: NOR3B port map (
    Y => N_232,
    A => N_223,
    B => N_381,
    C => PADDR(11));
\R.P_0.CFGSEL_RNIFHUK3\: NOR3B port map (
    Y => N_223,
    A => N_4901_I_0_A2_1_4,
    B => N_4901_I_0_A2_1_5,
    C => CFGSEL);
\R.P_0.PRDATA_RNO[29]\: NOR2B port map (
    Y => PRDATA_1(29),
    A => prdata_29,
    B => N_228);
\R.P_0.PRDATA_RNO[28]\: NOR2B port map (
    Y => PRDATA_1(28),
    A => prdata_28,
    B => N_228);
\R.P_0.PRDATA_RNO[27]\: NOR2B port map (
    Y => PRDATA_1(27),
    A => prdata_27,
    B => N_228);
\R.P_0.PRDATA_RNO[25]\: NOR2B port map (
    Y => PRDATA_1(25),
    A => prdata_25,
    B => N_228);
\R.P_0.PRDATA_RNO[19]\: NOR2B port map (
    Y => PRDATA_1(19),
    A => prdata_19,
    B => N_228);
\R.P_0.PRDATA_RNO[18]\: NOR2B port map (
    Y => PRDATA_1(18),
    A => prdata_18,
    B => N_228);
\R.P_0.PRDATA_RNO_0[15]\: OA1 port map (
    Y => N_5123,
    A => readdata_10_4,
    B => readdata_1_iv_0_5,
    C => N_228);
\R.P_0.PRDATA_RNO_2[15]\: OA1A port map (
    Y => N_5125,
    A => N_987,
    B => prdata_0_iv_2_13,
    C => N_234);
\R.P_0.HADDR_0_RNI75TQ1[6]\: NOR2B port map (
    Y => N_5131,
    A => N_5102,
    B => N_238);
\R.P_0.PRDATA_RNO_6[6]\: OA1 port map (
    Y => N_162,
    A => N_176_0,
    B => N_177,
    C => N_233);
\R.P_0.PRDATA_RNO_3[6]\: OA1 port map (
    Y => N_164,
    A => readdata_iv_3_5,
    B => readdata_iv_4_5,
    C => N_228_0);
\R.P_0.PRDATA_RNO_1[6]\: OA1A port map (
    Y => N_166,
    A => N_996,
    B => prdata_0_iv_2_4,
    C => N_234);
\R.P_0.PRDATA_RNO_5[5]\: OA1 port map (
    Y => N_169,
    A => scaler_m(5),
    B => readdata_0_iv_3_3,
    C => N_228_0);
\R.P_0.PRDATA_RNO_2[5]\: OA1 port map (
    Y => N_170_0,
    A => N_180,
    B => prdata_iv_0_2_2,
    C => N_232);
\R.P_0.PRDATA_RNO_1[5]\: OA1A port map (
    Y => N_5139,
    A => N_997,
    B => prdata_0_iv_2_3,
    C => N_234);
\R.P_0.PRDATA_RNO_4[11]\: OA1 port map (
    Y => N_5141,
    A => readdata_10_0,
    B => readdata_1_iv_0_1,
    C => N_228_0);
\R.P_0.PRDATA_RNO_1[11]\: OA1 port map (
    Y => N_5142,
    A => brate_m_3,
    B => debug_m,
    C => N_232);
\R.P_0.PRDATA_RNO_2[11]\: OA1A port map (
    Y => N_181,
    A => N_991,
    B => prdata_0_iv_2_9,
    C => N_234);
\R.P_0.PRDATA_RNO_0[9]\: NOR2B port map (
    Y => N_187,
    A => prdata_9,
    B => N_228);
\R.P_0.PRDATA_RNO_2[9]\: NOR2B port map (
    Y => N_189,
    A => prdata_0_9,
    B => N_234);
\R.P_0.PRDATA_RNO_2[7]\: OA1 port map (
    Y => N_197,
    A => N_170_1,
    B => prdata_0_iv_0_1(7),
    C => N_232);
\R.P_0.PRDATA_RNO_1[7]\: OA1A port map (
    Y => N_198,
    A => N_995,
    B => prdata_0_iv_2_5,
    C => N_234);
\R.P_0.PRDATA_RNO_1[4]\: OA1 port map (
    Y => N_200,
    A => scaler_m(4),
    B => readdata_0_iv_3_2,
    C => N_228_0);
\R.P_0.PRDATA_RNO_3[4]\: OA1A port map (
    Y => N_203,
    A => N_998,
    B => prdata_0_iv_2_2,
    C => N_234);
\R.P_0.PRDATA_RNO_2[3]\: OA1 port map (
    Y => N_208,
    A => N_190_0,
    B => prdata_iv_0_2_0,
    C => N_232);
\R.P_0.PRDATA_RNO_1[3]\: OA1A port map (
    Y => N_209,
    A => N_57,
    B => prdata_0_iv_2_1,
    C => N_234);
\R.P_0.PRDATA_RNO_1[1]\: OA1 port map (
    Y => N_213,
    A => readdata_iv_3_0,
    B => readdata_iv_4_0,
    C => N_228_0);
\R.P_0.PRDATA_RNO_2[1]\: OA1 port map (
    Y => N_214,
    A => N_199,
    B => prdata_iv_0_1(1),
    C => N_232);
\R.P_0.HADDR_RNI5IMK1_0[6]\: NOR3C port map (
    Y => N_250,
    A => PADDR_371,
    B => NN_4,
    C => N_238);
\R.P_0.HADDR_RNIR1491[5]\: NOR2A port map (
    Y => N_251,
    A => N_238,
    B => PADDR_373);
\R.P_0.PRDATA_RNO[20]\: AO1 port map (
    Y => PRDATA_1(20),
    A => prdata_20,
    B => N_228_0,
    C => N_5117);
\R.P_0.PRDATA_RNO[24]\: AO1 port map (
    Y => PRDATA_1(24),
    A => prdata_24,
    B => N_228_0,
    C => N_5119);
\R.P_0.HADDR_0_RNIGDBT[6]\: MX2 port map (
    Y => N_5102,
    A => PADDR_373,
    B => PADDR_375,
    S => PADDR_0);
\R.P_0.STATE_RNI15FT[0]\: NOR2A port map (
    Y => NN_3,
    A => STATE(1),
    B => STATE(0));
\R.P_0.STATE_RNILBE21_0[0]\: NOR3B port map (
    Y => STATE_2_SQMUXA,
    A => STATE(0),
    B => flash_rpn_c,
    C => STATE(1));
\R.P_0.STATE_RNILBE21[0]\: XA1A port map (
    Y => N_10,
    A => STATE(1),
    B => STATE(0),
    C => flash_rpn_c);
\R.P_0.PRDATA_RNO_2[8]\: OA1A port map (
    Y => N_193,
    A => N_994,
    B => prdata_0_iv_2_6,
    C => N_234);
\R.P_0.PRDATA_RNO_1[8]\: OA1 port map (
    Y => N_192,
    A => brate_m_0,
    B => extclken_m,
    C => N_232);
\R.P_0.PRDATA_RNO_2[14]\: NOR2B port map (
    Y => N_5130,
    A => prdata_14,
    B => N_234);
\R.P_0.PRDATA_RNO_0[14]\: NOR2B port map (
    Y => N_5128,
    A => prdata_0_14,
    B => N_228);
\R.P_0.PRDATA_RNO[17]\: AO1 port map (
    Y => PRDATA_1(17),
    A => PRDATA_1_0_0_A7_0(17),
    B => N_233,
    C => N_5113);
\R.P_0.PRDATA_RNO_1[17]\: NOR2B port map (
    Y => N_5113,
    A => prdata_17,
    B => N_228);
\R.P_0.PENABLE_RNI2TMH\: NOR2A port map (
    Y => N_5246_1,
    A => flash_rpn_c,
    B => PENABLE_377);
\R.P_0.HREADY_RNO\: OR2A port map (
    Y => N_273,
    A => flash_rpn_c,
    B => N_4113);
\R.P_0.HREADY_RNO_0\: AO1A port map (
    Y => N_4113,
    A => HREADY_0_SQMUXA,
    B => HREADY_376,
    C => NN_3);
\R.P_0.PRDATA_RNO_0[12]\: NOR2B port map (
    Y => N_159,
    A => prdata_12,
    B => N_228);
\R.P_0.PRDATA_RNO_2[12]\: NOR2B port map (
    Y => N_161,
    A => prdata_0_12,
    B => N_234);
\R.P_0.PRDATA_RNO_7[12]\: NOR2B port map (
    Y => N_157,
    A => N_157_1,
    B => N_384);
\R.P_0.HADDR_RNI5IMK1[6]\: OA1A port map (
    Y => N_249,
    A => NN_4,
    B => PADDR_371,
    C => N_238);
\R.P_0.PRDATA_RNO_5[1]\: NOR2B port map (
    Y => N_210,
    A => N_239_1,
    B => N_251);
\R.P_0.HADDR_RNIEQ4N_0[6]\: NOR2 port map (
    Y => N_239_1,
    A => NN_4,
    B => PADDR_371);
\R.P_0.HADDR_RNIEQ4N[6]\: NOR2A port map (
    Y => N_384,
    A => PADDR_371,
    B => NN_4);
\R.P_0.CFGSEL_RNIGAVH\: NOR2B port map (
    Y => N_235,
    A => CFGSEL,
    B => PADDR_372);
\R.P_0.HADDR_RNII4N21[6]\: NOR2B port map (
    Y => N_245,
    A => N_384,
    B => PADDR_373);
\R.P_0.HADDR_RNID3LB2[3]\: AO1A port map (
    Y => N_5098,
    A => N_43,
    B => PADDR_372,
    C => N_247);
\R.P_0.CFGSEL_RNINNHT\: OA1A port map (
    Y => N_157_1,
    A => PADDR_370,
    B => PADDR_372,
    C => CFGSEL);
\R.P_0.CFGSEL_RNI9S802\: NOR2B port map (
    Y => N_5103,
    A => N_157_1,
    B => N_245);
\R.P_0.CFGSEL_RNIA4D93\: AO1 port map (
    Y => N_5101,
    A => N_239_1,
    B => N_238,
    C => N_194);
\R.P_0.PRDATA_RNO[22]\: AO1 port map (
    Y => PRDATA_1(22),
    A => prdata_22,
    B => N_228_0,
    C => N_5106);
\R.P_0.HADDR_RNINNHT[5]\: NOR2A port map (
    Y => N_238,
    A => N_235,
    B => PADDR_370);
\R.P_0.PRDATA_RNO_2[13]\: NOR2B port map (
    Y => N_5137,
    A => prdata_13,
    B => N_234);
\R.P_0.PRDATA_RNO_0[13]\: NOR2B port map (
    Y => N_5135,
    A => prdata_0_13,
    B => N_228);
\R.P_0.PRDATA_RNO_0[22]\: NOR3C port map (
    Y => N_5106,
    A => N_235,
    B => N_245,
    C => PADDR_370);
\R.P_0.CFGSEL_REG_Z787\: DFN1 port map (
    Q => CFGSEL,
    CLK => ramclk_c,
    D => CFGSEL2);
\R.P_0.PENABLE_REG_Z789\: DFN1 port map (
    Q => PENABLE_377,
    CLK => ramclk_c,
    D => PENABLE_RNO);
\R.P_0.HREADY_REG_Z791\: DFN1 port map (
    Q => HREADY_376,
    CLK => ramclk_c,
    D => N_273);
\R.P_0.HWRITE_REG_Z793\: DFN1 port map (
    Q => PWRITE_385,
    CLK => ramclk_c,
    D => HWRITE_RNO);
\R.P_0.PSEL_REG_Z795\: DFN1 port map (
    Q => PSEL,
    CLK => ramclk_c,
    D => PSEL_RNO);
\R.P_0.STATE[0]_REG_Z797\: DFN1E1 port map (
    Q => STATE(0),
    CLK => ramclk_c,
    D => N_10,
    E => N_12);
\R.P_0.STATE[1]_REG_Z799\: DFN1E1 port map (
    Q => STATE(1),
    CLK => ramclk_c,
    D => STATE_2_SQMUXA,
    E => N_12);
\R.P_0.PWDATA[0]_REG_Z801\: DFN1E1 port map (
    Q => pwdata(0),
    CLK => ramclk_c,
    D => hwdata(0),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[1]_REG_Z803\: DFN1E1 port map (
    Q => pwdata(1),
    CLK => ramclk_c,
    D => hwdata(1),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[2]_REG_Z805\: DFN1E1 port map (
    Q => pwdata(2),
    CLK => ramclk_c,
    D => hwdata(2),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[3]_REG_Z807\: DFN1E1 port map (
    Q => pwdata(3),
    CLK => ramclk_c,
    D => hwdata(3),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[4]_REG_Z809\: DFN1E1 port map (
    Q => pwdata(4),
    CLK => ramclk_c,
    D => hwdata(4),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[5]_REG_Z811\: DFN1E1 port map (
    Q => pwdata(5),
    CLK => ramclk_c,
    D => hwdata(5),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[6]_REG_Z813\: DFN1E1 port map (
    Q => pwdata(6),
    CLK => ramclk_c,
    D => hwdata(6),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[7]_REG_Z815\: DFN1E1 port map (
    Q => pwdata(7),
    CLK => ramclk_c,
    D => hwdata(7),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[8]_REG_Z817\: DFN1E1 port map (
    Q => pwdata(8),
    CLK => ramclk_c,
    D => hwdata(8),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[9]_REG_Z819\: DFN1E1 port map (
    Q => pwdata(9),
    CLK => ramclk_c,
    D => hwdata(9),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[10]_REG_Z821\: DFN1E1 port map (
    Q => pwdata(10),
    CLK => ramclk_c,
    D => hwdata(10),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[11]_REG_Z823\: DFN1E1 port map (
    Q => pwdata(11),
    CLK => ramclk_c,
    D => hwdata(11),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[12]_REG_Z825\: DFN1E1 port map (
    Q => pwdata(12),
    CLK => ramclk_c,
    D => hwdata(12),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[13]_REG_Z827\: DFN1E1 port map (
    Q => pwdata(13),
    CLK => ramclk_c,
    D => hwdata(13),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[14]_REG_Z829\: DFN1E1 port map (
    Q => pwdata(14),
    CLK => ramclk_c,
    D => hwdata(14),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[15]_REG_Z831\: DFN1E1 port map (
    Q => pwdata(15),
    CLK => ramclk_c,
    D => hwdata(15),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[16]_REG_Z833\: DFN1E1 port map (
    Q => pwdata(16),
    CLK => ramclk_c,
    D => hwdata(16),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[17]_REG_Z835\: DFN1E1 port map (
    Q => pwdata(17),
    CLK => ramclk_c,
    D => hwdata(17),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[18]_REG_Z837\: DFN1E1 port map (
    Q => pwdata(18),
    CLK => ramclk_c,
    D => hwdata(18),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[19]_REG_Z839\: DFN1E1 port map (
    Q => pwdata(19),
    CLK => ramclk_c,
    D => hwdata(19),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[20]_REG_Z841\: DFN1E1 port map (
    Q => pwdata(20),
    CLK => ramclk_c,
    D => hwdata(20),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[21]_REG_Z843\: DFN1E1 port map (
    Q => pwdata(21),
    CLK => ramclk_c,
    D => hwdata(21),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[22]_REG_Z845\: DFN1E1 port map (
    Q => pwdata(22),
    CLK => ramclk_c,
    D => hwdata(22),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[23]_REG_Z847\: DFN1E1 port map (
    Q => pwdata(23),
    CLK => ramclk_c,
    D => hwdata(23),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[24]_REG_Z849\: DFN1E1 port map (
    Q => pwdata(24),
    CLK => ramclk_c,
    D => hwdata(24),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[25]_REG_Z851\: DFN1E1 port map (
    Q => pwdata(25),
    CLK => ramclk_c,
    D => hwdata(25),
    E => PWDATA_1_SQMUXA_0);
\R.P_0.PWDATA[26]_REG_Z853\: DFN1E1 port map (
    Q => pwdata(26),
    CLK => ramclk_c,
    D => hwdata(26),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[27]_REG_Z855\: DFN1E1 port map (
    Q => pwdata(27),
    CLK => ramclk_c,
    D => hwdata(27),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[28]_REG_Z857\: DFN1E1 port map (
    Q => pwdata(28),
    CLK => ramclk_c,
    D => hwdata(28),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[29]_REG_Z859\: DFN1E1 port map (
    Q => pwdata(29),
    CLK => ramclk_c,
    D => hwdata(29),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[30]_REG_Z861\: DFN1E1 port map (
    Q => pwdata(30),
    CLK => ramclk_c,
    D => hwdata(30),
    E => PWDATA_1_SQMUXA);
\R.P_0.PWDATA[31]_REG_Z863\: DFN1E1 port map (
    Q => pwdata(31),
    CLK => ramclk_c,
    D => hwdata(31),
    E => PWDATA_1_SQMUXA);
\R.P_0.HADDR[2]_REG_Z865\: DFN1E1 port map (
    Q => HADDR(2),
    CLK => ramclk_c,
    D => N_5327,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[3]_REG_Z867\: DFN1E1 port map (
    Q => PADDR_372,
    CLK => ramclk_c,
    D => N_5328,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[4]_REG_Z869\: DFN1E1 port map (
    Q => PADDR_371,
    CLK => ramclk_c,
    D => N_5329,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[5]_REG_Z871\: DFN1E1 port map (
    Q => PADDR_370,
    CLK => ramclk_c,
    D => N_5330,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[6]_REG_Z873\: DFN1E1 port map (
    Q => NN_4,
    CLK => ramclk_c,
    D => N_5331,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[7]_REG_Z875\: DFN1E1 port map (
    Q => paddr_5,
    CLK => ramclk_c,
    D => N_5332,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[8]_REG_Z877\: DFN1E1 port map (
    Q => PADDR(8),
    CLK => ramclk_c,
    D => N_5333,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[9]_REG_Z879\: DFN1E1 port map (
    Q => PADDR_369,
    CLK => ramclk_c,
    D => N_5334,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[10]_REG_Z881\: DFN1E1 port map (
    Q => PADDR(10),
    CLK => ramclk_c,
    D => N_5579,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[11]_REG_Z883\: DFN1E1 port map (
    Q => PADDR(11),
    CLK => ramclk_c,
    D => N_5580,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[12]_REG_Z885\: DFN1E1 port map (
    Q => PADDR(12),
    CLK => ramclk_c,
    D => N_5581,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[13]_REG_Z887\: DFN1E1 port map (
    Q => PADDR(13),
    CLK => ramclk_c,
    D => N_5582,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[14]_REG_Z889\: DFN1E1 port map (
    Q => PADDR(14),
    CLK => ramclk_c,
    D => N_5583,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[15]_REG_Z891\: DFN1E1 port map (
    Q => PADDR(15),
    CLK => ramclk_c,
    D => N_5584,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[16]_REG_Z893\: DFN1E1 port map (
    Q => PADDR(16),
    CLK => ramclk_c,
    D => N_5585,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[17]_REG_Z895\: DFN1E1 port map (
    Q => PADDR(17),
    CLK => ramclk_c,
    D => N_5586,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[18]_REG_Z897\: DFN1E1 port map (
    Q => PADDR(18),
    CLK => ramclk_c,
    D => N_5587,
    E => HREADY_0_SQMUXA);
\R.P_0.HADDR[19]_REG_Z899\: DFN1E1 port map (
    Q => PADDR(19),
    CLK => ramclk_c,
    D => N_5588,
    E => HREADY_0_SQMUXA);
\R.P_0.PRDATA[0]_REG_Z901\: DFN1 port map (
    Q => hrdata(0),
    CLK => ramclk_c,
    D => PRDATA_1(0));
\R.P_0.PRDATA[1]_REG_Z903\: DFN1 port map (
    Q => hrdata(1),
    CLK => ramclk_c,
    D => PRDATA_1_0(1));
\R.P_0.PRDATA[2]_REG_Z905\: DFN1 port map (
    Q => hrdata(2),
    CLK => ramclk_c,
    D => PRDATA_1(2));
\R.P_0.PRDATA[3]_REG_Z907\: DFN1 port map (
    Q => hrdata(3),
    CLK => ramclk_c,
    D => PRDATA_1(3));
\R.P_0.PRDATA[4]_REG_Z909\: DFN1 port map (
    Q => hrdata(4),
    CLK => ramclk_c,
    D => PRDATA_1(4));
\R.P_0.PRDATA[5]_REG_Z911\: DFN1 port map (
    Q => hrdata(5),
    CLK => ramclk_c,
    D => PRDATA_1(5));
\R.P_0.PRDATA[6]_REG_Z913\: DFN1 port map (
    Q => hrdata(6),
    CLK => ramclk_c,
    D => PRDATA_1(6));
\R.P_0.PRDATA[7]_REG_Z915\: DFN1 port map (
    Q => hrdata(7),
    CLK => ramclk_c,
    D => PRDATA_1(7));
\R.P_0.PRDATA[8]_REG_Z917\: DFN1 port map (
    Q => hrdata(8),
    CLK => ramclk_c,
    D => PRDATA_1(8));
\R.P_0.PRDATA[9]_REG_Z919\: DFN1 port map (
    Q => hrdata(9),
    CLK => ramclk_c,
    D => PRDATA_1(9));
\R.P_0.PRDATA[10]_REG_Z921\: DFN1 port map (
    Q => hrdata(10),
    CLK => ramclk_c,
    D => PRDATA_1(10));
\R.P_0.PRDATA[11]_REG_Z923\: DFN1 port map (
    Q => hrdata(11),
    CLK => ramclk_c,
    D => PRDATA_1(11));
\R.P_0.PRDATA[12]_REG_Z925\: DFN1 port map (
    Q => hrdata(12),
    CLK => ramclk_c,
    D => PRDATA_1(12));
\R.P_0.PRDATA[13]_REG_Z927\: DFN1 port map (
    Q => hrdata(13),
    CLK => ramclk_c,
    D => PRDATA_1(13));
\R.P_0.PRDATA[14]_REG_Z929\: DFN1 port map (
    Q => hrdata(14),
    CLK => ramclk_c,
    D => PRDATA_1(14));
\R.P_0.PRDATA[15]_REG_Z931\: DFN1 port map (
    Q => hrdata(15),
    CLK => ramclk_c,
    D => PRDATA_1(15));
\R.P_0.PRDATA[16]_REG_Z933\: DFN1 port map (
    Q => hrdata(16),
    CLK => ramclk_c,
    D => PRDATA_1(16));
\R.P_0.PRDATA[17]_REG_Z935\: DFN1 port map (
    Q => hrdata(17),
    CLK => ramclk_c,
    D => PRDATA_1(17));
\R.P_0.PRDATA[18]_REG_Z937\: DFN1 port map (
    Q => hrdata(18),
    CLK => ramclk_c,
    D => PRDATA_1(18));
\R.P_0.PRDATA[19]_REG_Z939\: DFN1 port map (
    Q => hrdata(19),
    CLK => ramclk_c,
    D => PRDATA_1(19));
\R.P_0.PRDATA[20]_REG_Z941\: DFN1 port map (
    Q => hrdata(20),
    CLK => ramclk_c,
    D => PRDATA_1(20));
\R.P_0.PRDATA[21]_REG_Z943\: DFN1 port map (
    Q => hrdata(21),
    CLK => ramclk_c,
    D => PRDATA_1(21));
\R.P_0.PRDATA[22]_REG_Z945\: DFN1 port map (
    Q => hrdata(22),
    CLK => ramclk_c,
    D => PRDATA_1(22));
\R.P_0.PRDATA[23]_REG_Z947\: DFN1 port map (
    Q => hrdata(23),
    CLK => ramclk_c,
    D => PRDATA_1(23));
\R.P_0.PRDATA[24]_REG_Z949\: DFN1 port map (
    Q => hrdata(24),
    CLK => ramclk_c,
    D => PRDATA_1(24));
\R.P_0.PRDATA[25]_REG_Z951\: DFN1 port map (
    Q => hrdata(25),
    CLK => ramclk_c,
    D => PRDATA_1(25));
\R.P_0.PRDATA[26]_REG_Z953\: DFN1 port map (
    Q => hrdata(26),
    CLK => ramclk_c,
    D => PRDATA_1(26));
\R.P_0.PRDATA[27]_REG_Z955\: DFN1 port map (
    Q => hrdata(27),
    CLK => ramclk_c,
    D => PRDATA_1(27));
\R.P_0.PRDATA[28]_REG_Z957\: DFN1 port map (
    Q => hrdata(28),
    CLK => ramclk_c,
    D => PRDATA_1(28));
\R.P_0.PRDATA[29]_REG_Z959\: DFN1 port map (
    Q => hrdata(29),
    CLK => ramclk_c,
    D => PRDATA_1(29));
\R.P_0.PRDATA[30]_REG_Z961\: DFN1 port map (
    Q => hrdata(30),
    CLK => ramclk_c,
    D => PRDATA_1(30));
\R.P_0.PRDATA[31]_REG_Z963\: DFN1 port map (
    Q => hrdata(31),
    CLK => ramclk_c,
    D => PRDATA_1(31));
VCC_I: VCC port map (
    Y => NN_2);
GND_I: GND port map (
    Y => NN_1);
paddr_4 <= NN_4;
paddr_7 <= PADDR_369;
paddr_3 <= PADDR_370;
paddr_2 <= PADDR_371;
paddr_1 <= PADDR_372;
paddr_0_d0 <= PADDR_373;
paddr_0_2 <= PADDR_0;
paddr_0_0 <= PADDR_375;
hready <= HREADY_376;
penable <= PENABLE_377;
N_241 <= N_378;
N_243 <= N_379;
N_231 <= N_380;
N_229 <= N_381;
N_230 <= N_382;
N_5198 <= N_383;
N_237 <= N_384;
pwrite <= PWRITE_385;
N_226 <= N_386;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity apbctrl_work_leon3mp_rtl_0layer0 is
port(
paddr_0_0 :  out std_logic;
paddr_0_2 :  out std_logic;
pwdata_0 : out std_logic_vector(5 downto 4);
hwdata : in std_logic_vector(31 downto 0);
paddr_0_d0 :  out std_logic;
paddr_1 :  out std_logic;
paddr_2 :  out std_logic;
paddr_3 :  out std_logic;
paddr_7 :  out std_logic;
paddr_4 :  out std_logic;
paddr_5 :  out std_logic;
prdata_1 : in std_logic_vector(1 downto 0);
prdata_0_26 :  in std_logic;
prdata_0_2 :  in std_logic;
prdata_0_9 :  in std_logic;
prdata_0_14 :  in std_logic;
prdata_0_12 :  in std_logic;
prdata_0_13 :  in std_logic;
prdata_0_0 :  in std_logic;
prdata_0_1 :  in std_logic;
brate : in std_logic_vector(10 downto 9);
oen_i_4_2 :  in std_logic;
oen_i_4_0 :  in std_logic;
un1_grgpio0 : in std_logic_vector(67 downto 67);
un1_dcom0_9 :  in std_logic;
un1_dcom0_7 :  in std_logic;
un1_dcom0_8 :  in std_logic;
un1_dcom0_12 :  in std_logic;
un1_dcom0_5 :  in std_logic;
un1_dcom0_10 :  in std_logic;
un1_dcom0_0 :  in std_logic;
un1_dcom0_6 :  in std_logic;
un1_dcom0_11 :  in std_logic;
prdata_23 :  in std_logic;
prdata_3 :  in std_logic;
prdata_7 :  in std_logic;
prdata_8 :  in std_logic;
prdata_4 :  in std_logic;
prdata_6 :  in std_logic;
prdata_16 :  in std_logic;
prdata_21 :  in std_logic;
prdata_31 :  in std_logic;
prdata_29 :  in std_logic;
prdata_28 :  in std_logic;
prdata_27 :  in std_logic;
prdata_25 :  in std_logic;
prdata_19 :  in std_logic;
prdata_18 :  in std_logic;
prdata_20 :  in std_logic;
prdata_24 :  in std_logic;
prdata_17 :  in std_logic;
prdata_22 :  in std_logic;
prdata_26 :  in std_logic;
prdata_2 :  in std_logic;
prdata_9 :  in std_logic;
prdata_14 :  in std_logic;
prdata_12 :  in std_logic;
prdata_13 :  in std_logic;
prdata_1_d0 :  in std_logic;
prdata_0_d0 :  in std_logic;
readdata_10_m_28 :  in std_logic;
readdata_10_m_0 :  in std_logic;
readdata_10_m_8 :  in std_logic;
readdata_1_iv_0_20 :  in std_logic;
readdata_1_iv_0_0 :  in std_logic;
readdata_1_iv_0_5 :  in std_logic;
readdata_1_iv_0_1 :  in std_logic;
readdata_0_iv_3_0 :  in std_logic;
readdata_0_iv_3_3 :  in std_logic;
readdata_0_iv_3_2 :  in std_logic;
prdata_0_iv_2_0 :  in std_logic;
prdata_0_iv_2_8 :  in std_logic;
prdata_0_iv_2_13 :  in std_logic;
prdata_0_iv_2_4 :  in std_logic;
prdata_0_iv_2_3 :  in std_logic;
prdata_0_iv_2_9 :  in std_logic;
prdata_0_iv_2_5 :  in std_logic;
prdata_0_iv_2_2 :  in std_logic;
prdata_0_iv_2_1 :  in std_logic;
prdata_0_iv_2_6 :  in std_logic;
imask_0_RNI15KG8 : in std_logic_vector(10 downto 10);
readdata_10_4 :  in std_logic;
readdata_10_0 :  in std_logic;
readdata_iv_3_5 :  in std_logic;
readdata_iv_3_0 :  in std_logic;
readdata_iv_4_5 :  in std_logic;
readdata_iv_4_0 :  in std_logic;
scaler_m : in std_logic_vector(5 downto 4);
prdata_iv_0_2_2 :  in std_logic;
prdata_iv_0_2_0 :  in std_logic;
brate_m_3 :  in std_logic;
brate_m_0 :  in std_logic;
prdata_0_iv_0_1 : in std_logic_vector(7 downto 7);
prdata_iv_0_1 : in std_logic_vector(1 downto 1);
pwdata : out std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
ramclk_c :  in std_logic;
N_5329 :  in std_logic;
N_5331 :  in std_logic;
N_226 :  out std_logic;
pwrite :  out std_logic;
flash_rpn_c :  in std_logic;
N_5601 :  in std_logic;
N_25 :  in std_logic;
N_237 :  out std_logic;
N_790 :  in std_logic;
stop :  in std_logic;
rdata62_1 :  in std_logic;
enable :  in std_logic;
N_170_0 :  in std_logic;
N_52 :  in std_logic;
N_51 :  in std_logic;
N_39 :  in std_logic;
N_38 :  in std_logic;
N_48 :  in std_logic;
N_47 :  in std_logic;
N_62 :  in std_logic;
N_42 :  in std_logic;
N_41 :  in std_logic;
N_46 :  in std_logic;
N_45 :  in std_logic;
un1_rdata23 :  in std_logic;
N_350 :  in std_logic;
N_354 :  in std_logic;
N_5198 :  out std_logic;
delayirqen :  in std_logic;
tsemptyirqen :  in std_logic;
breakirqen :  in std_logic;
N_110 :  in std_logic;
N_169 :  in std_logic;
N_40 :  in std_logic;
N_49 :  in std_logic;
N_247 :  in std_logic;
N_353 :  in std_logic;
N_349 :  in std_logic;
N_352 :  in std_logic;
N_348 :  in std_logic;
N_59 :  in std_logic;
N_230 :  out std_logic;
N_229 :  out std_logic;
N_231 :  out std_logic;
N_5187 :  in std_logic;
N_5194 :  in std_logic;
N_5598 :  in std_logic;
un1_hready :  in std_logic;
N_243 :  out std_logic;
N_244 :  out std_logic;
N_241 :  out std_logic;
N_987 :  in std_logic;
N_176 :  in std_logic;
N_177 :  in std_logic;
N_996 :  in std_logic;
N_180 :  in std_logic;
N_997 :  in std_logic;
debug_m :  in std_logic;
N_991 :  in std_logic;
N_170 :  in std_logic;
N_995 :  in std_logic;
N_998 :  in std_logic;
N_190 :  in std_logic;
N_57 :  in std_logic;
N_199 :  in std_logic;
N_994 :  in std_logic;
extclken_m :  in std_logic;
penable :  out std_logic;
hready :  out std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5330 :  in std_logic;
N_5332 :  in std_logic;
N_5333 :  in std_logic;
N_5334 :  in std_logic;
N_5579 :  in std_logic;
N_5580 :  in std_logic;
N_5581 :  in std_logic;
N_5582 :  in std_logic;
N_5583 :  in std_logic;
N_5584 :  in std_logic;
N_5585 :  in std_logic;
N_5586 :  in std_logic;
N_5587 :  in std_logic;
N_5588 :  in std_logic);
end apbctrl_work_leon3mp_rtl_0layer0;

architecture beh of apbctrl_work_leon3mp_rtl_0layer0 is
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component apbctrlx_1_2048_4095_0_0_0_16_1_0_2_1_0_0_0_0_1_1
  port(
    hrdata : out std_logic_vector(31 downto 0);
    pwdata : out std_logic_vector(31 downto 0);
    prdata_iv_0_1 : in std_logic_vector(1 downto 1);
    prdata_0_iv_0_1 : in std_logic_vector(7 downto 7);
    brate_m_0 :  in std_logic;
    brate_m_3 :  in std_logic;
    prdata_iv_0_2_0 :  in std_logic;
    prdata_iv_0_2_2 :  in std_logic;
    scaler_m : in std_logic_vector(5 downto 4);
    readdata_iv_4_0 :  in std_logic;
    readdata_iv_4_5 :  in std_logic;
    readdata_iv_3_0 :  in std_logic;
    readdata_iv_3_5 :  in std_logic;
    readdata_10_0 :  in std_logic;
    readdata_10_4 :  in std_logic;
    imask_0_RNI15KG8 : in std_logic_vector(10 downto 10);
    prdata_0_iv_2_6 :  in std_logic;
    prdata_0_iv_2_1 :  in std_logic;
    prdata_0_iv_2_2 :  in std_logic;
    prdata_0_iv_2_5 :  in std_logic;
    prdata_0_iv_2_9 :  in std_logic;
    prdata_0_iv_2_3 :  in std_logic;
    prdata_0_iv_2_4 :  in std_logic;
    prdata_0_iv_2_13 :  in std_logic;
    prdata_0_iv_2_8 :  in std_logic;
    prdata_0_iv_2_0 :  in std_logic;
    readdata_0_iv_3_2 :  in std_logic;
    readdata_0_iv_3_3 :  in std_logic;
    readdata_0_iv_3_0 :  in std_logic;
    readdata_1_iv_0_1 :  in std_logic;
    readdata_1_iv_0_5 :  in std_logic;
    readdata_1_iv_0_0 :  in std_logic;
    readdata_1_iv_0_20 :  in std_logic;
    readdata_10_m_8 :  in std_logic;
    readdata_10_m_0 :  in std_logic;
    readdata_10_m_28 :  in std_logic;
    prdata_2 : in std_logic_vector(0 downto 0);
    un1_dcom0_11 :  in std_logic;
    un1_dcom0_6 :  in std_logic;
    un1_dcom0_0 :  in std_logic;
    un1_dcom0_10 :  in std_logic;
    un1_dcom0_5 :  in std_logic;
    un1_dcom0_12 :  in std_logic;
    un1_dcom0_8 :  in std_logic;
    un1_dcom0_7 :  in std_logic;
    un1_dcom0_9 :  in std_logic;
    un1_grgpio0 : in std_logic_vector(67 downto 67);
    oen_i_4_0 :  in std_logic;
    oen_i_4_2 :  in std_logic;
    brate : in std_logic_vector(10 downto 9);
    prdata_1_1 :  in std_logic;
    prdata_0_13 :  in std_logic;
    prdata_0_12 :  in std_logic;
    prdata_0_14 :  in std_logic;
    prdata_0_9 :  in std_logic;
    prdata_0_2 :  in std_logic;
    prdata_0_1 :  in std_logic;
    prdata_0_0 :  in std_logic;
    prdata_0_26 :  in std_logic;
    prdata_13 :  in std_logic;
    prdata_22 :  in std_logic;
    prdata_12 :  in std_logic;
    prdata_17 :  in std_logic;
    prdata_14 :  in std_logic;
    prdata_24 :  in std_logic;
    prdata_20 :  in std_logic;
    prdata_9 :  in std_logic;
    prdata_18 :  in std_logic;
    prdata_19 :  in std_logic;
    prdata_25 :  in std_logic;
    prdata_27 :  in std_logic;
    prdata_28 :  in std_logic;
    prdata_29 :  in std_logic;
    prdata_31 :  in std_logic;
    prdata_21 :  in std_logic;
    prdata_16 :  in std_logic;
    prdata_6 :  in std_logic;
    prdata_4 :  in std_logic;
    prdata_8 :  in std_logic;
    prdata_1_d0 :  in std_logic;
    prdata_7 :  in std_logic;
    prdata_3 :  in std_logic;
    prdata_0_d0 :  in std_logic;
    prdata_2_d0 :  in std_logic;
    prdata_26 :  in std_logic;
    prdata_23 :  in std_logic;
    paddr_5 :  out std_logic;
    paddr_4 :  out std_logic;
    paddr_7 :  out std_logic;
    paddr_3 :  out std_logic;
    paddr_2 :  out std_logic;
    paddr_1 :  out std_logic;
    paddr_0_d0 :  out std_logic;
    hwdata : in std_logic_vector(31 downto 0);
    pwdata_0 : out std_logic_vector(5 downto 4);
    paddr_0_2 :  out std_logic;
    paddr_0_0 :  out std_logic;
    N_5588 :  in std_logic;
    N_5587 :  in std_logic;
    N_5586 :  in std_logic;
    N_5585 :  in std_logic;
    N_5584 :  in std_logic;
    N_5583 :  in std_logic;
    N_5582 :  in std_logic;
    N_5581 :  in std_logic;
    N_5580 :  in std_logic;
    N_5579 :  in std_logic;
    N_5334 :  in std_logic;
    N_5333 :  in std_logic;
    N_5332 :  in std_logic;
    N_5330 :  in std_logic;
    N_5328 :  in std_logic;
    N_5327 :  in std_logic;
    hready :  out std_logic;
    penable :  out std_logic;
    extclken_m :  in std_logic;
    N_994 :  in std_logic;
    N_199 :  in std_logic;
    N_57 :  in std_logic;
    N_190_0 :  in std_logic;
    N_998 :  in std_logic;
    N_995 :  in std_logic;
    N_170_1 :  in std_logic;
    N_991 :  in std_logic;
    debug_m :  in std_logic;
    N_997 :  in std_logic;
    N_180 :  in std_logic;
    N_996 :  in std_logic;
    N_177 :  in std_logic;
    N_176_0 :  in std_logic;
    N_987 :  in std_logic;
    N_241 :  out std_logic;
    N_244 :  out std_logic;
    N_243 :  out std_logic;
    un1_hready :  in std_logic;
    N_5598 :  in std_logic;
    N_5194 :  in std_logic;
    N_5187 :  in std_logic;
    N_231 :  out std_logic;
    N_229 :  out std_logic;
    N_230 :  out std_logic;
    N_59 :  in std_logic;
    N_348 :  in std_logic;
    N_352 :  in std_logic;
    N_349 :  in std_logic;
    N_353 :  in std_logic;
    N_247 :  in std_logic;
    N_49 :  in std_logic;
    N_40 :  in std_logic;
    N_169_0 :  in std_logic;
    N_110 :  in std_logic;
    breakirqen :  in std_logic;
    tsemptyirqen :  in std_logic;
    delayirqen :  in std_logic;
    N_5198 :  out std_logic;
    N_354 :  in std_logic;
    N_350 :  in std_logic;
    un1_rdata23 :  in std_logic;
    N_45 :  in std_logic;
    N_46 :  in std_logic;
    N_41 :  in std_logic;
    N_42 :  in std_logic;
    N_62 :  in std_logic;
    N_47 :  in std_logic;
    N_48 :  in std_logic;
    N_38 :  in std_logic;
    N_39 :  in std_logic;
    N_51 :  in std_logic;
    N_52 :  in std_logic;
    N_170 :  in std_logic;
    enable :  in std_logic;
    rdata62_1 :  in std_logic;
    stop :  in std_logic;
    N_790 :  in std_logic;
    N_237 :  out std_logic;
    N_25 :  in std_logic;
    N_5601 :  in std_logic;
    flash_rpn_c :  in std_logic;
    pwrite :  out std_logic;
    N_226 :  out std_logic;
    N_5331 :  in std_logic;
    N_5329 :  in std_logic;
    ramclk_c :  in std_logic  );
end component;
begin
APBX: apbctrlx_1_2048_4095_0_0_0_16_1_0_2_1_0_0_0_0_1_1 port map (
  hrdata(31 downto 0) => hrdata(31 downto 0),
  pwdata(31 downto 0) => pwdata(31 downto 0),
  prdata_iv_0_1(1) => prdata_iv_0_1(1),
  prdata_0_iv_0_1(7) => prdata_0_iv_0_1(7),
  brate_m_0 => brate_m_0,
  brate_m_3 => brate_m_3,
  prdata_iv_0_2_0 => prdata_iv_0_2_0,
  prdata_iv_0_2_2 => prdata_iv_0_2_2,
  scaler_m(5 downto 4) => scaler_m(5 downto 4),
  readdata_iv_4_0 => readdata_iv_4_0,
  readdata_iv_4_5 => readdata_iv_4_5,
  readdata_iv_3_0 => readdata_iv_3_0,
  readdata_iv_3_5 => readdata_iv_3_5,
  readdata_10_0 => readdata_10_0,
  readdata_10_4 => readdata_10_4,
  imask_0_RNI15KG8(10) => imask_0_RNI15KG8(10),
  prdata_0_iv_2_6 => prdata_0_iv_2_6,
  prdata_0_iv_2_1 => prdata_0_iv_2_1,
  prdata_0_iv_2_2 => prdata_0_iv_2_2,
  prdata_0_iv_2_5 => prdata_0_iv_2_5,
  prdata_0_iv_2_9 => prdata_0_iv_2_9,
  prdata_0_iv_2_3 => prdata_0_iv_2_3,
  prdata_0_iv_2_4 => prdata_0_iv_2_4,
  prdata_0_iv_2_13 => prdata_0_iv_2_13,
  prdata_0_iv_2_8 => prdata_0_iv_2_8,
  prdata_0_iv_2_0 => prdata_0_iv_2_0,
  readdata_0_iv_3_2 => readdata_0_iv_3_2,
  readdata_0_iv_3_3 => readdata_0_iv_3_3,
  readdata_0_iv_3_0 => readdata_0_iv_3_0,
  readdata_1_iv_0_1 => readdata_1_iv_0_1,
  readdata_1_iv_0_5 => readdata_1_iv_0_5,
  readdata_1_iv_0_0 => readdata_1_iv_0_0,
  readdata_1_iv_0_20 => readdata_1_iv_0_20,
  readdata_10_m_8 => readdata_10_m_8,
  readdata_10_m_0 => readdata_10_m_0,
  readdata_10_m_28 => readdata_10_m_28,
  prdata_2(0) =>  prdata_0_d0 ,
  un1_dcom0_11 => un1_dcom0_11,
  un1_dcom0_6 => un1_dcom0_6,
  un1_dcom0_0 => un1_dcom0_0,
  un1_dcom0_10 => un1_dcom0_10,
  un1_dcom0_5 => un1_dcom0_5,
  un1_dcom0_12 => un1_dcom0_12,
  un1_dcom0_8 => un1_dcom0_8,
  un1_dcom0_7 => un1_dcom0_7,
  un1_dcom0_9 => un1_dcom0_9,
  un1_grgpio0(67) => un1_grgpio0(67),
  oen_i_4_0 => oen_i_4_0,
  oen_i_4_2 => oen_i_4_2,
  brate(10 downto 9) => brate(10 downto 9),
  prdata_1_1 => prdata_1_d0,
  prdata_0_13 => prdata_13,
  prdata_0_12 => prdata_12,
  prdata_0_14 => prdata_14,
  prdata_0_9 => prdata_9,
  prdata_0_2 => prdata_2,
  prdata_0_1 => prdata_0_1,
  prdata_0_0 => prdata_0_0,
  prdata_0_26 => prdata_26,
  prdata_13 => prdata_0_13,
  prdata_22 => prdata_22,
  prdata_12 => prdata_0_12,
  prdata_17 => prdata_17,
  prdata_14 => prdata_0_14,
  prdata_24 => prdata_24,
  prdata_20 => prdata_20,
  prdata_9 => prdata_0_9,
  prdata_18 => prdata_18,
  prdata_19 => prdata_19,
  prdata_25 => prdata_25,
  prdata_27 => prdata_27,
  prdata_28 => prdata_28,
  prdata_29 => prdata_29,
  prdata_31 => prdata_31,
  prdata_21 => prdata_21,
  prdata_16 => prdata_16,
  prdata_6 => prdata_6,
  prdata_4 => prdata_4,
  prdata_8 => prdata_8,
  prdata_1_d0 => prdata_1(1),
  prdata_7 => prdata_7,
  prdata_3 => prdata_3,
  prdata_0_d0 => prdata_1(0),
  prdata_2_d0 => prdata_0_2,
  prdata_26 => prdata_0_26,
  prdata_23 => prdata_23,
  paddr_5 => paddr_5,
  paddr_4 => paddr_4,
  paddr_7 => paddr_7,
  paddr_3 => paddr_3,
  paddr_2 => paddr_2,
  paddr_1 => paddr_1,
  paddr_0_d0 => paddr_0_d0,
  hwdata(31 downto 0) => hwdata(31 downto 0),
  pwdata_0(5 downto 4) => pwdata_0(5 downto 4),
  paddr_0_2 => paddr_0_2,
  paddr_0_0 => paddr_0_0,
  N_5588 => N_5588,
  N_5587 => N_5587,
  N_5586 => N_5586,
  N_5585 => N_5585,
  N_5584 => N_5584,
  N_5583 => N_5583,
  N_5582 => N_5582,
  N_5581 => N_5581,
  N_5580 => N_5580,
  N_5579 => N_5579,
  N_5334 => N_5334,
  N_5333 => N_5333,
  N_5332 => N_5332,
  N_5330 => N_5330,
  N_5328 => N_5328,
  N_5327 => N_5327,
  hready => hready,
  penable => penable,
  extclken_m => extclken_m,
  N_994 => N_994,
  N_199 => N_199,
  N_57 => N_57,
  N_190_0 => N_190,
  N_998 => N_998,
  N_995 => N_995,
  N_170_1 => N_170,
  N_991 => N_991,
  debug_m => debug_m,
  N_997 => N_997,
  N_180 => N_180,
  N_996 => N_996,
  N_177 => N_177,
  N_176_0 => N_176,
  N_987 => N_987,
  N_241 => N_241,
  N_244 => N_244,
  N_243 => N_243,
  un1_hready => un1_hready,
  N_5598 => N_5598,
  N_5194 => N_5194,
  N_5187 => N_5187,
  N_231 => N_231,
  N_229 => N_229,
  N_230 => N_230,
  N_59 => N_59,
  N_348 => N_348,
  N_352 => N_352,
  N_349 => N_349,
  N_353 => N_353,
  N_247 => N_247,
  N_49 => N_49,
  N_40 => N_40,
  N_169_0 => N_169,
  N_110 => N_110,
  breakirqen => breakirqen,
  tsemptyirqen => tsemptyirqen,
  delayirqen => delayirqen,
  N_5198 => N_5198,
  N_354 => N_354,
  N_350 => N_350,
  un1_rdata23 => un1_rdata23,
  N_45 => N_45,
  N_46 => N_46,
  N_41 => N_41,
  N_42 => N_42,
  N_62 => N_62,
  N_47 => N_47,
  N_48 => N_48,
  N_38 => N_38,
  N_39 => N_39,
  N_51 => N_51,
  N_52 => N_52,
  N_170 => N_170_0,
  enable => enable,
  rdata62_1 => rdata62_1,
  stop => stop,
  N_790 => N_790,
  N_237 => N_237,
  N_25 => N_25,
  N_5601 => N_5601,
  flash_rpn_c => flash_rpn_c,
  pwrite => pwrite,
  N_226 => N_226,
  N_5331 => N_5331,
  N_5329 => N_5329,
  ramclk_c => ramclk_c);
VCC_I: VCC port map (
  Y => NN_2);
GND_I: GND port map (
  Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity ahbmst_work_leon3mp_rtl_0layer0 is
port(
N_4 :  in std_logic;
ramclk_c :  in std_logic;
N_494 :  out std_logic;
active :  out std_logic;
hbusreq_i_3 :  in std_logic;
flash_rpn_c :  in std_logic;
un1_hready :  out std_logic;
un1_hready_0 :  out std_logic;
N_672 :  in std_logic;
ready_1_i_0_o2_0 :  in std_logic;
un1_hready_1 :  out std_logic);
end ahbmst_work_leon3mp_rtl_0layer0;

architecture beh of ahbmst_work_leon3mp_rtl_0layer0 is
signal ACTIVE_RNO : std_logic ;
signal N_645 : std_logic ;
signal N_32 : std_logic ;
signal GRANT : std_logic ;
signal UN1_HREADY_281 : std_logic ;
signal ACTIVE_280 : std_logic ;
signal UN1_HREADY_282 : std_logic ;
signal N_5661 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
begin
\COMB.READY_1_I_0_O2_1\: OR2 port map (
Y => un1_hready_1,
A => ready_1_i_0_o2_0,
B => N_672);
\COMB.READY_1_I_0_O2_0\: OR2 port map (
Y => UN1_HREADY_282,
A => ready_1_i_0_o2_0,
B => N_672);
\COMB.READY_1_I_0_O2\: OR2 port map (
Y => UN1_HREADY_281,
A => ready_1_i_0_o2_0,
B => N_672);
\R.ACTIVE_RNO\: NOR2B port map (
Y => ACTIVE_RNO,
A => N_645,
B => flash_rpn_c);
\R.ACTIVE_RNO_1\: OR2A port map (
Y => N_32,
A => GRANT,
B => hbusreq_i_3);
\R.ACTIVE_RNO_0\: MX2A port map (
Y => N_645,
A => N_32,
B => ACTIVE_280,
S => UN1_HREADY_281);
\R.ACTIVE_RNIIT4M6\: OR2A port map (
Y => N_494,
A => ACTIVE_280,
B => UN1_HREADY_281);
\R.GRANT_REG_Z29\: DFN1E0 port map (
Q => GRANT,
CLK => ramclk_c,
D => N_4,
E => UN1_HREADY_282);
\R.ACTIVE_REG_Z31\: DFN1 port map (
Q => ACTIVE_280,
CLK => ramclk_c,
D => ACTIVE_RNO);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
active <= ACTIVE_280;
un1_hready <= UN1_HREADY_281;
un1_hready_0 <= UN1_HREADY_282;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity ahbctrl_work_leon3mp_rtl_0layer0 is
port(
hsize : in std_logic_vector(1 downto 1);
htrans_0 : out std_logic_vector(1 downto 1);
haddr_19 :  in std_logic;
haddr_16 :  in std_logic;
haddr_15 :  in std_logic;
haddr_13 :  in std_logic;
haddr_0_d0 :  in std_logic;
haddr_1_d0 :  in std_logic;
haddr_20 :  in std_logic;
haddr_31 :  in std_logic;
haddr_30 :  in std_logic;
haddr_29 :  in std_logic;
haddr_28 :  in std_logic;
haddr_27 :  in std_logic;
haddr_26 :  in std_logic;
haddr_25 :  in std_logic;
haddr_24 :  in std_logic;
haddr_23 :  in std_logic;
haddr_22 :  in std_logic;
haddr_21 :  in std_logic;
haddr_18 :  in std_logic;
haddr_17 :  in std_logic;
haddr_14 :  in std_logic;
haddr_12 :  in std_logic;
haddr_11 :  in std_logic;
haddr_1 : in std_logic_vector(10 downto 2);
haddr_0 : in std_logic_vector(31 downto 0);
hrdata_2_12 :  in std_logic;
hrdata_2_3 :  out std_logic;
hrdata_2_15 :  out std_logic;
hrdata_2_30 :  in std_logic;
hrdata_2_23 :  in std_logic;
hrdata_2_14 :  in std_logic;
hrdata_2_13 :  in std_logic;
hrdata_2_11 :  in std_logic;
hrdata_2_10 :  in std_logic;
hrdata_2_9 :  in std_logic;
hrdata_2_8 :  in std_logic;
hrdata_2_1 :  in std_logic;
hrdata_2_0 :  in std_logic;
hrdata_2_28 :  in std_logic;
hrdata_2_16 :  in std_logic;
hrdata_2_7 :  in std_logic;
hrdata_2_6 :  in std_logic;
hrdata_2_5 :  in std_logic;
hrdata_2_4 :  in std_logic;
hrdata_2_27 :  in std_logic;
hrdata_1 : in std_logic_vector(31 downto 0);
hrdata_0 : in std_logic_vector(31 downto 0);
hwdata_1 : in std_logic_vector(31 downto 0);
hwdata_0 : in std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
nbo_5_0 : in std_logic_vector(0 downto 0);
htrans : in std_logic_vector(1 downto 0);
hrdata : inout std_logic_vector(31 downto 0) := (others => 'Z');
N_5277 :  out std_logic;
N_5282 :  out std_logic;
N_5280 :  out std_logic;
hready_2 :  in std_logic;
hready_1 :  in std_logic;
hready_0 :  in std_logic;
N_4 :  out std_logic;
N_5187 :  out std_logic;
N_5447 :  out std_logic;
ready_1_i_0_o2_0 :  out std_logic;
N_5331 :  out std_logic;
N_5332 :  out std_logic;
N_5279 :  out std_logic;
N_5327 :  out std_logic;
N_5328 :  out std_logic;
N_5329 :  out std_logic;
hwrite_0 :  in std_logic;
hwrite :  in std_logic;
N_5601 :  out std_logic;
N_5325 :  out std_logic;
N_5326 :  out std_logic;
N_5330 :  out std_logic;
N_5334 :  out std_logic;
N_5580 :  out std_logic;
N_5579 :  out std_logic;
N_5333 :  out std_logic;
N_5285 :  out std_logic;
N_5284 :  out std_logic;
N_5283 :  out std_logic;
N_5281 :  out std_logic;
N_5278 :  out std_logic;
N_5261 :  out std_logic;
N_5260 :  out std_logic;
N_126 :  out std_logic;
hbusreq_i_3 :  in std_logic;
hlock :  in std_logic;
un1_hready_0 :  in std_logic;
N_5582 :  out std_logic;
N_5581 :  out std_logic;
N_5194 :  out std_logic;
N_5256 :  in std_logic;
hbusreq :  in std_logic;
defslv :  out std_logic;
N_5584 :  out std_logic;
N_5583 :  out std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  out std_logic;
N_5588 :  out std_logic;
N_5598 :  out std_logic;
N_5587 :  out std_logic;
N_5585 :  out std_logic;
N_5586 :  out std_logic;
N_5590 :  out std_logic;
N_5593 :  out std_logic;
N_5589 :  out std_logic;
N_5591 :  out std_logic;
N_5592 :  out std_logic;
N_5122_1 :  in std_logic;
burst :  in std_logic;
N_672 :  out std_logic;
un1_hready :  in std_logic;
flash_rpn_c :  in std_logic;
cfgsel :  out std_logic;
un1_hready_1 :  in std_logic;
ramclk_c :  in std_logic);
end ahbctrl_work_leon3mp_rtl_0layer0;

architecture beh of ahbctrl_work_leon3mp_rtl_0layer0 is
signal HMASTER_0 : std_logic_vector(0 to 0);
signal HMASTER_0_RNI9J28F3 : std_logic_vector(0 to 0);
signal HSLAVE_0 : std_logic_vector(2 downto 0);
signal HSLAVE_0_0_RNIKB8P33 : std_logic_vector(0 to 0);
signal HMASTERD_0 : std_logic_vector(0 to 0);
signal HRDATAS : std_logic_vector(29 downto 1);
signal HMASTER_0_I_1 : std_logic_vector(0 to 0);
signal HRDATA_1_0 : std_logic_vector(24 downto 5);
signal HRDATAS_1_0_A3_0 : std_logic_vector(5 to 5);
signal HADDR : std_logic_vector(10 downto 2);
signal HSLAVE : std_logic_vector(2 downto 0);
signal HRDATAS_1_0_A2_0_2 : std_logic_vector(13 to 13);
signal HRDATAS_1_0_A2_0_1 : std_logic_vector(13 to 13);
signal HRDATAS_RNO : std_logic_vector(24 downto 5);
signal HADDR_RNIHBGT : std_logic_vector(4 to 4);
signal HADDR_RNIHBGT_1 : std_logic_vector(4 to 4);
signal HADDR_RNIHBGT_0 : std_logic_vector(4 to 4);
signal HRDATAM : std_logic_vector(24 downto 6);
signal HMASTERD : std_logic_vector(0 to 0);
signal HRDATAM_1 : std_logic_vector(14 downto 6);
signal HADDR_RNI6M221 : std_logic_vector(4 to 4);
signal HADDR_RNIVPB41 : std_logic_vector(4 to 4);
signal HADDR_RNI7N221 : std_logic_vector(5 to 5);
signal HMASTER : std_logic_vector(0 to 0);
signal N_80 : std_logic ;
signal N_681_0 : std_logic ;
signal N_5291 : std_logic ;
signal N_652 : std_logic ;
signal N_683 : std_logic ;
signal N_653 : std_logic ;
signal N_681 : std_logic ;
signal N_5398 : std_logic ;
signal N_654 : std_logic ;
signal N_5399 : std_logic ;
signal N_655 : std_logic ;
signal N_5400 : std_logic ;
signal N_272 : std_logic ;
signal N_271 : std_logic ;
signal HMASTERLOCK_0_I_0_1 : std_logic ;
signal N_309 : std_logic ;
signal N_308 : std_logic ;
signal HMASTERLOCK_0_I_0_A3_1_1 : std_logic ;
signal HMASTERLOCK_0_I_0_A3_2_0 : std_logic ;
signal N_5204 : std_logic ;
signal DEFSLV_2_I_2 : std_logic ;
signal DEFSLV_2_I_1 : std_logic ;
signal N_671 : std_logic ;
signal N_673 : std_logic ;
signal HMASTERLOCK_0_I_0_O2_0_0 : std_logic ;
signal HMBSEL_0_SQMUXA_8_I_O2_7 : std_logic ;
signal HMBSEL_0_SQMUXA_8_I_O2_1 : std_logic ;
signal HSEL_0_SQMUXA_INV_3_6 : std_logic ;
signal HMBSEL_0_SQMUXA_8_I_O2_4 : std_logic ;
signal HMBSEL_0_SQMUXA_8_I_O2_6 : std_logic ;
signal HMBSEL_0_SQMUXA_8_I_O2_3 : std_logic ;
signal N_5596 : std_logic ;
signal N_5594 : std_logic ;
signal N_5597 : std_logic ;
signal N_5595 : std_logic ;
signal UN2_IOAREA_0_A2_18_13 : std_logic ;
signal UN2_IOAREA_0_A2_18_5 : std_logic ;
signal UN2_IOAREA_0_A2_18_4 : std_logic ;
signal UN2_IOAREA_0_A2_18_11 : std_logic ;
signal UN2_IOAREA_0_A2_18_7 : std_logic ;
signal UN2_IOAREA_0_A2_18_9 : std_logic ;
signal UN2_IOAREA_0_A2_18_3 : std_logic ;
signal UN2_IOAREA_0_A2_18_8 : std_logic ;
signal N_5599 : std_logic ;
signal N_5600 : std_logic ;
signal N_30 : std_logic ;
signal N_31 : std_logic ;
signal N_29 : std_logic ;
signal N_27 : std_logic ;
signal N_28 : std_logic ;
signal UN2_IOAREA_0_A2_15_0 : std_logic ;
signal N_657 : std_logic ;
signal N_5477 : std_logic ;
signal DEFSLV_2_I_A2_3_0 : std_logic ;
signal CFGSEL_33 : std_logic ;
signal N_5036 : std_logic ;
signal HRDATAS6_0_A3_2 : std_logic ;
signal HRDATAS6_0_A3_1 : std_logic ;
signal DEFSLV_2_I_A3_1_0 : std_logic ;
signal N_310 : std_logic ;
signal N_5192 : std_logic ;
signal N_311 : std_logic ;
signal N_5416 : std_logic ;
signal N_5416_15 : std_logic ;
signal N_5299 : std_logic ;
signal N_5416_19 : std_logic ;
signal N_5369 : std_logic ;
signal N_5370 : std_logic ;
signal N_5402 : std_logic ;
signal N_5401 : std_logic ;
signal N_5411 : std_logic ;
signal N_45 : std_logic ;
signal HRDATAS6 : std_logic ;
signal N_32 : std_logic ;
signal N_679 : std_logic ;
signal N_678 : std_logic ;
signal N_5034 : std_logic ;
signal N_5039 : std_logic ;
signal N_5032 : std_logic ;
signal CFGA11 : std_logic ;
signal DEFSLV_RNO : std_logic ;
signal DEFSLV_RNO_2 : std_logic ;
signal N_5251 : std_logic ;
signal N_5252 : std_logic ;
signal N_26 : std_logic ;
signal N_5255 : std_logic ;
signal N_5257 : std_logic ;
signal N_4373 : std_logic ;
signal N_5286 : std_logic ;
signal HRDATAM2 : std_logic ;
signal N_5028 : std_logic ;
signal N_20 : std_logic ;
signal N_5035 : std_logic ;
signal N_19 : std_logic ;
signal N_5033 : std_logic ;
signal HMASTLOCK : std_logic ;
signal N_5207 : std_logic ;
signal N_5482 : std_logic ;
signal N_5485 : std_logic ;
signal N_648 : std_logic ;
signal N_650 : std_logic ;
signal N_662 : std_logic ;
signal N_5545 : std_logic ;
signal N_664 : std_logic ;
signal N_668 : std_logic ;
signal N_5324 : std_logic ;
signal N_5322 : std_logic ;
signal N_5321 : std_logic ;
signal N_5371 : std_logic ;
signal N_5372 : std_logic ;
signal N_5374 : std_logic ;
signal N_5375 : std_logic ;
signal N_5394 : std_logic ;
signal N_5395 : std_logic ;
signal N_5403 : std_logic ;
signal N_5404 : std_logic ;
signal N_5323 : std_logic ;
signal N_5413 : std_logic ;
signal N_5410 : std_logic ;
signal N_5407 : std_logic ;
signal N_5405 : std_logic ;
signal N_5396 : std_logic ;
signal N_5393 : std_logic ;
signal N_434_I : std_logic ;
signal N_5317 : std_logic ;
signal N_5318 : std_logic ;
signal N_5319 : std_logic ;
signal N_5320 : std_logic ;
signal N_16 : std_logic ;
signal N_20_0 : std_logic ;
signal N_26_0 : std_logic ;
signal N_24 : std_logic ;
signal N_23 : std_logic ;
signal N_5359 : std_logic ;
signal N_5360 : std_logic ;
signal N_5361 : std_logic ;
signal N_5362 : std_logic ;
signal N_5363 : std_logic ;
signal N_5364 : std_logic ;
signal N_5365 : std_logic ;
signal N_5367 : std_logic ;
signal N_5368 : std_logic ;
signal N_5377 : std_logic ;
signal N_5378 : std_logic ;
signal N_5379 : std_logic ;
signal N_5380 : std_logic ;
signal N_5381 : std_logic ;
signal N_5383 : std_logic ;
signal N_5384 : std_logic ;
signal N_5385 : std_logic ;
signal N_5387 : std_logic ;
signal N_5390 : std_logic ;
signal N_5391 : std_logic ;
signal N_5392 : std_logic ;
signal UN2_IOAREA : std_logic ;
signal N_15 : std_logic ;
signal N_5297 : std_logic ;
signal DEFSLV_18 : std_logic ;
signal HMBSEL_0_SQMUXA_8_0_I_O2_21 : std_logic ;
signal N_50 : std_logic ;
signal N_4384 : std_logic ;
signal N_78 : std_logic ;
signal N_4372 : std_logic ;
signal UN23_BNSLAVE : std_logic ;
signal N_5373 : std_logic ;
signal N_5366 : std_logic ;
signal N_5409 : std_logic ;
signal N_5389 : std_logic ;
signal N_19_0 : std_logic ;
signal N_17 : std_logic ;
signal HREADY : std_logic ;
signal N_4371 : std_logic ;
signal N_4383 : std_logic ;
signal NN_1 : std_logic ;
signal N_52 : std_logic ;
signal N_3 : std_logic ;
signal N_263 : std_logic ;
signal N_25 : std_logic ;
signal N_5315 : std_logic ;
signal N_5397 : std_logic ;
signal N_5358 : std_logic ;
signal N_651 : std_logic ;
signal N_5408 : std_logic ;
signal N_5388 : std_logic ;
signal N_5382 : std_logic ;
signal N_5412 : std_logic ;
signal N_5316 : std_logic ;
signal N_5406 : std_logic ;
signal N_5386 : std_logic ;
signal N_22 : std_logic ;
signal N_12 : std_logic ;
signal READY_1_I_0_O2_4 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_9 : std_logic ;
signal N_10 : std_logic ;
signal N_5 : std_logic ;
signal N_6 : std_logic ;
signal N_14 : std_logic ;
signal N_11 : std_logic ;
signal N_13 : std_logic ;
signal N_4834 : std_logic ;
signal N_4833 : std_logic ;
signal N_4832 : std_logic ;
signal N_4831 : std_logic ;
signal N_4830 : std_logic ;
signal N_4829 : std_logic ;
signal N_4828 : std_logic ;
signal N_4827 : std_logic ;
signal N_4826 : std_logic ;
signal N_4825 : std_logic ;
signal N_4824 : std_logic ;
signal N_4823 : std_logic ;
signal N_4822 : std_logic ;
signal N_4821 : std_logic ;
signal N_4820 : std_logic ;
signal N_4819 : std_logic ;
signal N_4818 : std_logic ;
signal N_4817 : std_logic ;
signal N_4816 : std_logic ;
signal N_4815 : std_logic ;
signal N_4814 : std_logic ;
signal N_4813 : std_logic ;
signal N_4812 : std_logic ;
signal N_4811 : std_logic ;
signal N_4810 : std_logic ;
signal N_4809 : std_logic ;
signal N_4807 : std_logic ;
signal N_4806 : std_logic ;
signal N_4805 : std_logic ;
signal N_4804 : std_logic ;
signal N_4803 : std_logic ;
signal N_4802 : std_logic ;
signal N_4801 : std_logic ;
signal N_4800 : std_logic ;
signal N_4799 : std_logic ;
signal N_4798 : std_logic ;
signal N_4797 : std_logic ;
signal N_4796 : std_logic ;
signal N_2099 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
begin
\R.HMASTER_0[0]_REG_Z683\: DFN1 port map (
Q => HMASTER_0(0),
CLK => ramclk_c,
D => HMASTER_0_RNI9J28F3(0));
\R.HSLAVE_0_0[0]_REG_Z685\: DFN1 port map (
Q => HSLAVE_0(0),
CLK => ramclk_c,
D => HSLAVE_0_0_RNIKB8P33(0));
\R.HSLAVE_0_0[2]_REG_Z687\: DFN1 port map (
Q => HSLAVE_0(2),
CLK => ramclk_c,
D => N_80);
\R.HMASTERD_0[0]_REG_Z689\: DFN1E0 port map (
Q => HMASTERD_0(0),
CLK => ramclk_c,
D => HMASTER_0(0),
E => un1_hready_1);
\R.CFGSEL_RNIOOEN1_0\: NOR2A port map (
Y => N_681_0,
A => N_5291,
B => CFGSEL_33);
\HRDATA_0_A2_0[4]\: AND2 port map (
Y => N_652,
A => N_683,
B => HRDATAS(9));
\HRDATA_0_A2[9]\: AND2 port map (
Y => N_653,
A => N_681,
B => N_5398);
\HRDATA_1_A2[10]\: AND2 port map (
Y => N_654,
A => N_681,
B => N_5399);
\HRDATA_0_A2[11]\: AND2 port map (
Y => N_655,
A => N_681,
B => N_5400);
\HRDATA_0[9]_Z695\: OR2 port map (
Y => hrdata(9),
A => N_652,
B => N_653);
\HRDATA_1[10]_Z696\: OR2 port map (
Y => hrdata(10),
A => N_652,
B => N_654);
\HRDATA_0[11]_Z697\: OR2 port map (
Y => hrdata(11),
A => N_652,
B => N_655);
\R.HMASTER_0_RNILM9FT1[0]\: OR3A port map (
Y => HMASTER_0_I_1(0),
A => flash_rpn_c,
B => N_272,
C => N_271);
\R.HMASTERLOCK_RNO_1\: OR3A port map (
Y => HMASTERLOCK_0_I_0_1,
A => flash_rpn_c,
B => N_309,
C => N_308);
\R.HMASTERLOCK_RNO_5\: NOR2A port map (
Y => HMASTERLOCK_0_I_0_A3_1_1,
A => HMASTERLOCK_0_I_0_A3_2_0,
B => htrans(0));
\R.HMASTERLOCK_RNI7FE08\: NOR2 port map (
Y => HMASTERLOCK_0_I_0_A3_2_0,
A => N_5204,
B => un1_hready);
\R.DEFSLV_RNO_1\: OR2 port map (
Y => DEFSLV_2_I_2,
A => DEFSLV_2_I_1,
B => N_671);
\R.DEFSLV_RNO_3\: OR3A port map (
Y => DEFSLV_2_I_1,
A => flash_rpn_c,
B => N_673,
C => N_32);
\R.HMASTERLOCK_0_I_0_O2_0_0\: AO1D port map (
Y => HMASTERLOCK_0_I_0_O2_0_0,
A => burst,
B => nbo_5_0(0),
C => N_5122_1);
\R.HMASTER_RNIUUTVQ1[0]\: OR3 port map (
Y => HMBSEL_0_SQMUXA_8_I_O2_7,
A => HMBSEL_0_SQMUXA_8_I_O2_1,
B => HSEL_0_SQMUXA_INV_3_6,
C => HMBSEL_0_SQMUXA_8_I_O2_4);
\R.HMASTER_RNI35NM11[0]\: OR3 port map (
Y => HMBSEL_0_SQMUXA_8_I_O2_6,
A => N_31,
B => N_30,
C => HMBSEL_0_SQMUXA_8_I_O2_3);
\R.HMASTER_RNIG919P[0]\: OR3 port map (
Y => HMBSEL_0_SQMUXA_8_I_O2_4,
A => N_5596,
B => N_5594,
C => N_29);
\R.HMASTER_RNICTBRG[0]\: OR2 port map (
Y => HMBSEL_0_SQMUXA_8_I_O2_3,
A => N_28,
B => N_5597);
\R.HMASTER_RNITDBRG[0]\: OR2 port map (
Y => HMBSEL_0_SQMUXA_8_I_O2_1,
A => N_5595,
B => N_27);
\R.HMASTER_RNIO00RB2[0]\: NOR3C port map (
Y => UN2_IOAREA_0_A2_18_13,
A => UN2_IOAREA_0_A2_18_5,
B => UN2_IOAREA_0_A2_18_4,
C => UN2_IOAREA_0_A2_18_11);
\R.HMASTER_RNIMT94A1[0]\: NOR3C port map (
Y => UN2_IOAREA_0_A2_18_11,
A => N_26_0,
B => N_25,
C => UN2_IOAREA_0_A2_18_7);
\R.HMASTER_RNIRQKM11[0]\: NOR3C port map (
Y => UN2_IOAREA_0_A2_18_9,
A => N_24,
B => N_5595,
C => UN2_IOAREA_0_A2_18_3);
\R.HMASTER_RNIB529P[0]\: NOR3C port map (
Y => UN2_IOAREA_0_A2_18_8,
A => N_5596,
B => N_5594,
C => N_23);
\R.HMASTER_RNID949P[0]\: NOR3C port map (
Y => UN2_IOAREA_0_A2_18_7,
A => N_5599,
B => N_5600,
C => N_22);
\R.HMASTER_RNIN7BRG[0]\: NOR2B port map (
Y => UN2_IOAREA_0_A2_18_5,
A => N_30,
B => N_31);
\R.HMASTER_RNIBRARG[0]\: NOR2B port map (
Y => UN2_IOAREA_0_A2_18_4,
A => N_29,
B => N_27);
\R.HMASTER_RNICTBRG_0[0]\: NOR2B port map (
Y => UN2_IOAREA_0_A2_18_3,
A => N_5597,
B => N_28);
\R.HMASTER_RNIDC79P[0]\: OR2A port map (
Y => HMBSEL_0_SQMUXA_8_0_I_O2_21,
A => N_5597,
B => HSEL_0_SQMUXA_INV_3_6);
\R.HMASTER_RNIT75RG[0]\: NOR2B port map (
Y => UN2_IOAREA_0_A2_15_0,
A => N_20_0,
B => N_19_0);
\R.HRDATAS_RNI3F242[13]\: AO1 port map (
Y => HRDATA_1_0(13),
A => HRDATAS(13),
B => N_683,
C => N_657);
\R.HRDATAS_RNI7UVS1[6]\: AO1 port map (
Y => HRDATA_1_0(6),
A => HRDATAS(6),
B => N_683,
C => N_5477);
\R.HRDATAS_RNI5I342[24]\: AO1 port map (
Y => HRDATA_1_0(24),
A => HRDATAS(24),
B => N_683,
C => N_657);
\R.HRDATAS_RNI6TVS1[5]\: AO1 port map (
Y => HRDATA_1_0(5),
A => HRDATAS(5),
B => N_683,
C => N_5477);
\R.HRDATAS_RNI2E242[12]\: AO1 port map (
Y => HRDATA_1_0(12),
A => HRDATAS(12),
B => N_683,
C => N_657);
\R.DEFSLV_RNIA9QB\: NOR2 port map (
Y => DEFSLV_2_I_A2_3_0,
A => DEFSLV_18,
B => CFGSEL_33);
\R.HADDR_RNIDDR6_0[4]\: NOR2B port map (
Y => HRDATAS_1_0_A3_0(5),
A => HADDR(4),
B => N_5036);
\R.HADDR_RNIQJPF[9]\: NOR3C port map (
Y => HRDATAS6_0_A3_2,
A => HADDR(9),
B => HADDR(10),
C => HADDR(4));
\R.HADDR_RNILAI4[8]\: NOR2B port map (
Y => HRDATAS6_0_A3_1,
A => HADDR(8),
B => HADDR(5));
\R.HSLAVE_RNIBS8U[1]\: NOR2B port map (
Y => DEFSLV_2_I_A3_1_0,
A => HSLAVE(1),
B => HSLAVE(2));
\R.HADDR_RNIAAR6[2]\: NOR3 port map (
Y => HRDATAS_1_0_A2_0_2(13),
A => HADDR(3),
B => HADDR(2),
C => HADDR(9));
\R.HADDR_RNI1GGD[8]\: NOR2 port map (
Y => HRDATAS_1_0_A2_0_1(13),
A => HADDR(8),
B => HADDR(10));
\R.HMASTERLOCK_RNO_2\: NOR3B port map (
Y => N_310,
A => N_5192,
B => HMASTERLOCK_0_I_0_A3_1_1,
C => HMASTER_0(0));
\R.HMASTERLOCK_RNO_0\: NOR3A port map (
Y => N_311,
A => HMASTERLOCK_0_I_0_A3_2_0,
B => hbusreq,
C => N_5192);
\R.HMASTERLOCK_0_I_0_O2_0\: OR3A port map (
Y => N_5192,
A => htrans(1),
B => HMASTERLOCK_0_I_0_O2_0_0,
C => N_5256);
\R.DEFSLV_RNO_0\: NOR3C port map (
Y => N_5416,
A => N_5416_15,
B => N_5299,
C => N_5416_19);
\R.HMASTER_RNI14LMS2[0]\: OR2 port map (
Y => N_17,
A => HMBSEL_0_SQMUXA_8_I_O2_7,
B => HMBSEL_0_SQMUXA_8_I_O2_6);
\R.HMASTER_RNIU0NQ64[0]\: NOR3C port map (
Y => N_5416_19,
A => UN2_IOAREA_0_A2_18_9,
B => UN2_IOAREA_0_A2_18_8,
C => UN2_IOAREA_0_A2_18_13);
\R.HMASTER_0_RNICO0111[0]\: NOR3C port map (
Y => N_5416_15,
A => N_16,
B => N_15,
C => UN2_IOAREA_0_A2_15_0);
\R.HRDATAS_RNIVDK55[5]\: AO1 port map (
Y => hrdata(5),
A => N_5369,
B => N_681_0,
C => HRDATA_1_0(5));
\R.HRDATAS_RNI2HK55[6]\: AO1 port map (
Y => hrdata(6),
A => N_5370,
B => N_681_0,
C => HRDATA_1_0(6));
\R.HRDATAS_RNIRFR95[13]\: AO1 port map (
Y => hrdata(13),
A => N_5402,
B => N_681_0,
C => HRDATA_1_0(13));
\R.HRDATAS_RNIOCR95[12]\: AO1 port map (
Y => hrdata(12),
A => N_5401,
B => N_681_0,
C => HRDATA_1_0(12));
\R.HRDATAS_RNI7JE75[24]\: AO1 port map (
Y => hrdata(24),
A => N_5411,
B => N_681_0,
C => HRDATA_1_0(24));
\R.HRDATAS_RNO[6]\: OR3 port map (
Y => HRDATAS_RNO(6),
A => N_45,
B => HRDATAS6,
C => HADDR_RNIHBGT(4));
\R.DEFSLV_RNIJLDF4\: OA1 port map (
Y => N_32,
A => N_679,
B => N_678,
C => DEFSLV_2_I_A2_3_0);
\R.HADDR_RNIHBGT_1[4]\: NOR2B port map (
Y => HADDR_RNIHBGT_1(4),
A => HRDATAS_1_0_A3_0(5),
B => N_5034);
\R.HADDR_RNIHBGT_0[4]\: NOR3C port map (
Y => HADDR_RNIHBGT_0(4),
A => N_5039,
B => HADDR(4),
C => N_5032);
\R.HADDR_RNI49UO[8]\: NOR3C port map (
Y => HRDATAS6,
A => HRDATAS6_0_A3_2,
B => HRDATAS6_0_A3_1,
C => N_5036);
\R.HADDR_RNIBQBK[2]\: NOR2B port map (
Y => N_5032,
A => HRDATAS_1_0_A2_0_2(13),
B => HRDATAS_1_0_A2_0_1(13));
\R.HRDATAM_RNIUQE51[12]\: NOR3B port map (
Y => N_657,
A => HRDATAM(24),
B => CFGSEL_33,
C => CFGA11);
\R.HADDR_RNIEER6[6]\: NOR3A port map (
Y => N_5039,
A => HADDR(6),
B => HADDR(7),
C => HADDR(5));
\R.HRDATAM_RNIGL631[5]\: NOR3B port map (
Y => N_5477,
A => HRDATAM(6),
B => CFGSEL_33,
C => CFGA11);
\R.DEFSLV_RNO\: NOR3 port map (
Y => DEFSLV_RNO,
A => N_5416,
B => DEFSLV_2_I_2,
C => DEFSLV_RNO_2);
\R.HMASTER_0_RNI9J28F3[0]\: NOR3 port map (
Y => HMASTER_0_RNI9J28F3(0),
A => N_5251,
B => N_5252,
C => HMASTER_0_I_1(0));
\R.HMASTERLOCK_RNO\: NOR3 port map (
Y => N_26,
A => N_311,
B => HMASTERLOCK_0_I_0_1,
C => N_310);
\R.HMASTERLOCK_RNO_4\: NOR3A port map (
Y => N_308,
A => HMASTER_0(0),
B => N_5255,
C => N_5257);
\R.HSLAVE_0_0_RNI1FV1C3[2]\: MX2A port map (
Y => N_4373,
A => N_5286,
B => HSLAVE_0(2),
S => un1_hready_0);
\R.HMASTERD_0_RNINAG61[0]\: MX2 port map (
Y => hwdata(0),
A => hwdata_0(0),
B => hwdata_1(0),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNIPCG61[0]\: MX2 port map (
Y => hwdata(1),
A => hwdata_0(1),
B => hwdata_1(1),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNIREG61[0]\: MX2 port map (
Y => hwdata(2),
A => hwdata_0(2),
B => hwdata_1(2),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNITGG61[0]\: MX2 port map (
Y => hwdata(3),
A => hwdata_0(3),
B => hwdata_1(3),
S => HMASTERD_0(0));
\R.HMASTERD_RNIKCMA1[0]\: MX2 port map (
Y => hwdata(25),
A => hwdata_0(25),
B => hwdata_1(25),
S => HMASTERD(0));
\R.HMASTERD_RNIMEMA1[0]\: MX2 port map (
Y => hwdata(26),
A => hwdata_0(26),
B => hwdata_1(26),
S => HMASTERD(0));
\R.HMASTERD_RNIOGMA1[0]\: MX2 port map (
Y => hwdata(27),
A => hwdata_0(27),
B => hwdata_1(27),
S => HMASTERD(0));
\R.HMASTERD_RNISTG61[0]\: MX2 port map (
Y => hwdata(28),
A => hwdata_0(28),
B => hwdata_1(28),
S => HMASTERD(0));
\R.HMASTERD_RNIUVG61[0]\: MX2 port map (
Y => hwdata(29),
A => hwdata_0(29),
B => hwdata_1(29),
S => HMASTERD(0));
\R.HMASTERD_RNIEHI61[0]\: MX2 port map (
Y => hwdata(30),
A => hwdata_0(30),
B => hwdata_1(30),
S => HMASTERD(0));
\R.HMASTERD_RNIGJI61[0]\: MX2 port map (
Y => hwdata(31),
A => hwdata_0(31),
B => hwdata_1(31),
S => HMASTERD(0));
\R.HMASTERD_RNIOEKA1[0]\: MX2 port map (
Y => hwdata(18),
A => hwdata_0(18),
B => hwdata_1(18),
S => HMASTERD(0));
\R.HMASTERD_RNIQGKA1[0]\: MX2 port map (
Y => hwdata(19),
A => hwdata_0(19),
B => hwdata_1(19),
S => HMASTERD(0));
\R.HMASTERD_RNIA2MA1[0]\: MX2 port map (
Y => hwdata(20),
A => hwdata_0(20),
B => hwdata_1(20),
S => HMASTERD(0));
\R.HMASTERD_RNIG8MA1[0]\: MX2 port map (
Y => hwdata(23),
A => hwdata_0(23),
B => hwdata_1(23),
S => HMASTERD(0));
\R.HMASTERD_RNIIAMA1[0]\: MX2 port map (
Y => hwdata(24),
A => hwdata_0(24),
B => hwdata_1(24),
S => HMASTERD(0));
\R.HMASTERD_0_RNIPIRA1[0]\: MX2 port map (
Y => hwdata(11),
A => hwdata_0(11),
B => hwdata_1(11),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNITMRA1[0]\: MX2 port map (
Y => hwdata(13),
A => hwdata_0(13),
B => hwdata_1(13),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNIVORA1[0]\: MX2 port map (
Y => hwdata(14),
A => hwdata_0(14),
B => hwdata_1(14),
S => HMASTERD_0(0));
\R.HMASTERD_RNIKAKA1[0]\: MX2 port map (
Y => hwdata(16),
A => hwdata_0(16),
B => hwdata_1(16),
S => HMASTERD(0));
\R.HMASTERD_RNIMCKA1[0]\: MX2 port map (
Y => hwdata(17),
A => hwdata_0(17),
B => hwdata_1(17),
S => HMASTERD(0));
\R.HMASTERD_0_RNIVIG61[0]\: MX2 port map (
Y => hwdata(4),
A => hwdata_0(4),
B => hwdata_1(4),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNI1LG61[0]\: MX2 port map (
Y => hwdata(5),
A => hwdata_0(5),
B => hwdata_1(5),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNI5PG61[0]\: MX2 port map (
Y => hwdata(7),
A => hwdata_0(7),
B => hwdata_1(7),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNI9TG61[0]\: MX2 port map (
Y => hwdata(9),
A => hwdata_0(9),
B => hwdata_1(9),
S => HMASTERD_0(0));
\R.HMASTERD_0_RNINGRA1[0]\: MX2 port map (
Y => hwdata(10),
A => hwdata_0(10),
B => hwdata_1(10),
S => HMASTERD_0(0));
\R.HRDATAM_RNO[5]\: NOR2A port map (
Y => HRDATAM_1(6),
A => HRDATAM2,
B => HADDR(5));
\R.HADDR_RNI6M221[4]\: OA1 port map (
Y => HADDR_RNI6M221(4),
A => N_5036,
B => N_5028,
C => N_5034);
\R.HRDATAS_RNO[24]\: NOR2B port map (
Y => HRDATAS_RNO(24),
A => N_20,
B => N_5035);
\R.HADDR_RNIHBGT[4]\: NOR3C port map (
Y => HADDR_RNIHBGT(4),
A => N_5034,
B => N_19,
C => HADDR(4));
\R.HADDR_RNIVPB41[4]\: NOR2B port map (
Y => HADDR_RNIVPB41(4),
A => HADDR_RNI7N221(5),
B => HADDR(4));
\R.HRDATAS_RNO_0[6]\: NOR2B port map (
Y => N_45,
A => N_5039,
B => N_5035);
\R.HADDR_RNIDDR6[4]\: NOR2B port map (
Y => N_5028,
A => N_5033,
B => HADDR(4));
\R.HADDR_RNILAI4_1[6]\: NOR2 port map (
Y => N_5033,
A => HADDR(6),
B => HADDR(7));
\R.HADDR_RNI4UKM[5]\: NOR2B port map (
Y => N_5034,
A => N_5032,
B => HADDR(5));
\R.HADDR_RNI3TKM[4]\: NOR2A port map (
Y => N_5035,
A => N_5032,
B => HADDR(4));
\R.HADDR_RNILAI4_0[6]\: NOR2B port map (
Y => N_5036,
A => HADDR(6),
B => HADDR(7));
\R.HADDR_RNIO77R[4]\: NOR2B port map (
Y => HRDATAM2,
A => N_5035,
B => N_5033);
\R.HADDR_RNI7N221[5]\: NOR2B port map (
Y => HADDR_RNI7N221(5),
A => N_20,
B => N_5032);
\R.HRDATAS_RNO[13]\: AO1 port map (
Y => HRDATAS_RNO(13),
A => N_19,
B => N_5034,
C => HADDR_RNIHBGT_0(4));
\R.HRDATAS_RNO[15]\: OR2 port map (
Y => HRDATAS_RNO(15),
A => HADDR_RNI6M221(4),
B => HADDR_RNIHBGT_0(4));
\R.HRDATAS_RNO[12]\: OR2 port map (
Y => HRDATAS_RNO(12),
A => HADDR_RNIVPB41(4),
B => HRDATAS6);
\R.HADDR_RNILAI4[6]\: XNOR2 port map (
Y => N_19,
A => HADDR(7),
B => HADDR(6));
\R.HADDR_RNISSMD[5]\: AO1 port map (
Y => N_20,
A => N_19,
B => HADDR(5),
C => N_5039);
\R.HMASTER_RNIH7HRG[0]\: OR2A port map (
Y => HSEL_0_SQMUXA_INV_3_6,
A => N_5600,
B => N_5599);
\R.HMASTER_0_RNIFJMEM1[0]\: OA1A port map (
Y => N_271,
A => N_5192,
B => HMASTER_0(0),
C => N_5257);
\R.HMASTER_RNIISJR6[0]\: NOR2A port map (
Y => N_272,
A => un1_hready,
B => HMASTER(0));
\R.HMASTERLOCK_RNO_3\: NOR2 port map (
Y => N_309,
A => N_5255,
B => hlock);
\R.HMASTER_0_RNILR0RF1[0]\: NOR3B port map (
Y => N_5251,
A => N_5192,
B => htrans(0),
C => HMASTER_0(0));
\R.HMASTER_RNIV0OT1[0]\: NOR2A port map (
Y => N_5252,
A => N_5204,
B => HMASTER(0));
\R.HMASTERLOCK_RNIJU2V6\: NOR2B port map (
Y => N_5255,
A => HMASTLOCK,
B => un1_hready);
\R.HSLAVE_0_0_RNILLU6C3[2]\: NOR2B port map (
Y => N_80,
A => N_4373,
B => flash_rpn_c);
\R.HMASTERLOCK_RNIQ99H1\: OR2 port map (
Y => N_5204,
A => HMASTLOCK,
B => hbusreq_i_3);
\R.HMASTERLOCK_RNIQBMSF\: OR2A port map (
Y => N_5207,
A => hbusreq,
B => HMASTLOCK);
\R.HRDATAS_RNIO9PP[7]\: NOR2B port map (
Y => N_5482,
A => HRDATAS(8),
B => N_683);
\R.HRDATAS_RNI8NJU[16]\: NOR2B port map (
Y => N_5485,
A => HRDATAS(29),
B => N_683);
\R.HRDATAS_RNII3PP[1]\: NOR2B port map (
Y => N_648,
A => HRDATAS(1),
B => N_683);
\R.HRDATAS_RNIJ4PP[2]\: NOR2B port map (
Y => N_650,
A => HRDATAS(2),
B => N_683);
\R.CFGSEL_RNIDAUD1\: NOR2B port map (
Y => N_662,
A => N_5545,
B => CFGSEL_33);
\R.HRDATAS_RNI7MJU[15]\: NOR2B port map (
Y => N_664,
A => HRDATAS(15),
B => N_683);
\R.HRDATAS_RNIBRKU[28]\: NOR2B port map (
Y => N_668,
A => HRDATAS(28),
B => N_683);
\R.HSLAVE_RNISSC33[2]\: OR2B port map (
Y => N_126,
A => N_5324,
B => N_681);
\R.HSLAVE_RNI87B33[2]\: OR2B port map (
Y => N_5260,
A => N_5322,
B => N_681);
\R.HSLAVE_RNI65B33[2]\: OR2B port map (
Y => N_5261,
A => N_5321,
B => N_681);
\R.HSLAVE_0_0_RNILUD24[2]\: AO1 port map (
Y => hrdata(7),
A => N_5371,
B => N_681_0,
C => N_5482);
\R.HSLAVE_0_0_RNIOCG04[2]\: AO1 port map (
Y => hrdata(8),
A => N_5372,
B => N_681_0,
C => N_5482);
\R.HSLAVE_RNIDEQ34[2]\: AO1 port map (
Y => hrdata(17),
A => N_5374,
B => N_681_0,
C => N_5485);
\R.HSLAVE_RNIK2V14[2]\: AO1 port map (
Y => hrdata(29),
A => N_5375,
B => N_681_0,
C => N_5485);
\R.HSLAVE_0_0_RNI3CD24[2]\: AO1 port map (
Y => hrdata(1),
A => N_5394,
B => N_681_0,
C => N_648);
\R.HRDATAS_RNI6FD24[2]\: AO1 port map (
Y => hrdata(2),
A => N_5395,
B => N_681_0,
C => N_650);
\R.CFGSEL_RNI7DNJ4\: AO1 port map (
Y => hrdata(14),
A => N_5403,
B => N_681_0,
C => N_662);
\R.HRDATAS_RNI5C254[15]\: AO1 port map (
Y => hrdata(15),
A => N_5404,
B => N_681_0,
C => N_664);
\R.HRDATAS_RNIL4024[28]\: AO1 port map (
Y => hrdata(28),
A => N_5323,
B => N_681_0,
C => N_668);
\R.HSLAVE_RNIG26T3[2]\: AO1 port map (
Y => hrdata(31),
A => N_5413,
B => N_681_0,
C => N_648);
\R.HSLAVE_RNIVI853[2]\: OR2B port map (
Y => N_5278,
A => N_5410,
B => N_681);
\R.HSLAVE_RNIPC853[2]\: OR2B port map (
Y => N_5281,
A => N_5407,
B => N_681);
\R.HSLAVE_RNI7P653[2]\: OR2B port map (
Y => N_5283,
A => N_5405,
B => N_681);
\R.HSLAVE_0_0_RNILCK83[2]\: OR2B port map (
Y => N_5284,
A => N_5396,
B => N_681);
\R.HSLAVE_0_0_RNIF6K83[2]\: OR2B port map (
Y => N_5285,
A => N_5393,
B => N_681);
\R.HSLAVE_RNI9Q8U[1]\: XOR2 port map (
Y => N_434_I,
A => HSLAVE(1),
B => HSLAVE(0));
\R.HSLAVE_RNIV7OQ[0]\: MX2 port map (
Y => N_5317,
A => hrdata(26),
B => hrdata_0(26),
S => HSLAVE(0));
\R.HSLAVE_RNI1AOQ[0]\: MX2 port map (
Y => N_5318,
A => hrdata(27),
B => hrdata_0(27),
S => HSLAVE(0));
\R.HSLAVE_RNI3COQ[0]\: MX2 port map (
Y => N_5319,
A => hrdata_0(28),
B => hrdata_1(28),
S => HSLAVE(0));
\R.HSLAVE_RNILVPQ[0]\: MX2 port map (
Y => N_5320,
A => hrdata(30),
B => hrdata_0(30),
S => HSLAVE(0));
\R.HSLAVE_RNIECSB1[2]\: MX2 port map (
Y => N_5321,
A => N_5317,
B => hrdata_1(26),
S => HSLAVE(2));
\R.HSLAVE_RNIGESB1[2]\: MX2 port map (
Y => N_5322,
A => N_5318,
B => hrdata_1(27),
S => HSLAVE(2));
\R.HSLAVE_RNIIGSB1[2]\: MX2 port map (
Y => N_5323,
A => N_5319,
B => hrdata_2_27,
S => HSLAVE(2));
\R.HSLAVE_RNI44UB1[2]\: MX2 port map (
Y => N_5324,
A => N_5320,
B => hrdata_1(30),
S => HSLAVE(2));
\R.HMASTER_0_RNILBV38[0]\: MX2 port map (
Y => N_14,
A => haddr_0(8),
B => haddr_1(8),
S => HMASTER_0(0));
\R.HMASTER_0_RNIGGT28[0]\: MX2 port map (
Y => N_13,
A => haddr_0(10),
B => haddr_1(10),
S => HMASTER_0(0));
\R.HMASTER_0_RNIJJT28[0]\: MX2 port map (
Y => N_12,
A => haddr_11,
B => haddr_0(11),
S => HMASTER_0(0));
\R.HMASTER_0_RNIMMT28[0]\: MX2 port map (
Y => N_16,
A => haddr_12,
B => haddr_0(12),
S => HMASTER_0(0));
\R.HMASTER_RNIDIID8[0]\: MX2 port map (
Y => N_20_0,
A => haddr_14,
B => haddr_0(14),
S => HMASTER(0));
\R.HMASTER_RNIMRID8[0]\: MX2 port map (
Y => N_26_0,
A => haddr_17,
B => haddr_0(17),
S => HMASTER(0));
\R.HMASTER_RNIPUID8[0]\: MX2 port map (
Y => N_24,
A => haddr_18,
B => haddr_0(18),
S => HMASTER(0));
\R.HMASTER_RNI7FLD8[0]\: MX2 port map (
Y => N_27,
A => haddr_21,
B => haddr_0(21),
S => HMASTER(0));
\R.HMASTER_RNIAILD8[0]\: MX2 port map (
Y => N_30,
A => haddr_22,
B => haddr_0(22),
S => HMASTER(0));
\R.HMASTER_RNIDLLD8[0]\: MX2 port map (
Y => N_31,
A => haddr_23,
B => haddr_0(23),
S => HMASTER(0));
\R.HMASTER_RNIGOLD8[0]\: MX2 port map (
Y => N_28,
A => haddr_24,
B => haddr_0(24),
S => HMASTER(0));
\R.HMASTER_RNIJRLD8[0]\: MX2 port map (
Y => N_5594,
A => haddr_25,
B => haddr_0(25),
S => HMASTER(0));
\R.HMASTER_RNIMULD8[0]\: MX2 port map (
Y => N_5595,
A => haddr_26,
B => haddr_0(26),
S => HMASTER(0));
\R.HMASTER_RNIP1MD8[0]\: MX2 port map (
Y => N_5596,
A => haddr_27,
B => haddr_0(27),
S => HMASTER(0));
\R.HMASTER_RNIS4MD8[0]\: MX2 port map (
Y => N_5597,
A => haddr_28,
B => haddr_0(28),
S => HMASTER(0));
\R.HMASTER_RNIV7MD8[0]\: MX2 port map (
Y => N_23,
A => haddr_29,
B => haddr_0(29),
S => HMASTER(0));
\R.HMASTER_RNI7IOD8[0]\: MX2 port map (
Y => N_5599,
A => haddr_30,
B => haddr_0(30),
S => HMASTER(0));
\R.HMASTER_RNIALOD8[0]\: MX2 port map (
Y => N_5600,
A => haddr_31,
B => haddr_0(31),
S => HMASTER(0));
\R.HSLAVE_0_0_RNIN8UQ[0]\: MX2 port map (
Y => N_5359,
A => hrdata_0(5),
B => hrdata_1(5),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIPAUQ[0]\: MX2 port map (
Y => N_5360,
A => hrdata_0(6),
B => hrdata_1(6),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIRCUQ[0]\: MX2 port map (
Y => N_5361,
A => hrdata_0(7),
B => hrdata_1(7),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNITEUQ[0]\: MX2 port map (
Y => N_5362,
A => hrdata_0(8),
B => hrdata_1(8),
S => HSLAVE_0(0));
\HRDATA_0_A2_RNO_0[9]\: MX2 port map (
Y => N_5363,
A => hrdata_0(9),
B => hrdata_1(9),
S => HSLAVE_0(0));
\HRDATA_1_A2_RNO_0[10]\: MX2 port map (
Y => N_5364,
A => hrdata_0(10),
B => hrdata_1(10),
S => HSLAVE_0(0));
\HRDATA_0_A2_RNO_0[11]\: MX2 port map (
Y => N_5365,
A => hrdata_0(11),
B => hrdata_1(11),
S => HSLAVE_0(0));
\R.HSLAVE_RNIV5MQ[0]\: MX2 port map (
Y => N_5367,
A => hrdata_0(17),
B => hrdata_1(17),
S => HSLAVE(0));
\R.HSLAVE_RNI5EOQ[0]\: MX2 port map (
Y => N_5368,
A => hrdata_0(29),
B => hrdata_1(29),
S => HSLAVE(0));
\R.HSLAVE_0_0_RNI1O5H1[2]\: MX2 port map (
Y => N_5369,
A => N_5359,
B => hrdata_2_4,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNI3Q5H1[2]\: MX2 port map (
Y => N_5370,
A => N_5360,
B => hrdata_2_5,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNI5S5H1[2]\: MX2 port map (
Y => N_5371,
A => N_5361,
B => hrdata_2_6,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNI8A8F1[2]\: MX2 port map (
Y => N_5372,
A => N_5362,
B => hrdata_2_7,
S => HSLAVE_0(2));
\R.HSLAVE_RNIDUND1[2]\: MX2 port map (
Y => N_5374,
A => N_5367,
B => hrdata_2_16,
S => HSLAVE(2));
\R.HSLAVE_RNIKISB1[2]\: MX2 port map (
Y => N_5375,
A => N_5368,
B => hrdata_2_28,
S => HSLAVE(2));
\R.HRDATAS_RNIGOH21[14]\: MX2 port map (
Y => N_5545,
A => HRDATAM(14),
B => HRDATAS(14),
S => CFGA11);
\R.HSLAVE_0_0_RNIDUTQ[0]\: MX2 port map (
Y => N_5377,
A => hrdata(0),
B => hrdata_0(0),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIF0UQ[0]\: MX2 port map (
Y => N_5378,
A => hrdata_0(1),
B => hrdata_1(1),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIH2UQ[0]\: MX2 port map (
Y => N_5379,
A => hrdata_0(2),
B => hrdata_1(2),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIJ4UQ[0]\: MX2 port map (
Y => N_5380,
A => hrdata(3),
B => hrdata_0(3),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNIJA0Q[0]\: MX2 port map (
Y => N_5381,
A => hrdata_0(12),
B => hrdata_1(12),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNINE0Q[0]\: MX2 port map (
Y => N_5383,
A => hrdata_0(14),
B => hrdata_1(14),
S => HSLAVE_0(0));
\R.HSLAVE_RNIR1MQ[0]\: MX2 port map (
Y => N_5384,
A => hrdata_0(15),
B => hrdata_1(15),
S => HSLAVE(0));
\R.HSLAVE_RNI18MQ[0]\: MX2 port map (
Y => N_5385,
A => hrdata(18),
B => hrdata_0(18),
S => HSLAVE(0));
\R.HSLAVE_RNIJRNQ[0]\: MX2 port map (
Y => N_5387,
A => hrdata(20),
B => hrdata_0(20),
S => HSLAVE(0));
\R.HSLAVE_RNIP1OQ[0]\: MX2 port map (
Y => N_5390,
A => hrdata(23),
B => hrdata_0(23),
S => HSLAVE(0));
\R.HSLAVE_RNIR3OQ[0]\: MX2 port map (
Y => N_5391,
A => hrdata_0(24),
B => hrdata_1(24),
S => HSLAVE(0));
\R.HSLAVE_RNIN1QQ[0]\: MX2 port map (
Y => N_5392,
A => hrdata_0(31),
B => hrdata_1(31),
S => HSLAVE(0));
\R.HSLAVE_0_0_RNIND5H1[2]\: MX2 port map (
Y => N_5393,
A => N_5377,
B => hrdata_1(0),
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNIPF5H1[2]\: MX2 port map (
Y => N_5394,
A => N_5378,
B => hrdata_2_0,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNIRH5H1[2]\: MX2 port map (
Y => N_5395,
A => N_5379,
B => hrdata_2_1,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNITJ5H1[2]\: MX2 port map (
Y => N_5396,
A => N_5380,
B => hrdata_1(3),
S => HSLAVE_0(2));
\HRDATA_0_A2_RNO[9]\: MX2 port map (
Y => N_5398,
A => N_5363,
B => hrdata_2_8,
S => HSLAVE_0(2));
\HRDATA_1_A2_RNO[10]\: MX2 port map (
Y => N_5399,
A => N_5364,
B => hrdata_2_9,
S => HSLAVE_0(2));
\HRDATA_0_A2_RNO[11]\: MX2 port map (
Y => N_5400,
A => N_5365,
B => hrdata_2_10,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNIU5AE1[2]\: MX2 port map (
Y => N_5401,
A => N_5381,
B => hrdata_2_11,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNI2AAE1[2]\: MX2 port map (
Y => N_5403,
A => N_5383,
B => hrdata_2_13,
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNI6TVE1[2]\: MX2 port map (
Y => N_5404,
A => N_5384,
B => hrdata_2_14,
S => HSLAVE_0(2));
\R.HSLAVE_RNIF0OD1[2]\: MX2 port map (
Y => N_5405,
A => N_5385,
B => hrdata_1(18),
S => HSLAVE(2));
\R.HSLAVE_RNI1KPD1[2]\: MX2 port map (
Y => N_5407,
A => N_5387,
B => hrdata_1(20),
S => HSLAVE(2));
\R.HSLAVE_RNI7QPD1[2]\: MX2 port map (
Y => N_5410,
A => N_5390,
B => hrdata_1(23),
S => HSLAVE(2));
\R.HSLAVE_RNIA8SB1[2]\: MX2 port map (
Y => N_5411,
A => N_5391,
B => hrdata_2_23,
S => HSLAVE(2));
\R.HSLAVE_RNI66UB1[2]\: MX2 port map (
Y => N_5413,
A => N_5392,
B => hrdata_2_30,
S => HSLAVE(2));
\R.HMASTER_RNI4CLD8[0]\: MX2 port map (
Y => N_29,
A => haddr_20,
B => haddr_0(20),
S => HMASTER(0));
\R.HMASTERD_0_RNI7RG61[0]\: MX2 port map (
Y => hwdata(8),
A => hwdata_0(8),
B => hwdata_1(8),
S => HMASTERD_0(0));
\R.HMASTER_0_RNIOEV38[0]\: MX2 port map (
Y => N_11,
A => haddr_0(9),
B => haddr_1(9),
S => HMASTER_0(0));
\R.HMASTER_0_RNIC2V38[0]\: MX2 port map (
Y => N_10,
A => haddr_0(5),
B => haddr_1(5),
S => HMASTER_0(0));
\R.HMASTER_0_RNIQAFQ7[0]\: MX2 port map (
Y => N_5326,
A => haddr_1_d0,
B => haddr_0(1),
S => HMASTER_0(0));
\R.HMASTER_0_RNIO8FQ7[0]\: MX2 port map (
Y => N_5325,
A => haddr_0_d0,
B => haddr_0(0),
S => HMASTER_0(0));
\R.CFGSEL_RNO_1\: NOR2B port map (
Y => UN2_IOAREA,
A => N_5416_15,
B => N_5416_19);
\R.HMASTER_0_RNIPPT28[0]\: MX2 port map (
Y => N_15,
A => haddr_13,
B => haddr_0(13),
S => HMASTER_0(0));
\R.DEFSLV_RNO_5\: NOR3A port map (
Y => N_673,
A => CFGSEL_33,
B => N_5297,
C => DEFSLV_18);
\R.DEFSLV_RNO_4\: NOR3A port map (
Y => N_671,
A => N_5299,
B => N_23,
C => HMBSEL_0_SQMUXA_8_0_I_O2_21);
\R.CFGSEL_RNO\: NOR2B port map (
Y => N_50,
A => N_4384,
B => flash_rpn_c);
\R.CFGSEL_RNO_0\: MX2 port map (
Y => N_4384,
A => UN2_IOAREA,
B => CFGSEL_33,
S => un1_hready_1);
\R.HMASTER_RNIA1SS7[0]\: MX2 port map (
Y => N_5601,
A => hwrite,
B => hwrite_0,
S => HMASTER(0));
\R.HSLAVE_RNO[1]\: NOR2B port map (
Y => N_78,
A => N_4372,
B => flash_rpn_c);
\R.HSLAVE_RNO_1[1]\: OAI1 port map (
Y => UN23_BNSLAVE,
A => N_23,
B => HMBSEL_0_SQMUXA_8_0_I_O2_21,
C => N_5286);
\R.HSLAVE_RNO_0[1]\: MX2 port map (
Y => N_4372,
A => UN23_BNSLAVE,
B => HSLAVE(1),
S => un1_hready_0);
\R.HMASTER_0_RNI8ETNB[0]\: MX2 port map (
Y => N_9,
A => haddr_0(4),
B => haddr_1(4),
S => HMASTER_0(0));
\R.HMASTER_0_RNI3E5DA[0]\: MX2 port map (
Y => N_8,
A => haddr_0(3),
B => haddr_1(3),
S => HMASTER_0(0));
\R.HMASTER_0_RNIIFPN9[0]\: MX2 port map (
Y => N_7,
A => haddr_0(2),
B => haddr_1(2),
S => HMASTER_0(0));
\R.HSLAVE_RNIBSND1[2]\: MX2 port map (
Y => N_5373,
A => N_5366,
B => hrdata(16),
S => HSLAVE(2));
\R.HSLAVE_RNIT3MQ[0]\: MX2 port map (
Y => N_5366,
A => hrdata_0(16),
B => hrdata_1(16),
S => HSLAVE(0));
\R.HSLAVE_RNIBCQ34[2]\: AO1 port map (
Y => hrdata_2_15,
A => N_5373,
B => N_681_0,
C => N_5485);
\R.HMASTERD_0_RNI1RRA1[0]\: MX2 port map (
Y => hwdata(15),
A => hwdata_0(15),
B => hwdata_1(15),
S => HMASTERD_0(0));
\R.HSLAVE_RNI5OPD1[2]\: MX2 port map (
Y => N_5409,
A => N_5389,
B => hrdata(22),
S => HSLAVE(2));
\R.HSLAVE_RNINVNQ[0]\: MX2 port map (
Y => N_5389,
A => hrdata_0(22),
B => hrdata_1(22),
S => HSLAVE(0));
\R.HSLAVE_RNITG853[2]\: OR2B port map (
Y => N_5279,
A => N_5409,
B => N_681);
\R.HMASTER_RNIGLID8[0]\: MX2 port map (
Y => N_19_0,
A => haddr_15,
B => haddr_0(15),
S => HMASTER(0));
\R.HMASTER_0_RNII8V38[0]\: MX2 port map (
Y => N_6,
A => haddr_0(7),
B => haddr_1(7),
S => HMASTER_0(0));
\R.HRDATAS_RNO[5]\: AO1 port map (
Y => HRDATAS_RNO(5),
A => N_5033,
B => N_5034,
C => HADDR_RNIHBGT_1(4));
\R.HRDATAM_RNO[14]\: NOR3B port map (
Y => HRDATAM_1(14),
A => N_5034,
B => N_5033,
C => HADDR(4));
\R.HMASTER_0_RNIF5V38[0]\: MX2 port map (
Y => N_5,
A => haddr_0(6),
B => haddr_1(6),
S => HMASTER_0(0));
\R.HMASTERD_0_RNI3NG61[0]\: MX2 port map (
Y => hwdata(6),
A => hwdata_0(6),
B => hwdata_1(6),
S => HMASTERD_0(0));
\R.CFGSEL_RNIQFNV1\: AO1C port map (
Y => READY_1_I_0_O2_4,
A => N_5297,
B => CFGSEL_33,
C => N_5299);
\R.HMASTER_RNI0CB453[0]\: OR2A port map (
Y => N_5286,
A => N_23,
B => N_17);
\R.HREADY_RNI8JUP\: OR2A port map (
Y => N_5297,
A => NN_1,
B => HREADY);
\R.DEFSLV_RNILACQ\: OR2A port map (
Y => N_5299,
A => DEFSLV_18,
B => N_5297);
\R.HSLAVE_0_0_RNIKB8P33[0]\: NOR2B port map (
Y => HSLAVE_0_0_RNIKB8P33(0),
A => N_4371,
B => flash_rpn_c);
\R.HSLAVE_0_0_RNI059K33[0]\: MX2A port map (
Y => N_4371,
A => N_17,
B => HSLAVE_0(0),
S => un1_hready_0);
\R.HMASTER_RNIQDJS7[0]\: OR2 port map (
Y => N_5447,
A => hsize(1),
B => HMASTER(0));
\R.HTRANS_RNO_0[1]\: MX2 port map (
Y => N_4383,
A => N_3,
B => NN_1,
S => un1_hready);
\R.HTRANS_RNO[1]\: NOR2B port map (
Y => N_52,
A => N_4383,
B => flash_rpn_c);
\R.CFGA11_RNIP74M\: NOR2B port map (
Y => N_683,
A => CFGA11,
B => CFGSEL_33);
\R.HMASTER_0_RNIF82AO[0]\: MX2B port map (
Y => N_3,
A => htrans(1),
B => hbusreq_i_3,
S => HMASTER_0(0));
\R.HMASTER_0_RNIMAAO13[0]\: NOR3 port map (
Y => N_4,
A => N_5251,
B => N_5252,
C => N_263);
\R.HMASTERLOCK_RNI7HRBM\: NOR2 port map (
Y => N_5257,
A => N_5207,
B => un1_hready);
\R.HMASTER_0_RNI2EHVF1[0]\: OA1C port map (
Y => N_263,
A => N_5192,
B => HMASTER_0(0),
C => N_5207);
\R.HMASTERD_0_RNIRKRA1[0]\: MX2 port map (
Y => hwdata(12),
A => hwdata_0(12),
B => hwdata_1(12),
S => HMASTERD_0(0));
\R.HMASTERD_RNIE6MA1[0]\: MX2 port map (
Y => hwdata(22),
A => hwdata_0(22),
B => hwdata_1(22),
S => HMASTERD(0));
\R.HMASTER_RNIJOID8[0]\: MX2 port map (
Y => N_25,
A => haddr_16,
B => haddr_0(16),
S => HMASTER(0));
\R.HSLAVE_RNI6A372[2]\: NOR3A port map (
Y => N_679,
A => N_434_I,
B => HSLAVE(2),
C => N_5315);
\R.HSLAVE_0_0_RNIVL5H1[2]\: MX2 port map (
Y => N_5397,
A => N_5358,
B => hrdata(4),
S => HSLAVE_0(2));
\R.HSLAVE_0_0_RNIL6UQ[0]\: MX2 port map (
Y => N_5358,
A => hrdata_0(4),
B => hrdata_1(4),
S => HSLAVE_0(0));
\R.HSLAVE_0_0_RNI71MP[0]\: MX2 port map (
Y => N_5315,
A => hready_0,
B => hready_1,
S => HSLAVE_0(0));
\R.HSLAVE_RNIR62C1[1]\: AO17 port map (
Y => N_5291,
A => HSLAVE_0(2),
B => HSLAVE_0(0),
C => HSLAVE(1));
\R.HRDATAS_RNICLD24[4]\: AO1 port map (
Y => hrdata_2_3,
A => HRDATAS(9),
B => N_683,
C => N_651);
\R.CFGSEL_RNIOOEN1\: NOR2A port map (
Y => N_681,
A => N_5291,
B => CFGSEL_33);
\R.HSLAVE_0_0_RNI32GS1[0]\: NOR3B port map (
Y => N_678,
A => HSLAVE_0(0),
B => DEFSLV_2_I_A3_1_0,
C => hready_2);
\R.HSLAVE_0_0_RNINEK83[2]\: NOR2B port map (
Y => N_651,
A => N_5397,
B => N_681);
\R.HSLAVE_RNI3MPD1[2]\: MX2 port map (
Y => N_5408,
A => N_5388,
B => hrdata(21),
S => HSLAVE(2));
\R.HSLAVE_0_0_RNI08AE1[2]\: MX2 port map (
Y => N_5402,
A => N_5382,
B => hrdata_0(13),
S => HSLAVE_0(2));
\R.HSLAVE_RNILTNQ[0]\: MX2 port map (
Y => N_5388,
A => hrdata_0(21),
B => hrdata_1(21),
S => HSLAVE(0));
\R.HSLAVE_0_0_RNILC0Q[0]\: MX2 port map (
Y => N_5382,
A => hrdata_1(13),
B => hrdata_2_12,
S => HSLAVE_0(0));
\R.HSLAVE_RNIRE853[2]\: OR2B port map (
Y => N_5280,
A => N_5408,
B => N_681);
\R.HMASTERD_RNIC4MA1[0]\: MX2 port map (
Y => hwdata(21),
A => hwdata_0(21),
B => hwdata_1(21),
S => HMASTERD(0));
\R.HSLAVE_RNICASB1[2]\: MX2 port map (
Y => N_5412,
A => N_5316,
B => hrdata(25),
S => HSLAVE(2));
\R.HSLAVE_RNIH2OD1[2]\: MX2 port map (
Y => N_5406,
A => N_5386,
B => hrdata(19),
S => HSLAVE(2));
\R.HSLAVE_RNI3AMQ[0]\: MX2 port map (
Y => N_5386,
A => hrdata_0(19),
B => hrdata_1(19),
S => HSLAVE(0));
\R.HMASTER_RNIS1JD8[0]\: MX2 port map (
Y => N_22,
A => haddr_19,
B => haddr_0(19),
S => HMASTER(0));
\R.HSLAVE_RNIT5OQ[0]\: MX2 port map (
Y => N_5316,
A => hrdata_0(25),
B => hrdata_1(25),
S => HSLAVE(0));
\R.HSLAVE_RNI9R653[2]\: OR2B port map (
Y => N_5282,
A => N_5406,
B => N_681);
\R.HSLAVE_RNI43B33[2]\: OR2B port map (
Y => N_5277,
A => N_5412,
B => N_681);
\R.DEFSLV_RNO_2\: NOR2A port map (
Y => DEFSLV_RNO_2,
A => N_5299,
B => N_17);
\R.HMASTERD[0]_REG_Z980\: DFN1E0 port map (
Q => HMASTERD(0),
CLK => ramclk_c,
D => HMASTER_0(0),
E => un1_hready_1);
\R.CFGA11_REG_Z982\: DFN1E0 port map (
Q => CFGA11,
CLK => ramclk_c,
D => N_12,
E => un1_hready_1);
\R.DEFSLV_REG_Z984\: DFN1 port map (
Q => DEFSLV_18,
CLK => ramclk_c,
D => DEFSLV_RNO);
\R.CFGSEL_REG_Z986\: DFN1 port map (
Q => CFGSEL_33,
CLK => ramclk_c,
D => N_50);
\R.HTRANS[1]_REG_Z988\: DFN1 port map (
Q => NN_1,
CLK => ramclk_c,
D => N_52);
\R.HMASTERLOCK_REG_Z990\: DFN1 port map (
Q => HMASTLOCK,
CLK => ramclk_c,
D => N_26);
\R.HMASTER[0]_REG_Z992\: DFN1 port map (
Q => HMASTER(0),
CLK => ramclk_c,
D => HMASTER_0_RNI9J28F3(0));
\R.HREADY_REG_Z994\: DFN1 port map (
Q => HREADY,
CLK => ramclk_c,
D => READY_1_I_0_O2_4);
\R.HRDATAS[1]_REG_Z996\: DFN1 port map (
Q => HRDATAS(1),
CLK => ramclk_c,
D => HADDR_RNIVPB41(4));
\R.HRDATAS[2]_REG_Z998\: DFN1 port map (
Q => HRDATAS(2),
CLK => ramclk_c,
D => HRDATAS6);
\R.HRDATAS[4]_REG_Z1000\: DFN1 port map (
Q => HRDATAS(9),
CLK => ramclk_c,
D => HADDR_RNIHBGT(4));
\R.HRDATAS[5]_REG_Z1002\: DFN1 port map (
Q => HRDATAS(5),
CLK => ramclk_c,
D => HRDATAS_RNO(5));
\R.HRDATAS[6]_REG_Z1004\: DFN1 port map (
Q => HRDATAS(6),
CLK => ramclk_c,
D => HRDATAS_RNO(6));
\R.HRDATAS[7]_REG_Z1006\: DFN1 port map (
Q => HRDATAS(8),
CLK => ramclk_c,
D => HADDR_RNI6M221(4));
\R.HRDATAS[12]_REG_Z1008\: DFN1 port map (
Q => HRDATAS(12),
CLK => ramclk_c,
D => HRDATAS_RNO(12));
\R.HRDATAS[13]_REG_Z1010\: DFN1 port map (
Q => HRDATAS(13),
CLK => ramclk_c,
D => HRDATAS_RNO(13));
\R.HRDATAS[14]_REG_Z1012\: DFN1 port map (
Q => HRDATAS(14),
CLK => ramclk_c,
D => HADDR_RNI7N221(5));
\R.HRDATAS[15]_REG_Z1014\: DFN1 port map (
Q => HRDATAS(15),
CLK => ramclk_c,
D => HRDATAS_RNO(15));
\R.HRDATAS[16]_REG_Z1016\: DFN1 port map (
Q => HRDATAS(29),
CLK => ramclk_c,
D => HADDR_RNIHBGT_1(4));
\R.HRDATAS[24]_REG_Z1018\: DFN1 port map (
Q => HRDATAS(24),
CLK => ramclk_c,
D => HRDATAS_RNO(24));
\R.HRDATAS[28]_REG_Z1020\: DFN1 port map (
Q => HRDATAS(28),
CLK => ramclk_c,
D => HADDR_RNIHBGT_0(4));
\R.HSLAVE[0]_REG_Z1022\: DFN1 port map (
Q => HSLAVE(0),
CLK => ramclk_c,
D => HSLAVE_0_0_RNIKB8P33(0));
\R.HSLAVE[1]_REG_Z1024\: DFN1 port map (
Q => HSLAVE(1),
CLK => ramclk_c,
D => N_78);
\R.HSLAVE[2]_REG_Z1026\: DFN1 port map (
Q => HSLAVE(2),
CLK => ramclk_c,
D => N_80);
\R.HADDR[2]_REG_Z1028\: DFN1E0 port map (
Q => HADDR(2),
CLK => ramclk_c,
D => N_7,
E => un1_hready_0);
\R.HADDR[3]_REG_Z1030\: DFN1E0 port map (
Q => HADDR(3),
CLK => ramclk_c,
D => N_8,
E => un1_hready_0);
\R.HADDR[4]_REG_Z1032\: DFN1E0 port map (
Q => HADDR(4),
CLK => ramclk_c,
D => N_9,
E => un1_hready_0);
\R.HADDR[5]_REG_Z1034\: DFN1E0 port map (
Q => HADDR(5),
CLK => ramclk_c,
D => N_10,
E => un1_hready_0);
\R.HADDR[6]_REG_Z1036\: DFN1E0 port map (
Q => HADDR(6),
CLK => ramclk_c,
D => N_5,
E => un1_hready_0);
\R.HADDR[7]_REG_Z1038\: DFN1E0 port map (
Q => HADDR(7),
CLK => ramclk_c,
D => N_6,
E => un1_hready_0);
\R.HADDR[8]_REG_Z1040\: DFN1E0 port map (
Q => HADDR(8),
CLK => ramclk_c,
D => N_14,
E => un1_hready_0);
\R.HADDR[9]_REG_Z1042\: DFN1E0 port map (
Q => HADDR(9),
CLK => ramclk_c,
D => N_11,
E => un1_hready_0);
\R.HADDR[10]_REG_Z1044\: DFN1E0 port map (
Q => HADDR(10),
CLK => ramclk_c,
D => N_13,
E => un1_hready);
\R.HRDATAM[5]_REG_Z1046\: DFN1 port map (
Q => HRDATAM(6),
CLK => ramclk_c,
D => HRDATAM_1(6));
\R.HRDATAM[12]_REG_Z1048\: DFN1 port map (
Q => HRDATAM(24),
CLK => ramclk_c,
D => HRDATAM2);
\R.HRDATAM[14]_REG_Z1050\: DFN1 port map (
Q => HRDATAM(14),
CLK => ramclk_c,
D => HRDATAM_1(14));
VCC_I: VCC port map (
Y => NN_3);
GND_I: GND port map (
Y => NN_2);
htrans_0(1) <= NN_1;
N_5187 <= N_3;
ready_1_i_0_o2_0 <= READY_1_I_0_O2_4;
N_5331 <= N_5;
N_5332 <= N_6;
N_5327 <= N_7;
N_5328 <= N_8;
N_5329 <= N_9;
N_5330 <= N_10;
N_5334 <= N_11;
N_5580 <= N_12;
N_5579 <= N_13;
N_5333 <= N_14;
N_5582 <= N_15;
N_5581 <= N_16;
N_5194 <= N_17;
defslv <= DEFSLV_18;
N_5584 <= N_19_0;
N_5583 <= N_20_0;
hmbsel_0_sqmuxa_8_0_i_o2_0 <= HMBSEL_0_SQMUXA_8_0_I_O2_21;
N_5588 <= N_22;
N_5598 <= N_23;
N_5587 <= N_24;
N_5585 <= N_25;
N_5586 <= N_26_0;
N_5590 <= N_27;
N_5593 <= N_28;
N_5589 <= N_29;
N_5591 <= N_30;
N_5592 <= N_31;
N_672 <= N_32;
cfgsel <= CFGSEL_33;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity memrwcol_0_0_0_8_32_0_1_1 is
port(
raddr2 : in std_logic_vector(7 downto 0);
wdata : in std_logic_vector(31 downto 0);
dataoutx : in std_logic_vector(31 downto 0);
data2 : out std_logic_vector(31 downto 0);
address_0_7 :  in std_logic;
address_0_5 :  in std_logic;
address_0_4 :  in std_logic;
address_0_1 :  in std_logic;
address_3 :  in std_logic;
address_6 :  in std_logic;
address_0_d0 :  in std_logic;
address_2 :  in std_logic;
ramclk_c :  in std_logic;
wren :  in std_logic);
end memrwcol_0_0_0_8_32_0_1_1;

architecture beh of memrwcol_0_0_0_8_32_0_1_1 is
signal ADDRESS_0 : std_logic_vector(6 downto 0);
signal ADDRESS : std_logic_vector(7 downto 1);
signal DOMUX1_1_0_0 : std_logic ;
signal DOMUX1_1_4 : std_logic ;
signal DOMUX1_1_3 : std_logic ;
signal DOMUX1_1_5 : std_logic ;
signal DOMUX1_1_2 : std_logic ;
signal UN2_SEPCLK_5 : std_logic ;
signal UN2_SEPCLK_4 : std_logic ;
signal DOMUX1_1_0 : std_logic ;
signal UN2_SEPCLK_1 : std_logic ;
signal UN2_SEPCLK_7 : std_logic ;
signal DOMUX1_1 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
begin
\R1.ADDRESS_RNIHTBE4_0[0]\: NOR3C port map (
Y => DOMUX1_1_0_0,
A => DOMUX1_1_4,
B => DOMUX1_1_3,
C => DOMUX1_1_5);
\R1.ADDRESS_RNI4KL42[4]\: NOR3A port map (
Y => DOMUX1_1_5,
A => DOMUX1_1_2,
B => UN2_SEPCLK_5,
C => UN2_SEPCLK_4);
\R1.ADDRESS_RNIV3C71[2]\: XA1A port map (
Y => DOMUX1_1_4,
A => address_2,
B => ADDRESS_0(2),
C => DOMUX1_1_0);
\R1.ADDRESS_RNIE5A21[0]\: XA1C port map (
Y => DOMUX1_1_3,
A => address_0_d0,
B => ADDRESS_0(0),
C => UN2_SEPCLK_1);
\R1.ADDRESS_RNI6UA21[6]\: XA1C port map (
Y => DOMUX1_1_2,
A => address_6,
B => ADDRESS_0(6),
C => UN2_SEPCLK_7);
\R1.ADDRESS_RNI5U6M[3]\: XA1A port map (
Y => DOMUX1_1_0,
A => address_3,
B => ADDRESS_0(3),
C => wren);
\R1.ADDRESS_RNIHTBE4[0]\: NOR3C port map (
Y => DOMUX1_1,
A => DOMUX1_1_4,
B => DOMUX1_1_3,
C => DOMUX1_1_5);
\R1.ADDRESS_RNIO35H[1]\: XOR2 port map (
Y => UN2_SEPCLK_1,
A => ADDRESS(1),
B => address_0_1);
\R1.ADDRESS_RNIU95H[4]\: XOR2 port map (
Y => UN2_SEPCLK_4,
A => ADDRESS(4),
B => address_0_4);
\R1.ADDRESS_RNI0C5H[5]\: XOR2 port map (
Y => UN2_SEPCLK_5,
A => ADDRESS(5),
B => address_0_5);
\R1.ADDRESS_RNI4G5H[7]\: XOR2 port map (
Y => UN2_SEPCLK_7,
A => ADDRESS(7),
B => address_0_7);
\R1.ADDRESS_RNI9CKS4[0]\: MX2 port map (
Y => data2(0),
A => dataoutx(0),
B => wdata(0),
S => DOMUX1_1);
\R1.ADDRESS_RNIADKS4[0]\: MX2 port map (
Y => data2(1),
A => dataoutx(1),
B => wdata(1),
S => DOMUX1_1);
\R1.ADDRESS_RNIBEKS4[0]\: MX2 port map (
Y => data2(2),
A => dataoutx(2),
B => wdata(2),
S => DOMUX1_1);
\R1.ADDRESS_RNICFKS4[0]\: MX2 port map (
Y => data2(3),
A => dataoutx(3),
B => wdata(3),
S => DOMUX1_1);
\R1.ADDRESS_RNI0GI35[0]\: MX2 port map (
Y => data2(25),
A => dataoutx(25),
B => wdata(25),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNI1HI35[0]\: MX2 port map (
Y => data2(26),
A => dataoutx(26),
B => wdata(26),
S => DOMUX1_1);
\R1.ADDRESS_RNI2II35[0]\: MX2 port map (
Y => data2(27),
A => dataoutx(27),
B => wdata(27),
S => DOMUX1_1);
\R1.ADDRESS_RNI3JI35[0]\: MX2 port map (
Y => data2(28),
A => dataoutx(28),
B => wdata(28),
S => DOMUX1_1);
\R1.ADDRESS_RNI4KI35[0]\: MX2 port map (
Y => data2(29),
A => dataoutx(29),
B => wdata(29),
S => DOMUX1_1);
\R1.ADDRESS_RNISCJ35[0]\: MX2 port map (
Y => data2(30),
A => dataoutx(30),
B => wdata(30),
S => DOMUX1_1);
\R1.ADDRESS_RNITDJ35[0]\: MX2 port map (
Y => data2(31),
A => dataoutx(31),
B => wdata(31),
S => DOMUX1_1);
\R1.ADDRESS_RNI2HH35[0]\: MX2 port map (
Y => data2(18),
A => dataoutx(18),
B => wdata(18),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIRAI35[0]\: MX2 port map (
Y => data2(20),
A => dataoutx(20),
B => wdata(20),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNISBI35[0]\: MX2 port map (
Y => data2(21),
A => dataoutx(21),
B => wdata(21),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNITCI35[0]\: MX2 port map (
Y => data2(22),
A => dataoutx(22),
B => wdata(22),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIUDI35[0]\: MX2 port map (
Y => data2(23),
A => dataoutx(23),
B => wdata(23),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIVEI35[0]\: MX2 port map (
Y => data2(24),
A => dataoutx(24),
B => wdata(24),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIR9H35[0]\: MX2 port map (
Y => data2(11),
A => dataoutx(11),
B => wdata(11),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNISAH35[0]\: MX2 port map (
Y => data2(12),
A => dataoutx(12),
B => wdata(12),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNITBH35[0]\: MX2 port map (
Y => data2(13),
A => dataoutx(13),
B => wdata(13),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIUCH35[0]\: MX2 port map (
Y => data2(14),
A => dataoutx(14),
B => wdata(14),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIVDH35[0]\: MX2 port map (
Y => data2(15),
A => dataoutx(15),
B => wdata(15),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNI0FH35[0]\: MX2 port map (
Y => data2(16),
A => dataoutx(16),
B => wdata(16),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNI1GH35[0]\: MX2 port map (
Y => data2(17),
A => dataoutx(17),
B => wdata(17),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIDGKS4[0]\: MX2 port map (
Y => data2(4),
A => dataoutx(4),
B => wdata(4),
S => DOMUX1_1);
\R1.ADDRESS_RNIFIKS4[0]\: MX2 port map (
Y => data2(6),
A => dataoutx(6),
B => wdata(6),
S => DOMUX1_1);
\R1.ADDRESS_RNIGJKS4[0]\: MX2 port map (
Y => data2(7),
A => dataoutx(7),
B => wdata(7),
S => DOMUX1_1);
\R1.ADDRESS_RNIHKKS4[0]\: MX2 port map (
Y => data2(8),
A => dataoutx(8),
B => wdata(8),
S => DOMUX1_1);
\R1.ADDRESS_RNIILKS4[0]\: MX2 port map (
Y => data2(9),
A => dataoutx(9),
B => wdata(9),
S => DOMUX1_1);
\R1.ADDRESS_RNIQ8H35[0]\: MX2 port map (
Y => data2(10),
A => dataoutx(10),
B => wdata(10),
S => DOMUX1_1_0_0);
\R1.ADDRESS_RNIEHKS4[0]\: MX2 port map (
Y => data2(5),
A => dataoutx(5),
B => wdata(5),
S => DOMUX1_1);
\R1.ADDRESS_RNI3IH35[0]\: MX2 port map (
Y => data2(19),
A => dataoutx(19),
B => wdata(19),
S => DOMUX1_1_0_0);
\R1.ADDRESS[0]_REG_Z185\: DFN1 port map (
Q => ADDRESS_0(0),
CLK => ramclk_c,
D => raddr2(0));
\R1.ADDRESS[1]_REG_Z187\: DFN1 port map (
Q => ADDRESS(1),
CLK => ramclk_c,
D => raddr2(1));
\R1.ADDRESS[2]_REG_Z189\: DFN1 port map (
Q => ADDRESS_0(2),
CLK => ramclk_c,
D => raddr2(2));
\R1.ADDRESS[3]_REG_Z191\: DFN1 port map (
Q => ADDRESS_0(3),
CLK => ramclk_c,
D => raddr2(3));
\R1.ADDRESS[4]_REG_Z193\: DFN1 port map (
Q => ADDRESS(4),
CLK => ramclk_c,
D => raddr2(4));
\R1.ADDRESS[5]_REG_Z195\: DFN1 port map (
Q => ADDRESS(5),
CLK => ramclk_c,
D => raddr2(5));
\R1.ADDRESS[6]_REG_Z197\: DFN1 port map (
Q => ADDRESS_0(6),
CLK => ramclk_c,
D => raddr2(6));
\R1.ADDRESS[7]_REG_Z199\: DFN1 port map (
Q => ADDRESS(7),
CLK => ramclk_c,
D => raddr2(7));
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity memrwcol_0_0_0_8_32_0_1 is
port(
wdata_0 : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
wdata : out std_logic_vector(31 downto 0);
dataoutx : in std_logic_vector(31 downto 0);
data1 : out std_logic_vector(31 downto 0);
address_0_7 :  out std_logic;
address_0_5 :  out std_logic;
address_0_4 :  out std_logic;
address_0_1 :  out std_logic;
address_3 :  out std_logic;
address_6 :  out std_logic;
address_0_d0 :  out std_logic;
address_2 :  out std_logic;
wren_0 :  in std_logic;
ramclk_c :  in std_logic;
wren :  out std_logic);
end memrwcol_0_0_0_8_32_0_1;

architecture beh of memrwcol_0_0_0_8_32_0_1 is
signal ADDRESS_0 : std_logic_vector(6 downto 0);
signal ADDRESS : std_logic_vector(7 downto 1);
signal DOMUX1_1_0_0 : std_logic ;
signal DOMUX1_1_4 : std_logic ;
signal DOMUX1_1_3 : std_logic ;
signal DOMUX1_1_5 : std_logic ;
signal DOMUX1_1_2 : std_logic ;
signal UN2_SEPCLK_5 : std_logic ;
signal UN2_SEPCLK_4 : std_logic ;
signal DOMUX1_1_0 : std_logic ;
signal UN2_SEPCLK_1 : std_logic ;
signal UN2_SEPCLK_7 : std_logic ;
signal DOMUX1_1 : std_logic ;
signal WREN_261 : std_logic ;
signal ADDRESS_259 : std_logic ;
signal ADDRESS_256 : std_logic ;
signal ADDRESS_260 : std_logic ;
signal NN_4 : std_logic ;
signal ADDRESS_255 : std_logic ;
signal ADDRESS_254 : std_logic ;
signal ADDRESS_258 : std_logic ;
signal NN_5 : std_logic ;
signal NN_1 : std_logic ;
signal WDATA_222 : std_logic ;
signal WDATA_223 : std_logic ;
signal WDATA_224 : std_logic ;
signal WDATA_225 : std_logic ;
signal WDATA_226 : std_logic ;
signal WDATA_227 : std_logic ;
signal WDATA_228 : std_logic ;
signal WDATA_229 : std_logic ;
signal WDATA_230 : std_logic ;
signal WDATA_231 : std_logic ;
signal WDATA_232 : std_logic ;
signal WDATA_233 : std_logic ;
signal WDATA_234 : std_logic ;
signal WDATA_235 : std_logic ;
signal WDATA_236 : std_logic ;
signal WDATA_237 : std_logic ;
signal WDATA_238 : std_logic ;
signal WDATA_239 : std_logic ;
signal WDATA_240 : std_logic ;
signal WDATA_241 : std_logic ;
signal WDATA_242 : std_logic ;
signal WDATA_243 : std_logic ;
signal WDATA_244 : std_logic ;
signal WDATA_245 : std_logic ;
signal WDATA_246 : std_logic ;
signal WDATA_247 : std_logic ;
signal WDATA_248 : std_logic ;
signal WDATA_249 : std_logic ;
signal WDATA_250 : std_logic ;
signal WDATA_251 : std_logic ;
signal WDATA_252 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
begin
\R1.ADDRESS_RNI9LM92[0]\: NOR3C port map (
Y => DOMUX1_1_0_0,
A => DOMUX1_1_4,
B => DOMUX1_1_3,
C => DOMUX1_1_5);
\R1.ADDRESS_RNI00B21[4]\: NOR3A port map (
Y => DOMUX1_1_5,
A => DOMUX1_1_2,
B => UN2_SEPCLK_5,
C => UN2_SEPCLK_4);
\R1.ADDRESS_RNITP6M[2]\: XA1A port map (
Y => DOMUX1_1_4,
A => ADDRESS_260,
B => ADDRESS_0(2),
C => DOMUX1_1_0);
\R1.ADDRESS_RNICR4H[0]\: XA1C port map (
Y => DOMUX1_1_3,
A => ADDRESS_259,
B => ADDRESS_0(0),
C => UN2_SEPCLK_1);
\R1.ADDRESS_RNI4K5H[6]\: XA1C port map (
Y => DOMUX1_1_2,
A => ADDRESS_258,
B => ADDRESS_0(6),
C => UN2_SEPCLK_7);
\R1.ADDRESS_RNI49KD[3]\: XA1A port map (
Y => DOMUX1_1_0,
A => NN_4,
B => ADDRESS_0(3),
C => WREN_261);
\R1.ADDRESS_RNI9LM92_0[0]\: NOR3C port map (
Y => DOMUX1_1,
A => DOMUX1_1_4,
B => DOMUX1_1_3,
C => DOMUX1_1_5);
\R1.ADDRESS_RNINEI8[1]\: XOR2 port map (
Y => UN2_SEPCLK_1,
A => ADDRESS(1),
B => ADDRESS_256);
\R1.ADDRESS_RNITKI8[4]\: XOR2 port map (
Y => UN2_SEPCLK_4,
A => ADDRESS(4),
B => ADDRESS_255);
\R1.ADDRESS_RNIVMI8[5]\: XOR2 port map (
Y => UN2_SEPCLK_5,
A => ADDRESS(5),
B => ADDRESS_254);
\R1.ADDRESS_RNI3RI8[7]\: XOR2 port map (
Y => UN2_SEPCLK_7,
A => ADDRESS(7),
B => NN_5);
\R2.WDATA_RNI0RQI2[0]\: MX2 port map (
Y => data1(0),
A => dataoutx(0),
B => NN_1,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI1SQI2[1]\: MX2 port map (
Y => data1(1),
A => dataoutx(1),
B => WDATA_222,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI2TQI2[2]\: MX2 port map (
Y => data1(2),
A => dataoutx(2),
B => WDATA_223,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI3UQI2[3]\: MX2 port map (
Y => data1(3),
A => dataoutx(3),
B => WDATA_224,
S => DOMUX1_1_0_0);
\R2.WDATA_RNINUOP2[25]\: MX2 port map (
Y => data1(25),
A => dataoutx(25),
B => WDATA_246,
S => DOMUX1_1);
\R2.WDATA_RNIOVOP2[26]\: MX2 port map (
Y => data1(26),
A => dataoutx(26),
B => WDATA_247,
S => DOMUX1_1);
\R2.WDATA_RNIP0PP2[27]\: MX2 port map (
Y => data1(27),
A => dataoutx(27),
B => WDATA_248,
S => DOMUX1_1);
\R2.WDATA_RNIQ1PP2[28]\: MX2 port map (
Y => data1(28),
A => dataoutx(28),
B => WDATA_249,
S => DOMUX1_1);
\R2.WDATA_RNIR2PP2[29]\: MX2 port map (
Y => data1(29),
A => dataoutx(29),
B => WDATA_250,
S => DOMUX1_1);
\R2.WDATA_RNIJRPP2[30]\: MX2 port map (
Y => data1(30),
A => dataoutx(30),
B => WDATA_251,
S => DOMUX1_1);
\R2.WDATA_RNIKSPP2[31]\: MX2 port map (
Y => data1(31),
A => dataoutx(31),
B => WDATA_252,
S => DOMUX1_1);
\R2.WDATA_RNIPVNP2[18]\: MX2 port map (
Y => data1(18),
A => dataoutx(18),
B => WDATA_239,
S => DOMUX1_1);
\R2.WDATA_RNIIPOP2[20]\: MX2 port map (
Y => data1(20),
A => dataoutx(20),
B => WDATA_241,
S => DOMUX1_1);
\R2.WDATA_RNIJQOP2[21]\: MX2 port map (
Y => data1(21),
A => dataoutx(21),
B => WDATA_242,
S => DOMUX1_1);
\R2.WDATA_RNIKROP2[22]\: MX2 port map (
Y => data1(22),
A => dataoutx(22),
B => WDATA_243,
S => DOMUX1_1);
\R2.WDATA_RNILSOP2[23]\: MX2 port map (
Y => data1(23),
A => dataoutx(23),
B => WDATA_244,
S => DOMUX1_1);
\R2.WDATA_RNIMTOP2[24]\: MX2 port map (
Y => data1(24),
A => dataoutx(24),
B => WDATA_245,
S => DOMUX1_1);
\R2.WDATA_RNIIONP2[11]\: MX2 port map (
Y => data1(11),
A => dataoutx(11),
B => WDATA_232,
S => DOMUX1_1_0_0);
\R2.WDATA_RNIJPNP2[12]\: MX2 port map (
Y => data1(12),
A => dataoutx(12),
B => WDATA_233,
S => DOMUX1_1_0_0);
\R2.WDATA_RNIKQNP2[13]\: MX2 port map (
Y => data1(13),
A => dataoutx(13),
B => WDATA_234,
S => DOMUX1_1_0_0);
\R2.WDATA_RNILRNP2[14]\: MX2 port map (
Y => data1(14),
A => dataoutx(14),
B => WDATA_235,
S => DOMUX1_1_0_0);
\R2.WDATA_RNIMSNP2[15]\: MX2 port map (
Y => data1(15),
A => dataoutx(15),
B => WDATA_236,
S => DOMUX1_1_0_0);
\R2.WDATA_RNINTNP2[16]\: MX2 port map (
Y => data1(16),
A => dataoutx(16),
B => WDATA_237,
S => DOMUX1_1);
\R2.WDATA_RNIOUNP2[17]\: MX2 port map (
Y => data1(17),
A => dataoutx(17),
B => WDATA_238,
S => DOMUX1_1);
\R2.WDATA_RNI4VQI2[4]\: MX2 port map (
Y => data1(4),
A => dataoutx(4),
B => WDATA_225,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI61RI2[6]\: MX2 port map (
Y => data1(6),
A => dataoutx(6),
B => WDATA_227,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI72RI2[7]\: MX2 port map (
Y => data1(7),
A => dataoutx(7),
B => WDATA_228,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI83RI2[8]\: MX2 port map (
Y => data1(8),
A => dataoutx(8),
B => WDATA_229,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI94RI2[9]\: MX2 port map (
Y => data1(9),
A => dataoutx(9),
B => WDATA_230,
S => DOMUX1_1_0_0);
\R2.WDATA_RNIHNNP2[10]\: MX2 port map (
Y => data1(10),
A => dataoutx(10),
B => WDATA_231,
S => DOMUX1_1_0_0);
\R2.WDATA_RNI50RI2[5]\: MX2 port map (
Y => data1(5),
A => dataoutx(5),
B => WDATA_226,
S => DOMUX1_1_0_0);
\R2.WDATA_RNIQ0OP2[19]\: MX2 port map (
Y => data1(19),
A => dataoutx(19),
B => WDATA_240,
S => DOMUX1_1);
\R2.WREN_REG_Z269\: DFN1 port map (
Q => WREN_261,
CLK => ramclk_c,
D => wren_0);
\R1.ADDRESS[0]_REG_Z271\: DFN1 port map (
Q => ADDRESS_0(0),
CLK => ramclk_c,
D => raddr1(0));
\R1.ADDRESS[1]_REG_Z273\: DFN1 port map (
Q => ADDRESS(1),
CLK => ramclk_c,
D => raddr1(1));
\R1.ADDRESS[2]_REG_Z275\: DFN1 port map (
Q => ADDRESS_0(2),
CLK => ramclk_c,
D => raddr1(2));
\R1.ADDRESS[3]_REG_Z277\: DFN1 port map (
Q => ADDRESS_0(3),
CLK => ramclk_c,
D => raddr1(3));
\R1.ADDRESS[4]_REG_Z279\: DFN1 port map (
Q => ADDRESS(4),
CLK => ramclk_c,
D => raddr1(4));
\R1.ADDRESS[5]_REG_Z281\: DFN1 port map (
Q => ADDRESS(5),
CLK => ramclk_c,
D => raddr1(5));
\R1.ADDRESS[6]_REG_Z283\: DFN1 port map (
Q => ADDRESS_0(6),
CLK => ramclk_c,
D => raddr1(6));
\R1.ADDRESS[7]_REG_Z285\: DFN1 port map (
Q => ADDRESS(7),
CLK => ramclk_c,
D => raddr1(7));
\R2.ADDRESS[0]_REG_Z287\: DFN1 port map (
Q => ADDRESS_259,
CLK => ramclk_c,
D => waddr(0));
\R2.ADDRESS[1]_REG_Z289\: DFN1 port map (
Q => ADDRESS_256,
CLK => ramclk_c,
D => waddr(1));
\R2.ADDRESS[2]_REG_Z291\: DFN1 port map (
Q => ADDRESS_260,
CLK => ramclk_c,
D => waddr(2));
\R2.ADDRESS[3]_REG_Z293\: DFN1 port map (
Q => NN_4,
CLK => ramclk_c,
D => waddr(3));
\R2.ADDRESS[4]_REG_Z295\: DFN1 port map (
Q => ADDRESS_255,
CLK => ramclk_c,
D => waddr(4));
\R2.ADDRESS[5]_REG_Z297\: DFN1 port map (
Q => ADDRESS_254,
CLK => ramclk_c,
D => waddr(5));
\R2.ADDRESS[6]_REG_Z299\: DFN1 port map (
Q => ADDRESS_258,
CLK => ramclk_c,
D => waddr(6));
\R2.ADDRESS[7]_REG_Z301\: DFN1 port map (
Q => NN_5,
CLK => ramclk_c,
D => waddr(7));
\R2.WDATA[0]_REG_Z303\: DFN1 port map (
Q => NN_1,
CLK => ramclk_c,
D => wdata_0(0));
\R2.WDATA[1]_REG_Z305\: DFN1 port map (
Q => WDATA_222,
CLK => ramclk_c,
D => wdata_0(1));
\R2.WDATA[2]_REG_Z307\: DFN1 port map (
Q => WDATA_223,
CLK => ramclk_c,
D => wdata_0(2));
\R2.WDATA[3]_REG_Z309\: DFN1 port map (
Q => WDATA_224,
CLK => ramclk_c,
D => wdata_0(3));
\R2.WDATA[4]_REG_Z311\: DFN1 port map (
Q => WDATA_225,
CLK => ramclk_c,
D => wdata_0(4));
\R2.WDATA[5]_REG_Z313\: DFN1 port map (
Q => WDATA_226,
CLK => ramclk_c,
D => wdata_0(5));
\R2.WDATA[6]_REG_Z315\: DFN1 port map (
Q => WDATA_227,
CLK => ramclk_c,
D => wdata_0(6));
\R2.WDATA[7]_REG_Z317\: DFN1 port map (
Q => WDATA_228,
CLK => ramclk_c,
D => wdata_0(7));
\R2.WDATA[8]_REG_Z319\: DFN1 port map (
Q => WDATA_229,
CLK => ramclk_c,
D => wdata_0(8));
\R2.WDATA[9]_REG_Z321\: DFN1 port map (
Q => WDATA_230,
CLK => ramclk_c,
D => wdata_0(9));
\R2.WDATA[10]_REG_Z323\: DFN1 port map (
Q => WDATA_231,
CLK => ramclk_c,
D => wdata_0(10));
\R2.WDATA[11]_REG_Z325\: DFN1 port map (
Q => WDATA_232,
CLK => ramclk_c,
D => wdata_0(11));
\R2.WDATA[12]_REG_Z327\: DFN1 port map (
Q => WDATA_233,
CLK => ramclk_c,
D => wdata_0(12));
\R2.WDATA[13]_REG_Z329\: DFN1 port map (
Q => WDATA_234,
CLK => ramclk_c,
D => wdata_0(13));
\R2.WDATA[14]_REG_Z331\: DFN1 port map (
Q => WDATA_235,
CLK => ramclk_c,
D => wdata_0(14));
\R2.WDATA[15]_REG_Z333\: DFN1 port map (
Q => WDATA_236,
CLK => ramclk_c,
D => wdata_0(15));
\R2.WDATA[16]_REG_Z335\: DFN1 port map (
Q => WDATA_237,
CLK => ramclk_c,
D => wdata_0(16));
\R2.WDATA[17]_REG_Z337\: DFN1 port map (
Q => WDATA_238,
CLK => ramclk_c,
D => wdata_0(17));
\R2.WDATA[18]_REG_Z339\: DFN1 port map (
Q => WDATA_239,
CLK => ramclk_c,
D => wdata_0(18));
\R2.WDATA[19]_REG_Z341\: DFN1 port map (
Q => WDATA_240,
CLK => ramclk_c,
D => wdata_0(19));
\R2.WDATA[20]_REG_Z343\: DFN1 port map (
Q => WDATA_241,
CLK => ramclk_c,
D => wdata_0(20));
\R2.WDATA[21]_REG_Z345\: DFN1 port map (
Q => WDATA_242,
CLK => ramclk_c,
D => wdata_0(21));
\R2.WDATA[22]_REG_Z347\: DFN1 port map (
Q => WDATA_243,
CLK => ramclk_c,
D => wdata_0(22));
\R2.WDATA[23]_REG_Z349\: DFN1 port map (
Q => WDATA_244,
CLK => ramclk_c,
D => wdata_0(23));
\R2.WDATA[24]_REG_Z351\: DFN1 port map (
Q => WDATA_245,
CLK => ramclk_c,
D => wdata_0(24));
\R2.WDATA[25]_REG_Z353\: DFN1 port map (
Q => WDATA_246,
CLK => ramclk_c,
D => wdata_0(25));
\R2.WDATA[26]_REG_Z355\: DFN1 port map (
Q => WDATA_247,
CLK => ramclk_c,
D => wdata_0(26));
\R2.WDATA[27]_REG_Z357\: DFN1 port map (
Q => WDATA_248,
CLK => ramclk_c,
D => wdata_0(27));
\R2.WDATA[28]_REG_Z359\: DFN1 port map (
Q => WDATA_249,
CLK => ramclk_c,
D => wdata_0(28));
\R2.WDATA[29]_REG_Z361\: DFN1 port map (
Q => WDATA_250,
CLK => ramclk_c,
D => wdata_0(29));
\R2.WDATA[30]_REG_Z363\: DFN1 port map (
Q => WDATA_251,
CLK => ramclk_c,
D => wdata_0(30));
\R2.WDATA[31]_REG_Z365\: DFN1 port map (
Q => WDATA_252,
CLK => ramclk_c,
D => wdata_0(31));
VCC_I: VCC port map (
Y => NN_3);
GND_I: GND port map (
Y => NN_2);
wdata(0) <= NN_1;
wdata(1) <= WDATA_222;
wdata(2) <= WDATA_223;
wdata(3) <= WDATA_224;
wdata(4) <= WDATA_225;
wdata(5) <= WDATA_226;
wdata(6) <= WDATA_227;
wdata(7) <= WDATA_228;
wdata(8) <= WDATA_229;
wdata(9) <= WDATA_230;
wdata(10) <= WDATA_231;
wdata(11) <= WDATA_232;
wdata(12) <= WDATA_233;
wdata(13) <= WDATA_234;
wdata(14) <= WDATA_235;
wdata(15) <= WDATA_236;
wdata(16) <= WDATA_237;
wdata(17) <= WDATA_238;
wdata(18) <= WDATA_239;
wdata(19) <= WDATA_240;
wdata(20) <= WDATA_241;
wdata(21) <= WDATA_242;
wdata(22) <= WDATA_243;
wdata(23) <= WDATA_244;
wdata(24) <= WDATA_245;
wdata(25) <= WDATA_246;
wdata(26) <= WDATA_247;
wdata(27) <= WDATA_248;
wdata(28) <= WDATA_249;
wdata(29) <= WDATA_250;
wdata(30) <= WDATA_251;
wdata(31) <= WDATA_252;
address_0_7 <= NN_5;
address_0_5 <= ADDRESS_254;
address_0_4 <= ADDRESS_255;
address_0_1 <= ADDRESS_256;
address_3 <= NN_4;
address_6 <= ADDRESS_258;
address_0_d0 <= ADDRESS_259;
address_2 <= ADDRESS_260;
wren <= WREN_261;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_10_10_8_0_1_3 is
port(
hrdata : out std_logic_vector(31 downto 24);
hwdata : in std_logic_vector(31 downto 24);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5311 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic);
end syncram_10_10_8_0_1_3;

architecture beh of syncram_10_10_8_0_1_3 is
signal X0_RNO : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram
port(
clk :  in std_logic;
address : in std_logic_vector(9 downto 0);
datain : in std_logic_vector(7 downto 0);
dataout : out std_logic_vector(7 downto 0);
enable :  in std_logic;
write :  in std_logic  );
end component;
begin
\PROA3.X0_RNO\: NOR3A port map (
Y => X0_RNO,
A => hwrite,
B => N_690,
C => N_5311);
\PROA3.X0\: proasic3_syncram_work_leon3mp_rtl_0 
generic map(
  abits => 10,
  dbits => 8
)
port map (
clk => ramclk_c,
address(9) => addr_RNIJRUO8(11),
address(8) => addr_RNIFNUO8(10),
address(7) => addr_RNIFSCT8(9),
address(6) => addr_RNIBOCT8(8),
address(5) => addr_RNI7KCT8(7),
address(4) => addr_RNI3GCT8(6),
address(3) => addr_RNIVBCT8(5),
address(2) => addr_RNIQMAHC(4),
address(1) => addr_RNIKLI6B(3),
address(0) => addr_RNI2M6HA(2),
datain(7 downto 0) => hwdata(31 downto 24),
dataout(7 downto 0) => hrdata(31 downto 24),
enable => hwrite_RNIDFDG44,
write => X0_RNO);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_10_10_8_0_1_2 is
port(
hrdata : out std_logic_vector(23 downto 16);
hwdata : in std_logic_vector(23 downto 16);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5311 :  in std_logic;
N_689 :  in std_logic;
hwrite :  in std_logic);
end syncram_10_10_8_0_1_2;

architecture beh of syncram_10_10_8_0_1_2 is
signal X0_RNO_0 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram
port(
clk :  in std_logic;
address : in std_logic_vector(9 downto 0);
datain : in std_logic_vector(7 downto 0);
dataout : out std_logic_vector(7 downto 0);
enable :  in std_logic;
write :  in std_logic  );
end component;
begin
\PROA3.X0_RNO\: NOR3A port map (
Y => X0_RNO_0,
A => hwrite,
B => N_689,
C => N_5311);
\PROA3.X0\: proasic3_syncram_work_leon3mp_rtl_0 
generic map(
  abits => 10,
  dbits => 8
)
port map (
clk => ramclk_c,
address(9) => addr_RNIJRUO8(11),
address(8) => addr_RNIFNUO8(10),
address(7) => addr_RNIFSCT8(9),
address(6) => addr_RNIBOCT8(8),
address(5) => addr_RNI7KCT8(7),
address(4) => addr_RNI3GCT8(6),
address(3) => addr_RNIVBCT8(5),
address(2) => addr_RNIQMAHC(4),
address(1) => addr_RNIKLI6B(3),
address(0) => addr_RNI2M6HA(2),
datain(7 downto 0) => hwdata(23 downto 16),
dataout(7 downto 0) => hrdata(23 downto 16),
enable => hwrite_RNIDFDG44,
write => X0_RNO_0);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_10_10_8_0_1_1 is
port(
hrdata : out std_logic_vector(15 downto 8);
hwdata : in std_logic_vector(15 downto 8);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5310 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic);
end syncram_10_10_8_0_1_1;

architecture beh of syncram_10_10_8_0_1_1 is
signal X0_RNO_1 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram
port(
clk :  in std_logic;
address : in std_logic_vector(9 downto 0);
datain : in std_logic_vector(7 downto 0);
dataout : out std_logic_vector(7 downto 0);
enable :  in std_logic;
write :  in std_logic  );
end component;
begin
\PROA3.X0_RNO\: NOR3A port map (
Y => X0_RNO_1,
A => hwrite,
B => N_690,
C => N_5310);
\PROA3.X0\: proasic3_syncram_work_leon3mp_rtl_0 
generic map(
  abits => 10,
  dbits => 8
)
port map (
clk => ramclk_c,
address(9) => addr_RNIJRUO8(11),
address(8) => addr_RNIFNUO8(10),
address(7) => addr_RNIFSCT8(9),
address(6) => addr_RNIBOCT8(8),
address(5) => addr_RNI7KCT8(7),
address(4) => addr_RNI3GCT8(6),
address(3) => addr_RNIVBCT8(5),
address(2) => addr_RNIQMAHC(4),
address(1) => addr_RNIKLI6B(3),
address(0) => addr_RNI2M6HA(2),
datain(7 downto 0) => hwdata(15 downto 8),
dataout(7 downto 0) => hrdata(15 downto 8),
enable => hwrite_RNIDFDG44,
write => X0_RNO_1);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_10_10_8_0_1 is
port(
hrdata : out std_logic_vector(7 downto 0);
hwdata : in std_logic_vector(7 downto 0);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5310 :  in std_logic;
N_689 :  in std_logic;
hwrite :  in std_logic);
end syncram_10_10_8_0_1;

architecture beh of syncram_10_10_8_0_1 is
signal X0_RNO_2 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram
port(
clk :  in std_logic;
address : in std_logic_vector(9 downto 0);
datain : in std_logic_vector(7 downto 0);
dataout : out std_logic_vector(7 downto 0);
enable :  in std_logic;
write :  in std_logic  );
end component;
begin
\PROA3.X0_RNO\: NOR3A port map (
Y => X0_RNO_2,
A => hwrite,
B => N_689,
C => N_5310);
\PROA3.X0\: proasic3_syncram_work_leon3mp_rtl_0 
generic map(
  abits => 10,
  dbits => 8
)
port map (
clk => ramclk_c,
address(9) => addr_RNIJRUO8(11),
address(8) => addr_RNIFNUO8(10),
address(7) => addr_RNIFSCT8(9),
address(6) => addr_RNIBOCT8(8),
address(5) => addr_RNI7KCT8(7),
address(4) => addr_RNI3GCT8(6),
address(3) => addr_RNIVBCT8(5),
address(2) => addr_RNIQMAHC(4),
address(1) => addr_RNIKLI6B(3),
address(0) => addr_RNI2M6HA(2),
datain(7 downto 0) => hwdata(7 downto 0),
dataout(7 downto 0) => hrdata(7 downto 0),
enable => hwrite_RNIDFDG44,
write => X0_RNO_2);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_2p_10_8_32_0_1_0_0_16_1 is
port(
address : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
wdata_0 : in std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr2 : in std_logic_vector(7 downto 0);
wren_0 :  in std_logic;
wren :  in std_logic;
de_ren2_1_iv :  in std_logic;
ramclk_c :  in std_logic);
end syncram_2p_10_8_32_0_1_0_0_16_1;

architecture beh of syncram_2p_10_8_32_0_1_0_0_16_1 is
signal DATAOUTX : std_logic_vector(31 downto 0);
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram_2p
port(
rclk :  in std_logic;
rena :  in std_logic;
raddr : in std_logic_vector(7 downto 0);
dout : out std_logic_vector(31 downto 0);
wclk :  in std_logic;
waddr : in std_logic_vector(7 downto 0);
din : in std_logic_vector(31 downto 0);
write :  in std_logic  );
end component;
component memrwcol_0_0_0_8_32_0_1_1
port(
raddr2 : in std_logic_vector(7 downto 0);
wdata : in std_logic_vector(31 downto 0);
dataoutx : in std_logic_vector(31 downto 0);
data2 : out std_logic_vector(31 downto 0);
address_0_7 :  in std_logic;
address_0_5 :  in std_logic;
address_0_4 :  in std_logic;
address_0_1 :  in std_logic;
address_3 :  in std_logic;
address_6 :  in std_logic;
address_0_d0 :  in std_logic;
address_2 :  in std_logic;
ramclk_c :  in std_logic;
wren :  in std_logic  );
end component;
begin
\PROA3.X0\: proasic3_syncram_2p_work_leon3mp_rtl_0 
generic map(
  abits => 8,
  dbits => 32,
  sepclk => 0
)
port map (
rclk => ramclk_c,
rena => de_ren2_1_iv,
raddr(7 downto 0) => raddr2(7 downto 0),
dout(31 downto 0) => DATAOUTX(31 downto 0),
wclk => ramclk_c,
waddr(7 downto 0) => waddr(7 downto 0),
din(31 downto 0) => wdata(31 downto 0),
write => wren);
RWCOL0: memrwcol_0_0_0_8_32_0_1_1 port map (
raddr2(7 downto 0) => raddr2(7 downto 0),
wdata(31 downto 0) => wdata_0(31 downto 0),
dataoutx(31 downto 0) => DATAOUTX(31 downto 0),
data2(31 downto 0) => data2(31 downto 0),
address_0_7 => address(7),
address_0_5 => address(5),
address_0_4 => address(4),
address_0_1 => address(1),
address_3 => address(3),
address_6 => address(6),
address_0_d0 => address(0),
address_2 => address(2),
ramclk_c => ramclk_c,
wren => wren_0);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncram_2p_10_8_32_0_1_0_0_16 is
port(
address : out std_logic_vector(7 downto 0);
data1 : out std_logic_vector(31 downto 0);
wdata_0 : out std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
wren_0 :  out std_logic;
wren :  in std_logic;
de_ren1_1_iv :  in std_logic;
ramclk_c :  in std_logic);
end syncram_2p_10_8_32_0_1_0_0_16;

architecture beh of syncram_2p_10_8_32_0_1_0_0_16 is
signal DATAOUTX : std_logic_vector(31 downto 0);
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proasic3_syncram_2p
port(
rclk :  in std_logic;
rena :  in std_logic;
raddr : in std_logic_vector(7 downto 0);
dout : out std_logic_vector(31 downto 0);
wclk :  in std_logic;
waddr : in std_logic_vector(7 downto 0);
din : in std_logic_vector(31 downto 0);
write :  in std_logic  );
end component;
component memrwcol_0_0_0_8_32_0_1
port(
wdata_0 : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
wdata : out std_logic_vector(31 downto 0);
dataoutx : in std_logic_vector(31 downto 0);
data1 : out std_logic_vector(31 downto 0);
address_0_7 :  out std_logic;
address_0_5 :  out std_logic;
address_0_4 :  out std_logic;
address_0_1 :  out std_logic;
address_3 :  out std_logic;
address_6 :  out std_logic;
address_0_d0 :  out std_logic;
address_2 :  out std_logic;
wren_0 :  in std_logic;
ramclk_c :  in std_logic;
wren :  out std_logic  );
end component;
begin
\PROA3.X0\: proasic3_syncram_2p_work_leon3mp_rtl_0 
generic map(
  abits => 8,
  dbits => 32,
  sepclk => 0
)
port map (
rclk => ramclk_c,
rena => de_ren1_1_iv,
raddr(7 downto 0) => raddr1(7 downto 0),
dout(31 downto 0) => DATAOUTX(31 downto 0),
wclk => ramclk_c,
waddr(7 downto 0) => waddr(7 downto 0),
din(31 downto 0) => wdata(31 downto 0),
write => wren);
RWCOL0: memrwcol_0_0_0_8_32_0_1 port map (
wdata_0(31 downto 0) => wdata(31 downto 0),
waddr(7 downto 0) => waddr(7 downto 0),
raddr1(7 downto 0) => raddr1(7 downto 0),
wdata(31 downto 0) => wdata_0(31 downto 0),
dataoutx(31 downto 0) => DATAOUTX(31 downto 0),
data1(31 downto 0) => data1(31 downto 0),
address_0_7 => address(7),
address_0_5 => address(5),
address_0_4 => address(4),
address_0_1 => address(1),
address_3 => address(3),
address_6 => address(6),
address_0_d0 => address(0),
address_2 => address(2),
wren_0 => wren,
ramclk_c => ramclk_c,
wren => wren_0);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity syncrambw_work_leon3mp_rtl_0layer0 is
port(
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
hwdata : in std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
N_5311 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic;
N_689 :  in std_logic;
N_5310 :  in std_logic;
ramclk_c :  in std_logic;
hwrite_RNIDFDG44 :  in std_logic);
end syncrambw_work_leon3mp_rtl_0layer0;

architecture beh of syncrambw_work_leon3mp_rtl_0layer0 is
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component syncram_10_10_8_0_1
port(
hrdata : out std_logic_vector(7 downto 0);
hwdata : in std_logic_vector(7 downto 0);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5310 :  in std_logic;
N_689 :  in std_logic;
hwrite :  in std_logic  );
end component;
component syncram_10_10_8_0_1_1
port(
hrdata : out std_logic_vector(15 downto 8);
hwdata : in std_logic_vector(15 downto 8);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5310 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic  );
end component;
component syncram_10_10_8_0_1_2
port(
hrdata : out std_logic_vector(23 downto 16);
hwdata : in std_logic_vector(23 downto 16);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5311 :  in std_logic;
N_689 :  in std_logic;
hwrite :  in std_logic  );
end component;
component syncram_10_10_8_0_1_3
port(
hrdata : out std_logic_vector(31 downto 24);
hwdata : in std_logic_vector(31 downto 24);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
hwrite_RNIDFDG44 :  in std_logic;
ramclk_c :  in std_logic;
N_5311 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic  );
end component;
begin
\NOSBW.RX.0.X0\: syncram_10_10_8_0_1 port map (
hrdata(7 downto 0) => hrdata(7 downto 0),
hwdata(7 downto 0) => hwdata(7 downto 0),
addr_RNIJRUO8(11) => addr_RNIJRUO8(11),
addr_RNIFNUO8(10) => addr_RNIFNUO8(10),
addr_RNIFSCT8(9) => addr_RNIFSCT8(9),
addr_RNIBOCT8(8) => addr_RNIBOCT8(8),
addr_RNI7KCT8(7) => addr_RNI7KCT8(7),
addr_RNI3GCT8(6) => addr_RNI3GCT8(6),
addr_RNIVBCT8(5) => addr_RNIVBCT8(5),
addr_RNIQMAHC(4) => addr_RNIQMAHC(4),
addr_RNIKLI6B(3) => addr_RNIKLI6B(3),
addr_RNI2M6HA(2) => addr_RNI2M6HA(2),
hwrite_RNIDFDG44 => hwrite_RNIDFDG44,
ramclk_c => ramclk_c,
N_5310 => N_5310,
N_689 => N_689,
hwrite => hwrite);
\NOSBW.RX.1.X0\: syncram_10_10_8_0_1_1 port map (
hrdata(15 downto 8) => hrdata(15 downto 8),
hwdata(15 downto 8) => hwdata(15 downto 8),
addr_RNIJRUO8(11) => addr_RNIJRUO8(11),
addr_RNIFNUO8(10) => addr_RNIFNUO8(10),
addr_RNIFSCT8(9) => addr_RNIFSCT8(9),
addr_RNIBOCT8(8) => addr_RNIBOCT8(8),
addr_RNI7KCT8(7) => addr_RNI7KCT8(7),
addr_RNI3GCT8(6) => addr_RNI3GCT8(6),
addr_RNIVBCT8(5) => addr_RNIVBCT8(5),
addr_RNIQMAHC(4) => addr_RNIQMAHC(4),
addr_RNIKLI6B(3) => addr_RNIKLI6B(3),
addr_RNI2M6HA(2) => addr_RNI2M6HA(2),
hwrite_RNIDFDG44 => hwrite_RNIDFDG44,
ramclk_c => ramclk_c,
N_5310 => N_5310,
N_690 => N_690,
hwrite => hwrite);
\NOSBW.RX.2.X0\: syncram_10_10_8_0_1_2 port map (
hrdata(23 downto 16) => hrdata(23 downto 16),
hwdata(23 downto 16) => hwdata(23 downto 16),
addr_RNIJRUO8(11) => addr_RNIJRUO8(11),
addr_RNIFNUO8(10) => addr_RNIFNUO8(10),
addr_RNIFSCT8(9) => addr_RNIFSCT8(9),
addr_RNIBOCT8(8) => addr_RNIBOCT8(8),
addr_RNI7KCT8(7) => addr_RNI7KCT8(7),
addr_RNI3GCT8(6) => addr_RNI3GCT8(6),
addr_RNIVBCT8(5) => addr_RNIVBCT8(5),
addr_RNIQMAHC(4) => addr_RNIQMAHC(4),
addr_RNIKLI6B(3) => addr_RNIKLI6B(3),
addr_RNI2M6HA(2) => addr_RNI2M6HA(2),
hwrite_RNIDFDG44 => hwrite_RNIDFDG44,
ramclk_c => ramclk_c,
N_5311 => N_5311,
N_689 => N_689,
hwrite => hwrite);
\NOSBW.RX.3.X0\: syncram_10_10_8_0_1_3 port map (
hrdata(31 downto 24) => hrdata(31 downto 24),
hwdata(31 downto 24) => hwdata(31 downto 24),
addr_RNIJRUO8(11) => addr_RNIJRUO8(11),
addr_RNIFNUO8(10) => addr_RNIFNUO8(10),
addr_RNIFSCT8(9) => addr_RNIFSCT8(9),
addr_RNIBOCT8(8) => addr_RNIBOCT8(8),
addr_RNI7KCT8(7) => addr_RNI7KCT8(7),
addr_RNI3GCT8(6) => addr_RNI3GCT8(6),
addr_RNIVBCT8(5) => addr_RNIVBCT8(5),
addr_RNIQMAHC(4) => addr_RNIQMAHC(4),
addr_RNIKLI6B(3) => addr_RNIKLI6B(3),
addr_RNI2M6HA(2) => addr_RNI2M6HA(2),
hwrite_RNIDFDG44 => hwrite_RNIDFDG44,
ramclk_c => ramclk_c,
N_5311 => N_5311,
N_690 => N_690,
hwrite => hwrite);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity regfile_3p_10_8_32_1_136_0_16 is
port(
raddr2 : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
waddr : in std_logic_vector(7 downto 0);
wdata_0 : in std_logic_vector(31 downto 0);
data1 : out std_logic_vector(31 downto 0);
de_ren2_1_iv :  in std_logic;
ramclk_c :  in std_logic;
de_ren1_1_iv :  in std_logic;
wren_0 :  in std_logic);
end regfile_3p_10_8_32_1_136_0_16;

architecture beh of regfile_3p_10_8_32_1_136_0_16 is
signal ADDRESS : std_logic_vector(7 downto 0);
signal WDATA : std_logic_vector(31 downto 0);
signal WREN : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component syncram_2p_10_8_32_0_1_0_0_16
port(
address : out std_logic_vector(7 downto 0);
data1 : out std_logic_vector(31 downto 0);
wdata_0 : out std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
wren_0 :  out std_logic;
wren :  in std_logic;
de_ren1_1_iv :  in std_logic;
ramclk_c :  in std_logic  );
end component;
component syncram_2p_10_8_32_0_1_0_0_16_1
port(
address : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
wdata_0 : in std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr2 : in std_logic_vector(7 downto 0);
wren_0 :  in std_logic;
wren :  in std_logic;
de_ren2_1_iv :  in std_logic;
ramclk_c :  in std_logic  );
end component;
begin
\S1.DP.X0\: syncram_2p_10_8_32_0_1_0_0_16 port map (
address(7 downto 0) => ADDRESS(7 downto 0),
data1(31 downto 0) => data1(31 downto 0),
wdata_0(31 downto 0) => WDATA(31 downto 0),
wdata(31 downto 0) => wdata_0(31 downto 0),
waddr(7 downto 0) => waddr(7 downto 0),
raddr1(7 downto 0) => raddr1(7 downto 0),
wren_0 => WREN,
wren => wren_0,
de_ren1_1_iv => de_ren1_1_iv,
ramclk_c => ramclk_c);
\S1.DP.X1\: syncram_2p_10_8_32_0_1_0_0_16_1 port map (
address(7 downto 0) => ADDRESS(7 downto 0),
data2(31 downto 0) => data2(31 downto 0),
wdata_0(31 downto 0) => WDATA(31 downto 0),
wdata(31 downto 0) => wdata_0(31 downto 0),
waddr(7 downto 0) => waddr(7 downto 0),
raddr2(7 downto 0) => raddr2(7 downto 0),
wren_0 => WREN,
wren => wren_0,
de_ren2_1_iv => de_ren2_1_iv,
ramclk_c => ramclk_c);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity clkgen_work_leon3mp_rtl_0layer0 is
port(
led_c : out std_logic_vector(5 downto 5);
rstraw_c :  in std_logic;
clk_c :  in std_logic;
ramclk_c :  out std_logic);
end clkgen_work_leon3mp_rtl_0layer0;

architecture beh of clkgen_work_leon3mp_rtl_0layer0 is
signal CGO : std_logic_vector(1 to 1);
signal RAMCLK_I : std_logic ;
signal SDCLKL : std_logic ;
signal PCICLK : std_logic ;
signal CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND : std_logic ;
signal CLKB : std_logic ;
signal CLKC : std_logic ;
signal NN_1 : std_logic ;
component clkgen_proasic3
port(
clkin :  in std_logic;
pciclkin :  in std_logic;
clk :  out std_logic;
sdclk :  out std_logic;
pciclk :  out std_logic;
cgi : in std_logic_vector(5 downto 0);
cgo : out std_logic_vector(1 downto 0);
clkb :  out std_logic;
clkc :  out std_logic  );
end component;
begin
\AP3.V_RNIQCU\: CLKINT port map (
Y => ramclk_c,
A => RAMCLK_I);
\AP3.V\: clkgen_proasic3 
generic map(
  clk_mul => 45,
  clk_div => 9,
  clk_odiv => 8,
  pcien => 0,
  pcisysclk => 0,
  freq => 48000,
  clkb_odiv => 0,
  clkc_odiv => 0
)
port map (
clkin => clk_c,
pciclkin => clk_c,
clk => RAMCLK_I,
sdclk => SDCLKL,
pciclk => PCICLK,
cgi(5) =>  CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND ,
cgi(4) =>  CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND ,
cgi(3) =>  CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND ,
cgi(2) =>  CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND ,
cgi(1) =>  rstraw_c ,
cgi(0) =>  CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND ,
cgo(1) => CGO(1),
cgo(0) => led_c(5),
clkb => CLKB,
clkc => CLKC);
VCC_I: VCC port map (
Y => NN_1);
GND_I: GND port map (
Y => CLKGEN_WORK_LEON3MP_RTL_0LAYER0_GND);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity mmu_acache_0_8_0_0_0 is
port(
address_0 : in std_logic_vector(31 downto 2);
haddr : out std_logic_vector(31 downto 0);
data : in std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
address : in std_logic_vector(31 downto 0);
size : in std_logic_vector(1 downto 0);
htrans : out std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
werr :  out std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
un31_nbo :  out std_logic;
N_5332 :  out std_logic;
hwrite :  out std_logic;
mexc_0 :  out std_logic;
ready_0 :  out std_logic;
un1_hready_0 :  in std_logic;
ready :  out std_logic;
read :  in std_logic;
mexc :  out std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
burst_0 :  in std_logic;
N_5256 :  out std_logic;
N_5327 :  out std_logic;
grant :  out std_logic;
un1_hready_1 :  in std_logic;
burst :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
req_0 :  in std_logic;
igrant_0_sqmuxa_1 :  out std_logic;
lock :  in std_logic;
req :  in std_logic;
rst :  in std_logic;
N_5122_1 :  out std_logic;
ramclk_c :  in std_logic);
end mmu_acache_0_8_0_0_0;

architecture beh of mmu_acache_0_8_0_0_0 is
signal BO_0 : std_logic_vector(1 downto 0);
signal BO_0_RNIFNO9H : std_logic_vector(0 to 0);
signal BO_0_RNIV75AI : std_logic_vector(1 to 1);
signal NBO_5_IV_0 : std_logic_vector(0 to 0);
signal HSIZE_1_0 : std_logic_vector(0 to 0);
signal MCDI_M_0 : std_logic_vector(73 to 73);
signal MCDO_1 : std_logic_vector(32 to 32);
signal MCDI_M : std_logic_vector(73 downto 70);
signal NBO_1 : std_logic_vector(1 downto 0);
signal NBO : std_logic_vector(1 downto 0);
signal BO_M : std_logic_vector(1 downto 0);
signal NBO_5 : std_logic_vector(0 to 0);
signal MCIO_1 : std_logic_vector(32 to 32);
signal UN1_A0_1 : std_logic_vector(35 to 35);
signal BO : std_logic_vector(1 downto 0);
signal HADDR_10 : std_logic_vector(4 downto 2);
signal HADDR_6 : std_logic_vector(4 downto 2);
signal NBO_1_M : std_logic_vector(1 downto 0);
signal NBO_RNO : std_logic_vector(1 downto 0);
signal N_5122_0 : std_logic ;
signal HTRANS_4_SQMUXA : std_logic ;
signal NBO4 : std_logic ;
signal HBUSREQ_1_SQMUXA : std_logic ;
signal BA_3_I : std_logic ;
signal BA_M : std_logic ;
signal BG_M : std_logic ;
signal NBA_0 : std_logic ;
signal NBA_0_0 : std_logic ;
signal UN61_NBO : std_logic ;
signal HTRANS_4_SQMUXA_1_1 : std_logic ;
signal UN17_DREQ : std_logic ;
signal DGRANT_1_1_1 : std_logic ;
signal DGRANT : std_logic ;
signal DGRANT_1_1_0 : std_logic ;
signal BG : std_logic ;
signal HBUSREQ_0 : std_logic ;
signal UN12_HBUSREQ_0 : std_logic ;
signal LB_0_SQMUXA_0 : std_logic ;
signal UN9_HBUSREQ_0 : std_logic ;
signal LB : std_logic ;
signal MMMEXC_2_SQMUXA_2 : std_logic ;
signal MMMEXC_2_SQMUXA_1 : std_logic ;
signal BA : std_logic ;
signal HBUSREQ_0_SQMUXA : std_logic ;
signal HTRANS_4_SQMUXA_0 : std_logic ;
signal UN3_DREQ : std_logic ;
signal UN73_NBO_0 : std_logic ;
signal UN6_DREQ_0 : std_logic ;
signal NN_1 : std_logic ;
signal UN1_HTRANS18 : std_logic ;
signal UN62_NBO : std_logic ;
signal HTRANS_1_SQMUXA_1 : std_logic ;
signal HTRANS_1_SQMUXA : std_logic ;
signal LB_0_SQMUXA : std_logic ;
signal LB_0_SQMUXA_1 : std_logic ;
signal MMMEXC_2_SQMUXA : std_logic ;
signal NN_2 : std_logic ;
signal UN73_NBO : std_logic ;
signal HLOCKEN : std_logic ;
signal UN6_DREQ : std_logic ;
signal RETRY2 : std_logic ;
signal UN5_HLOCK : std_logic ;
signal WERR_1 : std_logic ;
signal MEXC_214 : std_logic ;
signal HLOCK_4_M : std_logic ;
signal WERR_RNO : std_logic ;
signal N_5268 : std_logic ;
signal N_5122 : std_logic ;
signal N_5270 : std_logic ;
signal N_5271 : std_logic ;
signal N_5272 : std_logic ;
signal N_5274 : std_logic ;
signal N_5277 : std_logic ;
signal N_5278 : std_logic ;
signal N_5281 : std_logic ;
signal N_5282 : std_logic ;
signal N_5283 : std_logic ;
signal N_5284 : std_logic ;
signal N_5285 : std_logic ;
signal N_5286 : std_logic ;
signal N_5287 : std_logic ;
signal N_5288 : std_logic ;
signal N_5289 : std_logic ;
signal N_5290 : std_logic ;
signal N_5291 : std_logic ;
signal N_5280 : std_logic ;
signal N_5269 : std_logic ;
signal N_5265 : std_logic ;
signal HTRANS_0_SQMUXA_2 : std_logic ;
signal N_5273 : std_logic ;
signal N_215 : std_logic ;
signal N_5264 : std_logic ;
signal N_5263 : std_logic ;
signal N_5262 : std_logic ;
signal N_213 : std_logic ;
signal N_5275 : std_logic ;
signal N_5267 : std_logic ;
signal N_5266 : std_logic ;
signal BA_RNO : std_logic ;
signal UN31_NBO_212 : std_logic ;
signal N_5308 : std_logic ;
signal BO_1_SQMUXA : std_logic ;
signal LB_RNO : std_logic ;
signal N_5122_216 : std_logic ;
signal RETRY2_RNO : std_logic ;
signal HLOCKEN_RNO : std_logic ;
signal N_5307 : std_logic ;
signal BG_RNO : std_logic ;
signal N_5309 : std_logic ;
signal HLOCKEN_2 : std_logic ;
signal HLOCK_211 : std_logic ;
signal NBA : std_logic ;
signal N_5276 : std_logic ;
signal N_5279 : std_logic ;
signal N_5662 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\R.BO_0[0]_REG_Z355\: DFN1 port map (
Q => BO_0(0),
CLK => ramclk_c,
D => BO_0_RNIFNO9H(0));
\R.BO_0[1]_REG_Z357\: DFN1 port map (
Q => BO_0(1),
CLK => ramclk_c,
D => BO_0_RNIV75AI(1));
\R.NBO_RNIF0914_0[1]\: OR2 port map (
Y => N_5122_0,
A => N_5122_216,
B => HTRANS_4_SQMUXA);
\R.NBO_RNI0HS03_0[0]\: AO1A port map (
Y => NN_2,
A => NBO4,
B => HBUSREQ_1_SQMUXA,
C => NBO_5_IV_0(0));
\COMB.V.BA_3_IV\: NOR2 port map (
Y => BA_3_I,
A => BA_M,
B => BG_M);
\R.NBA_0\: AND2 port map (
Y => NBA_0,
A => BA_3_I,
B => NBA_0_0);
\R.NBA_0_0\: AND2 port map (
Y => NBA_0_0,
A => NN_1,
B => rst);
\R.NBO_RNIKL4G7[1]\: NOR2B port map (
Y => HSIZE_1_0(0),
A => size(0),
B => UN61_NBO);
\R.HLOCKEN_RNIGJLP1\: NOR3A port map (
Y => HTRANS_4_SQMUXA_1_1,
A => HBUSREQ_1_SQMUXA,
B => UN17_DREQ,
C => NBO4);
\R.BG_RNIAIAA1\: OA1 port map (
Y => DGRANT_1_1_1,
A => UN17_DREQ,
B => DGRANT,
C => DGRANT_1_1_0);
\R.BG_RNIGUCF\: NOR2B port map (
Y => DGRANT_1_1_0,
A => BG,
B => req);
\R.BO_RNI6E0K[0]\: NOR2A port map (
Y => MCDI_M_0(73),
A => lock,
B => MCDO_1(32));
\R.BG_RNIH0C86\: OA1B port map (
Y => HBUSREQ_0,
A => MCDI_M(70),
B => UN12_HBUSREQ_0,
C => HTRANS_4_SQMUXA);
\R.LB_RNO_2\: NOR2A port map (
Y => LB_0_SQMUXA_0,
A => address(2),
B => address(3));
\R.LB_RNIJ3244\: OR2A port map (
Y => UN9_HBUSREQ_0,
A => LB,
B => NBO_1(0));
\R.BG_RNI20UK6\: NOR3B port map (
Y => igrant_0_sqmuxa_1,
A => req_0,
B => BG,
C => un1_hready);
\R.BA_RNIJ6DR\: NOR3C port map (
Y => MMMEXC_2_SQMUXA_2,
A => defslv,
B => htrans_0(1),
C => MMMEXC_2_SQMUXA_1);
\R.BA_RNI4CGF\: NOR2A port map (
Y => MMMEXC_2_SQMUXA_1,
A => BA,
B => cfgsel);
\R.NBO_RNI364D1[0]\: AO1 port map (
Y => NBO_5_IV_0(0),
A => NBO(0),
B => HBUSREQ_0_SQMUXA,
C => BO_M(0));
\R.BG_RNIQDUH1\: AO1B port map (
Y => UN12_HBUSREQ_0,
A => burst,
B => NBO4,
C => BG);
\R.NBA_RNIL1HI1\: NOR2A port map (
Y => HTRANS_4_SQMUXA_0,
A => HBUSREQ_1_SQMUXA,
B => UN3_DREQ);
\R.BA_RNIAUCF\: NOR2B port map (
Y => UN73_NBO_0,
A => BA,
B => req);
\R.BA_RNIFQO5\: NOR2B port map (
Y => UN6_DREQ_0,
A => BA,
B => req_0);
\R.BG_RNI1M5QT\: NOR3B port map (
Y => BG_M,
A => BG,
B => NN_1,
C => un1_hready_1);
\R.BG_RNI69LRE\: NOR3B port map (
Y => grant,
A => DGRANT_1_1_1,
B => UN61_NBO,
C => un1_hready);
\R.BA_RNIDA2PI\: OR3A port map (
Y => UN1_HTRANS18,
A => UN62_NBO,
B => HTRANS_1_SQMUXA_1,
C => HTRANS_1_SQMUXA);
\R.BO_RNILV5M7[0]\: NOR2B port map (
Y => MCDI_M(73),
A => MCDI_M_0(73),
B => UN61_NBO);
\R.LB_RNO_1\: NOR3C port map (
Y => LB_0_SQMUXA,
A => N_215,
B => LB_0_SQMUXA_0,
C => LB_0_SQMUXA_1);
\R.BA_RNI0CIA7\: NOR2A port map (
Y => MMMEXC_2_SQMUXA,
A => MMMEXC_2_SQMUXA_2,
B => un1_hready);
\R.BA_RNIGKSV3\: NOR3A port map (
Y => N_5256,
A => NN_2,
B => UN73_NBO,
C => burst_0);
\R.NBO_RNI0HS03[0]\: AO1A port map (
Y => NBO_5(0),
A => NBO4,
B => HBUSREQ_1_SQMUXA,
C => NBO_5_IV_0(0));
\R.HLOCKEN_RNIAO4K2\: NOR2A port map (
Y => HTRANS_4_SQMUXA,
A => HTRANS_4_SQMUXA_0,
B => NBO4);
\R.HLOCKEN_RNIDQ822\: NOR3B port map (
Y => MCDI_M(70),
A => UN3_DREQ,
B => burst_0,
C => NBO4);
\R.HLOCKEN_RNILMJ11\: NOR3A port map (
Y => NBO4,
A => req_0,
B => HLOCKEN,
C => UN73_NBO);
\R.BA_RNI5DNU\: NOR2B port map (
Y => UN73_NBO,
A => UN73_NBO_0,
B => MCDO_1(32));
\R.BA_RNIA93L\: NOR2B port map (
Y => UN6_DREQ,
A => UN6_DREQ_0,
B => MCIO_1(32));
\R.LB_RNIKIOCF\: OA1 port map (
Y => hbusreq,
A => NBO_1(1),
B => UN9_HBUSREQ_0,
C => HBUSREQ_0);
\R.NBO_RNIE3OCF[1]\: NOR2A port map (
Y => hsize(0),
A => HSIZE_1_0(0),
B => N_5447);
\R.HLOCKEN_RNIJ8T5\: OR2A port map (
Y => UN17_DREQ,
A => lock,
B => HLOCKEN);
\R.RETRY2_RNI7B0L\: NOR2B port map (
Y => DGRANT,
A => RETRY2,
B => MCDO_1(32));
\R.BO_RNIRQSP7_0[0]\: NOR2B port map (
Y => MEXC_214,
A => MMMEXC_2_SQMUXA,
B => MCDO_1(32));
\R.WERR_RNO_1\: NOR3B port map (
Y => UN1_A0_1(35),
A => BO(1),
B => MMMEXC_2_SQMUXA,
C => BO(0));
\R.HLOCKEN_RNIRV0B\: NOR3B port map (
Y => UN5_HLOCK,
A => RETRY2,
B => HLOCKEN,
C => BA);
\R.BO_RNI4DQM[0]\: OA1A port map (
Y => hwdata(31),
A => BO(1),
B => BO(0),
C => data(31));
\R.WERR_RNO_0\: MX2B port map (
Y => WERR_1,
A => UN1_A0_1(35),
B => read,
S => MEXC_214);
\R.HLOCKEN_RNI1E1V\: OA1 port map (
Y => HLOCK_4_M,
A => lock,
B => UN5_HLOCK,
C => MCDO_1(32));
\R.WERR_RNO\: NOR2B port map (
Y => WERR_RNO,
A => WERR_1,
B => rst);
\R.BA_RNIFEJ27\: NOR3B port map (
Y => ready,
A => BA,
B => MCIO_1(32),
C => un1_hready_0);
\R.BA_RNIFEJ27_0\: NOR3B port map (
Y => ready_0,
A => BA,
B => MCDO_1(32),
C => un1_hready);
\R.NBO_RNI9PHN7[1]\: NOR2A port map (
Y => haddr(8),
A => N_5268,
B => N_5122);
\R.NBO_RNIRV7J7[1]\: NOR2A port map (
Y => haddr(10),
A => N_5270,
B => N_5122_0);
\R.NBO_RNIT18J7[1]\: NOR2A port map (
Y => haddr(11),
A => N_5271,
B => N_5122_0);
\R.NBO_RNIV38J7[1]\: NOR2A port map (
Y => haddr(12),
A => N_5272,
B => N_5122_0);
\R.NBO_RNI388J7[1]\: NOR2A port map (
Y => haddr(14),
A => N_5274,
B => N_5122_0);
\R.NBO_RNI9E8J7[1]\: NOR2A port map (
Y => haddr(17),
A => N_5277,
B => N_5122_0);
\R.NBO_RNIBG8J7[1]\: NOR2A port map (
Y => haddr(18),
A => N_5278,
B => N_5122_0);
\R.NBO_RNIV5AJ7[1]\: NOR2A port map (
Y => haddr(21),
A => N_5281,
B => N_5122_0);
\R.NBO_RNI18AJ7[1]\: NOR2A port map (
Y => haddr(22),
A => N_5282,
B => N_5122_0);
\R.NBO_RNI3AAJ7[1]\: NOR2A port map (
Y => haddr(23),
A => N_5283,
B => N_5122_0);
\R.NBO_RNI5CAJ7[1]\: NOR2A port map (
Y => haddr(24),
A => N_5284,
B => N_5122_0);
\R.NBO_RNI7EAJ7[1]\: NOR2A port map (
Y => haddr(25),
A => N_5285,
B => N_5122);
\R.NBO_RNI9GAJ7[1]\: NOR2A port map (
Y => haddr(26),
A => N_5286,
B => N_5122);
\R.NBO_RNIBIAJ7[1]\: NOR2A port map (
Y => haddr(27),
A => N_5287,
B => N_5122);
\R.NBO_RNIDKAJ7[1]\: NOR2A port map (
Y => haddr(28),
A => N_5288,
B => N_5122);
\R.NBO_RNIFMAJ7[1]\: NOR2A port map (
Y => haddr(29),
A => N_5289,
B => N_5122);
\R.NBO_RNIV7CJ7[1]\: NOR2A port map (
Y => haddr(30),
A => N_5290,
B => N_5122);
\R.NBO_RNI1ACJ7[1]\: NOR2A port map (
Y => haddr(31),
A => N_5291,
B => N_5122);
\R.NBO_RNIQO8M3[0]\: MX2 port map (
Y => N_5268,
A => address(8),
B => address_0(8),
S => NN_2);
\R.NBO_RNICVUH3[0]\: MX2 port map (
Y => N_5270,
A => address(10),
B => address_0(10),
S => NN_2);
\R.NBO_RNIE1VH3[0]\: MX2 port map (
Y => N_5271,
A => address(11),
B => address_0(11),
S => NN_2);
\R.NBO_RNIG3VH3[0]\: MX2 port map (
Y => N_5272,
A => address(12),
B => address_0(12),
S => NN_2);
\R.NBO_RNIK7VH3[0]\: MX2 port map (
Y => N_5274,
A => address(14),
B => address_0(14),
S => NN_2);
\R.NBO_RNIQDVH3[0]\: MX2 port map (
Y => N_5277,
A => address(17),
B => address_0(17),
S => NN_2);
\R.NBO_RNISFVH3[0]\: MX2 port map (
Y => N_5278,
A => address(18),
B => address_0(18),
S => NN_2);
\R.NBO_RNIG51I3[0]\: MX2 port map (
Y => N_5281,
A => address(21),
B => address_0(21),
S => NBO_5(0));
\R.NBO_RNII71I3[0]\: MX2 port map (
Y => N_5282,
A => address(22),
B => address_0(22),
S => NBO_5(0));
\R.NBO_RNIK91I3[0]\: MX2 port map (
Y => N_5283,
A => address(23),
B => address_0(23),
S => NBO_5(0));
\R.NBO_RNIMB1I3[0]\: MX2 port map (
Y => N_5284,
A => address(24),
B => address_0(24),
S => NBO_5(0));
\R.NBO_RNIOD1I3[0]\: MX2 port map (
Y => N_5285,
A => address(25),
B => address_0(25),
S => NBO_5(0));
\R.NBO_RNIQF1I3[0]\: MX2 port map (
Y => N_5286,
A => address(26),
B => address_0(26),
S => NBO_5(0));
\R.NBO_RNISH1I3[0]\: MX2 port map (
Y => N_5287,
A => address(27),
B => address_0(27),
S => NBO_5(0));
\R.NBO_RNIUJ1I3[0]\: MX2 port map (
Y => N_5288,
A => address(28),
B => address_0(28),
S => NBO_5(0));
\R.NBO_RNI0M1I3[0]\: MX2 port map (
Y => N_5289,
A => address(29),
B => address_0(29),
S => NBO_5(0));
\R.NBO_RNIG73I3[0]\: MX2 port map (
Y => N_5290,
A => address(30),
B => address_0(30),
S => NBO_5(0));
\R.NBO_RNII93I3[0]\: MX2 port map (
Y => N_5291,
A => address(31),
B => address_0(31),
S => NBO_5(0));
\R.BO_RNIGSAM[0]\: OA1A port map (
Y => hwdata(0),
A => BO(1),
B => BO(0),
C => data(0));
\R.BO_RNIHTAM[0]\: OA1A port map (
Y => hwdata(1),
A => BO(1),
B => BO(0),
C => data(1));
\R.BO_RNIIUAM[0]\: OA1A port map (
Y => hwdata(2),
A => BO(1),
B => BO(0),
C => data(2));
\R.BO_RNIJVAM[0]\: OA1A port map (
Y => hwdata(3),
A => BO(1),
B => BO(0),
C => data(3));
\R.BO_RNIK0BM[0]\: OA1A port map (
Y => hwdata(4),
A => BO(1),
B => BO(0),
C => data(4));
\R.BO_0_RNI75UQ[0]\: OA1A port map (
Y => hwdata(18),
A => BO_0(1),
B => BO_0(0),
C => data(18));
\R.BO_0_RNI86UQ[0]\: OA1A port map (
Y => hwdata(19),
A => BO_0(1),
B => BO_0(0),
C => data(19));
\R.BO_0_RNI0VUQ[0]\: OA1A port map (
Y => hwdata(20),
A => BO_0(1),
B => BO_0(0),
C => data(20));
\R.BO_0_RNI32VQ[0]\: OA1A port map (
Y => hwdata(23),
A => BO_0(1),
B => BO_0(0),
C => data(23));
\R.BO_0_RNI43VQ[0]\: OA1A port map (
Y => hwdata(24),
A => BO_0(1),
B => BO_0(0),
C => data(24));
\R.BO_0_RNI54VQ[0]\: OA1A port map (
Y => hwdata(25),
A => BO_0(1),
B => BO_0(0),
C => data(25));
\R.BO_0_RNI65VQ[0]\: OA1A port map (
Y => hwdata(26),
A => BO_0(1),
B => BO_0(0),
C => data(26));
\R.BO_0_RNI76VQ[0]\: OA1A port map (
Y => hwdata(27),
A => BO_0(1),
B => BO_0(0),
C => data(27));
\R.BO_RNIAIPM[0]\: OA1A port map (
Y => hwdata(28),
A => BO(1),
B => BO(0),
C => data(28));
\R.BO_RNIBJPM[0]\: OA1A port map (
Y => hwdata(29),
A => BO(1),
B => BO(0),
C => data(29));
\R.BO_RNI3CQM[0]\: OA1A port map (
Y => hwdata(30),
A => BO(1),
B => BO(0),
C => data(30));
\R.BO_RNIL1BM[0]\: OA1A port map (
Y => hwdata(5),
A => BO(1),
B => BO(0),
C => data(5));
\R.BO_RNIN3BM[0]\: OA1A port map (
Y => hwdata(7),
A => BO(1),
B => BO(0),
C => data(7));
\R.BO_RNIP5BM[0]\: OA1A port map (
Y => hwdata(9),
A => BO(1),
B => BO(0),
C => data(9));
\R.BO_0_RNIVSTQ[0]\: OA1A port map (
Y => hwdata(10),
A => BO_0(1),
B => BO_0(0),
C => data(10));
\R.BO_0_RNI0UTQ[0]\: OA1A port map (
Y => hwdata(11),
A => BO_0(1),
B => BO_0(0),
C => data(11));
\R.BO_0_RNI20UQ[0]\: OA1A port map (
Y => hwdata(13),
A => BO_0(1),
B => BO_0(0),
C => data(13));
\R.BO_0_RNI31UQ[0]\: OA1A port map (
Y => hwdata(14),
A => BO_0(1),
B => BO_0(0),
C => data(14));
\R.BO_0_RNI53UQ[0]\: OA1A port map (
Y => hwdata(16),
A => BO_0(1),
B => BO_0(0),
C => data(16));
\R.BO_0_RNI64UQ[0]\: OA1A port map (
Y => hwdata(17),
A => BO_0(1),
B => BO_0(0),
C => data(17));
\R.NBO_RNIE31I3[0]\: MX2 port map (
Y => N_5280,
A => address(20),
B => address_0(20),
S => NBO_5(0));
\R.NBO_RNIT3AJ7[1]\: NOR2A port map (
Y => haddr(20),
A => N_5280,
B => N_5122_0);
\R.BO_RNIO4BM[0]\: OA1A port map (
Y => hwdata(8),
A => BO(1),
B => BO(0),
C => data(8));
\R.NBO_RNISQ8M3[0]\: MX2 port map (
Y => N_5269,
A => address(9),
B => address_0(9),
S => NN_2);
\R.NBO_RNIBRHN7[1]\: NOR2A port map (
Y => haddr(9),
A => N_5269,
B => N_5122);
\R.BO_RNIRQSP7[0]\: NOR2B port map (
Y => mexc_0,
A => MCIO_1(32),
B => MMMEXC_2_SQMUXA);
\R.NBO_RNIKI8M3[0]\: MX2 port map (
Y => N_5265,
A => address(5),
B => address_0(5),
S => NN_2);
\R.NBO_RNI3JHN7[1]\: NOR2A port map (
Y => haddr(5),
A => N_5265,
B => N_5122);
\R.NBO_RNILV1E7[1]\: NOR2B port map (
Y => haddr(1),
A => address(1),
B => UN61_NBO);
\R.NBO_RNIFH527_0[1]\: NOR2A port map (
Y => UN61_NBO,
A => NBO_5(0),
B => N_5122);
\R.NBO_RNIKU1E7[1]\: NOR2B port map (
Y => haddr(0),
A => address(0),
B => UN61_NBO);
\R.BA_RNIDP5OF\: OR2 port map (
Y => htrans(0),
A => HTRANS_0_SQMUXA_2,
B => LB_0_SQMUXA_1);
\R.BA_RNIKUS08\: NOR2B port map (
Y => HTRANS_0_SQMUXA_2,
A => UN73_NBO,
B => UN61_NBO);
\R.NBO_RNII5VH3[0]\: MX2 port map (
Y => N_5273,
A => address(13),
B => address_0(13),
S => NN_2);
\R.NBO_RNI168J7[1]\: NOR2A port map (
Y => haddr(13),
A => N_5273,
B => N_5122_0);
\R.NBO_RNIDC3D7[1]\: AXOI4 port map (
Y => hwrite,
A => read,
B => NN_2,
C => N_5122_0);
\R.BA_RNI6F9E2\: MX2 port map (
Y => HADDR_10(4),
A => address(4),
B => N_213,
S => UN73_NBO);
\R.BA_RNIKCGM1\: AX1C port map (
Y => HADDR_10(3),
A => address_0(2),
B => UN73_NBO,
C => address_0(3));
\R.BA_RNICSJA1\: XOR2 port map (
Y => HADDR_10(2),
A => address_0(2),
B => UN73_NBO);
\R.BA_RNIBV0R1\: MX2 port map (
Y => HADDR_6(4),
A => address_0(4),
B => N_215,
S => UN6_DREQ);
\R.BA_RNIP2281\: AX1C port map (
Y => HADDR_6(3),
A => address(2),
B => UN6_DREQ,
C => address(3));
\R.BA_RNIHLIU\: XOR2 port map (
Y => HADDR_6(2),
A => address(2),
B => UN6_DREQ);
\R.NBO_RNIHV6A7[0]\: MX2 port map (
Y => N_5264,
A => HADDR_6(4),
B => HADDR_10(4),
S => NN_2);
\R.NBO_RNID0FV5[0]\: MX2 port map (
Y => N_5263,
A => HADDR_6(3),
B => HADDR_10(3),
S => NN_2);
\R.NBO_RNIT23A5[0]\: MX2 port map (
Y => N_5262,
A => HADDR_6(2),
B => HADDR_10(2),
S => NN_2);
\R.NBO_RNI00GBB[1]\: NOR2A port map (
Y => haddr(4),
A => N_5264,
B => N_5122);
\R.NBO_RNIS0O0A[1]\: NOR2A port map (
Y => haddr(3),
A => N_5263,
B => N_5122);
\R.NBO_RNIC3CB9[1]\: NOR2A port map (
Y => haddr(2),
A => N_5262,
B => N_5122);
\UN22_HADDR_1.SUM2\: AX1C port map (
Y => N_213,
A => address_0(2),
B => address_0(3),
C => address(4));
\UN7_HADDR_1.SUM2\: AX1C port map (
Y => N_215,
A => address(3),
B => address(2),
C => address_0(4));
\R.BO_0_RNI42UQ[0]\: OA1A port map (
Y => hwdata(15),
A => BO_0(1),
B => BO_0(0),
C => data(15));
\R.NBO_RNIM9VH3[0]\: MX2 port map (
Y => N_5275,
A => address(15),
B => address_0(15),
S => NN_2);
\R.NBO_RNI5A8J7[1]\: NOR2A port map (
Y => haddr(15),
A => N_5275,
B => N_5122_0);
\R.NBO_RNIOM8M3[0]\: MX2 port map (
Y => N_5267,
A => address(7),
B => address_0(7),
S => NN_2);
\R.NBO_RNI7NHN7[1]\: NOR2A port map (
Y => haddr(7),
A => N_5267,
B => N_5122);
\R.BO_RNIM2BM[0]\: OA1A port map (
Y => hwdata(6),
A => BO(1),
B => BO(0),
C => data(6));
\R.NBO_RNIMK8M3[0]\: MX2 port map (
Y => N_5266,
A => address(6),
B => address_0(6),
S => NN_2);
\R.NBO_RNI5LHN7[1]\: NOR2A port map (
Y => haddr(6),
A => N_5266,
B => N_5122);
\R.NBO_RNILM4G7[1]\: OA1C port map (
Y => hsize(1),
A => NBO_5(0),
B => size(1),
C => N_5122_0);
\R.BA_RNIPQ8N7\: NOR2B port map (
Y => LB_0_SQMUXA_1,
A => UN31_NBO_212,
B => UN6_DREQ);
\R.BA_RNIKV8J6\: NOR2B port map (
Y => BA_M,
A => BA,
B => un1_hready);
\R.BA_RNO\: OA1 port map (
Y => BA_RNO,
A => BG_M,
B => BA_M,
C => rst);
\R.BA_RNIAQVL3\: NOR2 port map (
Y => HTRANS_1_SQMUXA,
A => UN6_DREQ,
B => NBO_5(0));
\R.NBO_RNIFH527[1]\: OR2B port map (
Y => UN62_NBO,
A => N_5122,
B => NBO_5(0));
\R.BA_RNIKUS08_0\: NOR2A port map (
Y => HTRANS_1_SQMUXA_1,
A => UN61_NBO,
B => UN73_NBO);
\R.NBO_RNIFH527_1[1]\: NOR2 port map (
Y => UN31_NBO_212,
A => N_5122,
B => NBO_5(0));
\R.LB_RNO_0\: MX2 port map (
Y => N_5308,
A => LB_0_SQMUXA,
B => LB,
S => un1_hready_0);
\V.BO_1_SQMUXA\: NOR2B port map (
Y => BO_1_SQMUXA,
A => un1_hready,
B => rst);
\R.BA_RNIDDC01\: NOR2A port map (
Y => UN3_DREQ,
A => req,
B => UN6_DREQ);
\R.HLOCKEN_RNIGEA05\: NOR2A port map (
Y => NBO_1(1),
A => N_5122_0,
B => HLOCK_4_M);
\R.HLOCKEN_RNI1VTV3\: OR2 port map (
Y => NBO_1(0),
A => HLOCK_4_M,
B => NBO_5(0));
\R.HLOCKEN_RNI7MS6N\: AOI1 port map (
Y => NN_1,
A => HTRANS_4_SQMUXA_1_1,
B => UN1_HTRANS18,
C => HTRANS_4_SQMUXA);
\R.HLOCKEN_RNIIAVFA\: NOR3B port map (
Y => NBO_1_M(0),
A => rst,
B => NBO_1(0),
C => un1_hready_0);
\R.BO_0_RNIFNO9H[0]\: AO1 port map (
Y => BO_0_RNIFNO9H(0),
A => BO_1_SQMUXA,
B => BO_0(0),
C => NBO_1_M(0));
\R.HLOCKEN_RNI1QBGB\: NOR3B port map (
Y => NBO_1_M(1),
A => rst,
B => NBO_1(1),
C => un1_hready_1);
\R.BO_0_RNIV75AI[1]\: AO1 port map (
Y => BO_0_RNIV75AI(1),
A => BO_1_SQMUXA,
B => BO_0(1),
C => NBO_1_M(1));
\R.LB_RNO\: NOR2B port map (
Y => LB_RNO,
A => N_5308,
B => rst);
\R.NBO_RNO[0]\: NOR2B port map (
Y => NBO_RNO(0),
A => NBO_1(0),
B => rst);
\R.NBO_RNO[1]\: NOR2B port map (
Y => NBO_RNO(1),
A => NBO_1(1),
B => rst);
\R.NBO_RNI584D1[1]\: AO1 port map (
Y => N_5122_216,
A => NBO(1),
B => HBUSREQ_0_SQMUXA,
C => BO_M(1));
\R.NBO_RNIF0914[1]\: OR2 port map (
Y => N_5122,
A => N_5122_216,
B => HTRANS_4_SQMUXA);
\R.BO_RNIREAF[0]\: NOR2A port map (
Y => MCDO_1(32),
A => BO(0),
B => BO(1));
\R.RETRY2_RNO\: NOR3B port map (
Y => RETRY2_RNO,
A => RETRY2,
B => rst,
C => BA);
\R.HLOCKEN_RNO\: NOR2B port map (
Y => HLOCKEN_RNO,
A => N_5307,
B => rst);
\R.BG_RNO\: NOR2B port map (
Y => BG_RNO,
A => N_5309,
B => rst);
\R.HLOCKEN_RNIMD7L8\: OR2 port map (
Y => HLOCK_211,
A => MCDI_M(73),
B => HLOCK_4_M);
\R.RETRY2_RNIHUEH\: NOR3B port map (
Y => BO_M(1),
A => RETRY2,
B => BO(1),
C => BA);
\R.RETRY2_RNIGTEH\: NOR3B port map (
Y => BO_M(0),
A => RETRY2,
B => BO(0),
C => BA);
\R.HLOCKEN_RNO_1\: NOR2A port map (
Y => HLOCKEN_2,
A => HLOCK_211,
B => N_4);
\R.NBA_RNI8K4I\: OA1C port map (
Y => HBUSREQ_1_SQMUXA,
A => RETRY2,
B => BA,
C => NBA);
\R.NBA_RNI8K4I_0\: OA1A port map (
Y => HBUSREQ_0_SQMUXA,
A => RETRY2,
B => BA,
C => NBA);
\R.BO_RNIREAF_0[0]\: NOR2 port map (
Y => MCIO_1(32),
A => BO(1),
B => BO(0));
\R.BG_RNO_0\: MX2A port map (
Y => N_5309,
A => N_4,
B => BG,
S => un1_hready_1);
\R.HLOCKEN_RNO_0\: MX2 port map (
Y => N_5307,
A => HLOCKEN_2,
B => HLOCKEN,
S => un1_hready_1);
\R.BO_0_RNI1VTQ[0]\: OA1A port map (
Y => hwdata(12),
A => BO_0(1),
B => BO_0(0),
C => data(12));
\R.BO_0_RNI21VQ[0]\: OA1A port map (
Y => hwdata(22),
A => BO_0(1),
B => BO_0(0),
C => data(22));
\R.NBO_RNIOBVH3[0]\: MX2 port map (
Y => N_5276,
A => address(16),
B => address_0(16),
S => NN_2);
\R.NBO_RNI7C8J7[1]\: NOR2A port map (
Y => haddr(16),
A => N_5276,
B => N_5122_0);
\R.BO_0_RNI10VQ[0]\: OA1A port map (
Y => hwdata(21),
A => BO_0(1),
B => BO_0(0),
C => data(21));
\R.NBO_RNIUHVH3[0]\: MX2 port map (
Y => N_5279,
A => address(19),
B => address_0(19),
S => NBO_5(0));
\R.NBO_RNIDI8J7[1]\: NOR2A port map (
Y => haddr(19),
A => N_5279,
B => N_5122_0);
\R.BG_REG_Z548\: DFN1 port map (
Q => BG,
CLK => ramclk_c,
D => BG_RNO);
\R.LB_REG_Z550\: DFN1 port map (
Q => LB,
CLK => ramclk_c,
D => LB_RNO);
\R.HLOCKEN_REG_Z552\: DFN1 port map (
Q => HLOCKEN,
CLK => ramclk_c,
D => HLOCKEN_RNO);
\R.NBA_REG_Z554\: DFN1 port map (
Q => NBA,
CLK => ramclk_c,
D => NBA_0);
\R.BA_REG_Z556\: DFN1 port map (
Q => BA,
CLK => ramclk_c,
D => BA_RNO);
\R.WERR_REG_Z558\: DFN1 port map (
Q => werr,
CLK => ramclk_c,
D => WERR_RNO);
\R.RETRY2_REG_Z560\: DFN1 port map (
Q => RETRY2,
CLK => ramclk_c,
D => RETRY2_RNO);
\R.NBO[0]_REG_Z562\: DFN1 port map (
Q => NBO(0),
CLK => ramclk_c,
D => NBO_RNO(0));
\R.NBO[1]_REG_Z564\: DFN1 port map (
Q => NBO(1),
CLK => ramclk_c,
D => NBO_RNO(1));
\R.BO[0]_REG_Z566\: DFN1 port map (
Q => BO(0),
CLK => ramclk_c,
D => BO_0_RNIFNO9H(0));
\R.BO[1]_REG_Z568\: DFN1 port map (
Q => BO(1),
CLK => ramclk_c,
D => BO_0_RNIV75AI(1));
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
htrans(1) <= NN_1;
nbo_5_0(0) <= NN_2;
hlock <= HLOCK_211;
un31_nbo <= UN31_NBO_212;
N_5332 <= N_213;
mexc <= MEXC_214;
N_5327 <= N_215;
N_5122_1 <= N_5122_216;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity mmu_dcache_1_0_0_1_8_1_0_0_0_1_143_0_142_2_2_1_10_0_0_0_0_0 is
port(
size_1 : out std_logic_vector(1 downto 0);
dco_i_3 : out std_logic_vector(132 downto 132);
address : out std_logic_vector(31 downto 0);
hrdata_3 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_12 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
edata2_iv : in std_logic_vector(31 downto 24);
edata2_0_iv : in std_logic_vector(23 downto 0);
data : out std_logic_vector(31 downto 0);
data_0_0 :  out std_logic;
data_0_12 :  out std_logic;
data_0_13 :  out std_logic;
data_0_7 :  out std_logic;
data_0_3 :  out std_logic;
data_0_2 :  out std_logic;
data_0_1 :  out std_logic;
data_0_4 :  out std_logic;
data_0_5 :  out std_logic;
data_0_6 :  out std_logic;
data_0_8 :  out std_logic;
data_0_9 :  out std_logic;
data_0_10 :  out std_logic;
data_0_11 :  out std_logic;
data_0_14 :  out std_logic;
data_0_15 :  out std_logic;
data_0_19 :  out std_logic;
data_0_20 :  out std_logic;
data_0_21 :  out std_logic;
data_0_22 :  out std_logic;
data_0_23 :  out std_logic;
data_0_25 :  out std_logic;
data_0_27 :  out std_logic;
data_0_24 :  out std_logic;
data_0_17 :  out std_logic;
rdatav_0_1_0_2 :  out std_logic;
rdatav_0_1_0_0 :  out std_logic;
size : in std_logic_vector(1 downto 0);
asi : in std_logic_vector(4 downto 0);
maddress : in std_logic_vector(31 downto 0);
enable :  out std_logic;
N_5280 :  in std_logic;
eenaddr :  in std_logic;
diagrdy :  in std_logic;
N_5284 :  in std_logic;
N_3944 :  out std_logic;
burst_0 :  out std_logic;
N_5332 :  in std_logic;
read_1 :  out std_logic;
N_4005 :  out std_logic;
N_5261 :  in std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
N_3943 :  out std_logic;
N_3942 :  out std_logic;
N_3941 :  out std_logic;
hold_0 :  out std_logic;
ready :  in std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5277 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
burst :  out std_logic;
un1_addout :  in std_logic;
grant :  in std_logic;
mexc_1 :  in std_logic;
nullify :  in std_logic;
mexc_0 :  out std_logic;
rst :  in std_logic;
annul_2_i_0 :  in std_logic;
un5_trap :  in std_logic;
nullify_0_sqmuxa_0 :  in std_logic;
nullify_1_sqmuxa_2_2 :  in std_logic;
N_5485_1 :  in std_logic;
casa :  in std_logic;
annul_all13 :  in std_logic;
nullify2_0_sqmuxa :  in std_logic;
hold :  in std_logic;
read :  in std_logic;
dsuen :  in std_logic;
req :  out std_logic;
lock_0 :  out std_logic;
lock :  in std_logic;
holdn :  out std_logic;
enaddr :  in std_logic;
rdatav_0_0_sqmuxa_1_0 :  out std_logic;
N_3160_0 :  out std_logic;
ramclk_c :  in std_logic);
end mmu_dcache_1_0_0_1_8_1_0_0_0_1_143_0_142_2_2_1_10_0_0_0_0_0;

architecture beh of mmu_dcache_1_0_0_1_8_1_0_0_0_1_143_0_142_2_2_1_10_0_0_0_0_0 is
signal DSTATE_0 : std_logic_vector(7 to 7);
signal RDATASEL_1 : std_logic_vector(3 to 3);
signal DSTATE : std_logic_vector(8 downto 0);
signal RDATASEL_1_0 : std_logic_vector(3 to 3);
signal DSTATE_RNILP30F : std_logic_vector(7 to 7);
signal DSTATE_RNIBT1G7 : std_logic_vector(8 to 8);
signal XADDRESS_1 : std_logic_vector(2 to 2);
signal XADDRESS_1_0 : std_logic_vector(2 to 2);
signal XADDRESS_2 : std_logic_vector(2 to 2);
signal ADDR : std_logic_vector(31 downto 0);
signal UN1_P0_2 : std_logic_vector(682 downto 678);
signal DATA1_1 : std_logic_vector(31 downto 0);
signal DATA2 : std_logic_vector(31 downto 0);
signal DATA2_1 : std_logic_vector(31 downto 0);
signal ADDR_1 : std_logic_vector(4 downto 2);
signal ADDR_4 : std_logic_vector(4 downto 2);
signal DATA2_RNO : std_logic_vector(31 downto 0);
signal DATA1_RNO : std_logic_vector(31 downto 0);
signal DSTATE_RNO : std_logic_vector(0 to 0);
signal SIZE_0 : std_logic_vector(1 downto 0);
signal HOLDN_2_SQMUXA_1 : std_logic ;
signal DSTATE_0_SQMUXA_4 : std_logic ;
signal G_1580_0 : std_logic ;
signal RDATASEL_0_SQMUXA_2 : std_logic ;
signal N_11_0 : std_logic ;
signal DATA1_1_SQMUXA_0 : std_logic ;
signal UN1_N_4_0 : std_logic ;
signal STPEND_0_SQMUXA : std_logic ;
signal MEXC_0_SQMUXA_0 : std_logic ;
signal N_31 : std_logic ;
signal MEXC_0_SQMUXA : std_logic ;
signal BURST_3_SQMUXA_1_0 : std_logic ;
signal N_86 : std_logic ;
signal UN1_DIAGSET6 : std_logic ;
signal UN1_N_4_0_0 : std_logic ;
signal UN1_B0_I_0_TZ : std_logic ;
signal UN1_B0_I_A4_1_1 : std_logic ;
signal N_88 : std_logic ;
signal HOLDN_RNI57HF : std_logic ;
signal XADDRESS_1_SQMUXA : std_logic ;
signal HOLDN_3_SQMUXA_3 : std_logic ;
signal N_59 : std_logic ;
signal BMEXC_0_SQMUXA : std_logic ;
signal LOCK_1_IV_0 : std_logic ;
signal LOCK_6_M : std_logic ;
signal LOCK_2_M_1 : std_logic ;
signal LOCK_2_M_0 : std_logic ;
signal REQ_1_1 : std_logic ;
signal SIZE_0_SQMUXA_2_0 : std_logic ;
signal N_79 : std_logic ;
signal DSTATE_0_SQMUXA_4_3 : std_logic ;
signal DSTATE_0_SQMUXA_4_0 : std_logic ;
signal HOLDN_3_SQMUXA : std_logic ;
signal DSTATE_3_SQMUXA : std_logic ;
signal MDS_0_SQMUXA_1 : std_logic ;
signal DSTATE_0_SQMUXA_4_1 : std_logic ;
signal REQ_12_0 : std_logic ;
signal REQ_M_1 : std_logic ;
signal BURST_I_M_0 : std_logic ;
signal REQ_1_SQMUXA : std_logic ;
signal BURST_1_IV_I_0 : std_logic ;
signal N_90 : std_logic ;
signal N_129 : std_logic ;
signal MEXC_1_0_0 : std_logic ;
signal MEXC_1_0_A2_1_0 : std_logic ;
signal N_122 : std_logic ;
signal CCTRLWR_0_0_A2_1 : std_logic ;
signal N_154 : std_logic ;
signal N_152 : std_logic ;
signal DSTATE_3_SQMUXA_0 : std_logic ;
signal STPEND_3 : std_logic ;
signal DSTATE_15_1 : std_logic ;
signal DSTATE_4 : std_logic ;
signal BURST_2_SQMUXA : std_logic ;
signal SIZE_0_SQMUXA_1 : std_logic ;
signal HOLDN_2_SQMUXA_0 : std_logic ;
signal REQ_1_SQMUXA_1 : std_logic ;
signal HOLDN_3_SQMUXA_0 : std_logic ;
signal MEXC_1_0_A2_0 : std_logic ;
signal N_75 : std_logic ;
signal MEXC_1_0_O2_0_0 : std_logic ;
signal N_156 : std_logic ;
signal MEXC_1_0_A2_0_0 : std_logic ;
signal N_134_1 : std_logic ;
signal DSTATE_3_SQMUXA_4_I_A2_0 : std_logic ;
signal IFLUSH_0_SQMUXA_0_A2_5 : std_logic ;
signal IFLUSH_0_SQMUXA_0_A2_0 : std_logic ;
signal IFLUSH_0_SQMUXA_0_A2_4 : std_logic ;
signal IFLUSH_0_SQMUXA_0_A2_2 : std_logic ;
signal CCTRLWR : std_logic ;
signal REQST_1_SQMUXA_0 : std_logic ;
signal UN1_TWRITE_0_SQMUXA : std_logic ;
signal LOCK_6_M_0 : std_logic ;
signal UN1_M1_E_0_1 : std_logic ;
signal UN1_B0_I_A4_1_0 : std_logic ;
signal UN1_B0_I_A4_0_1_0 : std_logic ;
signal UN1_M1_E_0_0 : std_logic ;
signal BURST_1_IV_I_2_TZ_0 : std_logic ;
signal N_76 : std_logic ;
signal DSTATE_0_SQMUXA_4_1_1 : std_logic ;
signal DSTATE_2_SQMUXA : std_logic ;
signal DSTATE_10_1 : std_logic ;
signal REQ_205 : std_logic ;
signal STPEND : std_logic ;
signal N_3961 : std_logic ;
signal RDATAV_0_0_SQMUXA_1 : std_logic ;
signal N_3963 : std_logic ;
signal NOMDS : std_logic ;
signal RDATAV_0_0_SQMUXA_1_207 : std_logic ;
signal REQ_1_SQMUXA_0_O2_1 : std_logic ;
signal N_143 : std_logic ;
signal N_146 : std_logic ;
signal N_144 : std_logic ;
signal RDATASEL_0_SQMUXA_2_0_A2_1 : std_logic ;
signal UN31_DSU_1 : std_logic ;
signal UN31_DSU_2_0_A2_0_1 : std_logic ;
signal N_64 : std_logic ;
signal UN31_DSU_0 : std_logic ;
signal UN31_DSU_2_0_A2_1_1 : std_logic ;
signal N_153 : std_logic ;
signal N_134 : std_logic ;
signal UN31_DSU_2_0_A2_0 : std_logic ;
signal MEXC : std_logic ;
signal LOCK_1 : std_logic ;
signal SIZE_0_SQMUXA_2 : std_logic ;
signal LOCK_2_SQMUXA_2 : std_logic ;
signal HOLDN_2_SQMUXA : std_logic ;
signal HOLDN_1_SQMUXA : std_logic ;
signal MEXC_0_SQMUXA_1 : std_logic ;
signal N_56 : std_logic ;
signal N_131 : std_logic ;
signal BURST_1_IV_I_2 : std_logic ;
signal N_119 : std_logic ;
signal N_120 : std_logic ;
signal CCTRLWR_RNO : std_logic ;
signal N_81 : std_logic ;
signal N_171 : std_logic ;
signal BURST_2_SQMUXA_1 : std_logic ;
signal N_74 : std_logic ;
signal N_89 : std_logic ;
signal N_151 : std_logic ;
signal N_138 : std_logic ;
signal HOLDN_3_SQMUXA_1 : std_logic ;
signal N_91 : std_logic ;
signal N_96 : std_logic ;
signal N_150 : std_logic ;
signal IFLUSH_0_SQMUXA : std_logic ;
signal TAGCLEAR_0_SQMUXA : std_logic ;
signal N_122_1 : std_logic ;
signal N_3160 : std_logic ;
signal N_148 : std_logic ;
signal N_147 : std_logic ;
signal RDATAV_0_3_SQMUXA : std_logic ;
signal N_141 : std_logic ;
signal N_155 : std_logic ;
signal READ_M : std_logic ;
signal READ_0 : std_logic ;
signal N_3962 : std_logic ;
signal N_3969 : std_logic ;
signal HOLDN_2_SQMUXA_2 : std_logic ;
signal LOCK_2_SQMUXA : std_logic ;
signal N_3972 : std_logic ;
signal N_3970 : std_logic ;
signal N_3968 : std_logic ;
signal N_3967 : std_logic ;
signal N_3966 : std_logic ;
signal N_3965 : std_logic ;
signal N_3964 : std_logic ;
signal N_3960 : std_logic ;
signal N_3959 : std_logic ;
signal N_3956 : std_logic ;
signal N_3955 : std_logic ;
signal N_3954 : std_logic ;
signal N_3953 : std_logic ;
signal N_3951 : std_logic ;
signal N_3160_208 : std_logic ;
signal N_3950 : std_logic ;
signal N_3949 : std_logic ;
signal BURST_3_SQMUXA_1 : std_logic ;
signal BURST_1_IV_I_2_TZ : std_logic ;
signal N_180_TZ : std_logic ;
signal N_87 : std_logic ;
signal N_4269 : std_logic ;
signal LOCK_206 : std_logic ;
signal N_4349 : std_logic ;
signal NOMDS_1 : std_logic ;
signal N_113 : std_logic ;
signal N_4350 : std_logic ;
signal NOFLUSH : std_logic ;
signal N_4361 : std_logic ;
signal N_4277 : std_logic ;
signal N_4278 : std_logic ;
signal N_4279 : std_logic ;
signal N_4280 : std_logic ;
signal N_4281 : std_logic ;
signal N_4282 : std_logic ;
signal N_4284 : std_logic ;
signal N_4285 : std_logic ;
signal N_4286 : std_logic ;
signal N_4287 : std_logic ;
signal N_4288 : std_logic ;
signal N_4290 : std_logic ;
signal N_4291 : std_logic ;
signal N_4292 : std_logic ;
signal N_4294 : std_logic ;
signal DATA1_1_SQMUXA : std_logic ;
signal N_4295 : std_logic ;
signal N_4296 : std_logic ;
signal N_4297 : std_logic ;
signal N_4299 : std_logic ;
signal N_4303 : std_logic ;
signal N_4304 : std_logic ;
signal N_4306 : std_logic ;
signal N_4307 : std_logic ;
signal N_4308 : std_logic ;
signal N_4309 : std_logic ;
signal N_4310 : std_logic ;
signal N_4311 : std_logic ;
signal N_4314 : std_logic ;
signal N_4315 : std_logic ;
signal N_4316 : std_logic ;
signal N_4317 : std_logic ;
signal N_4318 : std_logic ;
signal N_4319 : std_logic ;
signal N_4320 : std_logic ;
signal N_4323 : std_logic ;
signal N_4324 : std_logic ;
signal N_4326 : std_logic ;
signal N_4327 : std_logic ;
signal N_4328 : std_logic ;
signal N_4329 : std_logic ;
signal N_4334 : std_logic ;
signal N_4336 : std_logic ;
signal N_4338 : std_logic ;
signal N_4339 : std_logic ;
signal N_4340 : std_logic ;
signal N_145 : std_logic ;
signal N_3679 : std_logic ;
signal N_3680 : std_logic ;
signal N_3681 : std_logic ;
signal N_3682 : std_logic ;
signal N_3684 : std_logic ;
signal N_3685 : std_logic ;
signal N_3686 : std_logic ;
signal N_3687 : std_logic ;
signal N_3688 : std_logic ;
signal N_3689 : std_logic ;
signal N_3690 : std_logic ;
signal N_3693 : std_logic ;
signal N_3694 : std_logic ;
signal N_3696 : std_logic ;
signal N_3697 : std_logic ;
signal N_3683 : std_logic ;
signal N_3692 : std_logic ;
signal N_3705 : std_logic ;
signal N_3706 : std_logic ;
signal N_3708 : std_logic ;
signal N_3709 : std_logic ;
signal N_3710 : std_logic ;
signal N_3698 : std_logic ;
signal N_3699 : std_logic ;
signal NOMDS_2 : std_logic ;
signal N_3609 : std_logic ;
signal N_3614 : std_logic ;
signal N_82 : std_logic ;
signal N_3612 : std_logic ;
signal N_3613 : std_logic ;
signal N_3617 : std_logic ;
signal N_3618 : std_logic ;
signal N_3620 : std_logic ;
signal N_3621 : std_logic ;
signal N_3622 : std_logic ;
signal N_3623 : std_logic ;
signal N_3624 : std_logic ;
signal N_3625 : std_logic ;
signal N_3626 : std_logic ;
signal N_3629 : std_logic ;
signal N_3630 : std_logic ;
signal N_3632 : std_logic ;
signal N_3633 : std_logic ;
signal N_3634 : std_logic ;
signal N_3635 : std_logic ;
signal N_3636 : std_logic ;
signal N_3637 : std_logic ;
signal N_3638 : std_logic ;
signal N_3639 : std_logic ;
signal N_3640 : std_logic ;
signal N_3641 : std_logic ;
signal N_3642 : std_logic ;
signal N_3643 : std_logic ;
signal MEXC_RNO : std_logic ;
signal NOFLUSH_RNO : std_logic ;
signal NOMDS_RNO : std_logic ;
signal LOCK_RNO : std_logic ;
signal N_3971 : std_logic ;
signal N_3946 : std_logic ;
signal N_3947 : std_logic ;
signal N_3948 : std_logic ;
signal N_3952 : std_logic ;
signal N_3958 : std_logic ;
signal N_3980 : std_logic ;
signal DFRZ : std_logic ;
signal N_3981 : std_logic ;
signal N_3982 : std_logic ;
signal N_3986 : std_logic ;
signal N_3992 : std_logic ;
signal N_3938 : std_logic ;
signal UN8_DSU : std_logic ;
signal N_11 : std_logic ;
signal N_85 : std_logic ;
signal DSTATE_4_SQMUXA : std_logic ;
signal NN_1 : std_logic ;
signal N_3615 : std_logic ;
signal N_3991 : std_logic ;
signal N_3957 : std_logic ;
signal N_4301 : std_logic ;
signal N_4293 : std_logic ;
signal N_4333 : std_logic ;
signal N_4325 : std_logic ;
signal N_3703 : std_logic ;
signal N_3695 : std_logic ;
signal DSUEN_M : std_logic ;
signal HOLDN_1 : std_logic ;
signal HOLDN_2_SQMUXA_1_0 : std_logic ;
signal N_3228 : std_logic ;
signal HOLDN_RNO_0 : std_logic ;
signal BMEXC_1_SQMUXA : std_logic ;
signal N_4335 : std_logic ;
signal N_4331 : std_logic ;
signal N_4312 : std_logic ;
signal N_3701 : std_logic ;
signal N_3627 : std_logic ;
signal N_3616 : std_logic ;
signal N_4302 : std_logic ;
signal N_3704 : std_logic ;
signal N_3619 : std_logic ;
signal N_4283 : std_logic ;
signal N_4298 : std_logic ;
signal N_110 : std_logic ;
signal N_3691 : std_logic ;
signal DSTATE_3_SQMUXA_1 : std_logic ;
signal ICENABLE_1 : std_logic ;
signal RDATASEL_0_SQMUXA : std_logic ;
signal DSTATE_1_SQMUXA_2 : std_logic ;
signal N_142 : std_logic ;
signal READ_RNO : std_logic ;
signal N_4360 : std_logic ;
signal N_100 : std_logic ;
signal REQ_RNO_0 : std_logic ;
signal REQST_10 : std_logic ;
signal STPEND_RNO : std_logic ;
signal N_4270 : std_logic ;
signal BURST_204 : std_logic ;
signal BURST_1_SQMUXA_1 : std_logic ;
signal N_34 : std_logic ;
signal BURST_RNO : std_logic ;
signal BURST_RNO_0 : std_logic ;
signal N_4348 : std_logic ;
signal HOLD_203 : std_logic ;
signal N_102 : std_logic ;
signal N_101 : std_logic ;
signal BURST_201 : std_logic ;
signal N_4289 : std_logic ;
signal N_4321 : std_logic ;
signal N_3628 : std_logic ;
signal N_3979 : std_logic ;
signal N_3945 : std_logic ;
signal IFRZ : std_logic ;
signal N_4305 : std_logic ;
signal N_4337 : std_logic ;
signal N_4313 : std_logic ;
signal N_3707 : std_logic ;
signal N_4300 : std_logic ;
signal N_4332 : std_logic ;
signal N_4330 : std_logic ;
signal N_4322 : std_logic ;
signal N_3702 : std_logic ;
signal N_108 : std_logic ;
signal N_3631 : std_logic ;
signal READ_202 : std_logic ;
signal NN_2 : std_logic ;
signal DATA_170 : std_logic ;
signal DATA_171 : std_logic ;
signal DATA_172 : std_logic ;
signal DATA_173 : std_logic ;
signal DATA_174 : std_logic ;
signal DATA_175 : std_logic ;
signal DATA_176 : std_logic ;
signal DATA_177 : std_logic ;
signal DATA_178 : std_logic ;
signal DATA_179 : std_logic ;
signal DATA_180 : std_logic ;
signal DATA_181 : std_logic ;
signal DATA_182 : std_logic ;
signal DATA_183 : std_logic ;
signal DATA_184 : std_logic ;
signal DATA_185 : std_logic ;
signal DATA_186 : std_logic ;
signal DATA_187 : std_logic ;
signal DATA_188 : std_logic ;
signal DATA_189 : std_logic ;
signal DATA_190 : std_logic ;
signal DATA_191 : std_logic ;
signal DATA_192 : std_logic ;
signal DATA_193 : std_logic ;
signal DATA_194 : std_logic ;
signal DATA_195 : std_logic ;
signal DATA_196 : std_logic ;
signal DATA_197 : std_logic ;
signal DATA_198 : std_logic ;
signal DATA_199 : std_logic ;
signal DATA_200 : std_logic ;
signal ADDRESS_167 : std_logic ;
signal ADDRESS_168 : std_logic ;
signal N_5613 : std_logic ;
signal N_5612 : std_logic ;
signal N_5611 : std_logic ;
signal N_5610 : std_logic ;
signal N_5609 : std_logic ;
signal N_5608 : std_logic ;
signal N_5607 : std_logic ;
signal N_5606 : std_logic ;
signal N_5605 : std_logic ;
signal N_2098 : std_logic ;
signal N_1737 : std_logic ;
signal N_20530 : std_logic ;
signal N_12639 : std_logic ;
signal N_12638 : std_logic ;
signal N_12637 : std_logic ;
signal N_12636 : std_logic ;
signal N_12635 : std_logic ;
signal N_12634 : std_logic ;
signal N_12633 : std_logic ;
signal N_12632 : std_logic ;
signal N_12631 : std_logic ;
signal N_12630 : std_logic ;
signal N_12629 : std_logic ;
signal N_12628 : std_logic ;
signal N_12627 : std_logic ;
signal N_12626 : std_logic ;
signal N_12625 : std_logic ;
signal N_12624 : std_logic ;
signal N_12623 : std_logic ;
signal N_12622 : std_logic ;
signal N_12621 : std_logic ;
signal N_12620 : std_logic ;
signal N_12619 : std_logic ;
signal N_12618 : std_logic ;
signal N_12617 : std_logic ;
signal N_12616 : std_logic ;
signal N_12615 : std_logic ;
signal N_12614 : std_logic ;
signal N_12613 : std_logic ;
signal N_12612 : std_logic ;
signal N_12611 : std_logic ;
signal N_12610 : std_logic ;
signal N_12609 : std_logic ;
signal N_12608 : std_logic ;
signal N_12607 : std_logic ;
signal N_12606 : std_logic ;
signal N_12605 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\R.DSTATE_0[7]_REG_Z923\: DFN1E0 port map (
Q => DSTATE_0(7),
CLK => ramclk_c,
D => HOLDN_2_SQMUXA_1,
E => DSTATE_0_SQMUXA_4);
\R.NOMDS_RNIP1PTC\: OR2 port map (
Y => N_3160_208,
A => G_1580_0,
B => RDATASEL_1(3));
\R.NOMDS_RNIHBBN3_0\: NOR3A port map (
Y => RDATAV_0_0_SQMUXA_1_207,
A => RDATASEL_0_SQMUXA_2,
B => maddress(2),
C => maddress(3));
\R.DSTATE_RNIO6BA[8]\: OR2B port map (
Y => N_11_0,
A => enaddr,
B => DSTATE(8));
\R.STPEND_RNIKBPKLQ2_0\: NOR2A port map (
Y => DATA1_1_SQMUXA_0,
A => UN1_N_4_0,
B => STPEND_0_SQMUXA);
\R.DSTATE_RNIM3VN0Q2_0[1]\: OR3A port map (
Y => MEXC_0_SQMUXA_0,
A => N_31,
B => MEXC_0_SQMUXA,
C => DSTATE(1));
\R.DSTATE_RNIVV658Q2_0[7]\: OR2B port map (
Y => BURST_3_SQMUXA_1_0,
A => N_31,
B => N_86);
\R.DSTATE_0_RNIBE999[7]\: NOR2B port map (
Y => RDATASEL_1_0(3),
A => UN1_DIAGSET6,
B => DSTATE_0(7));
\R.DSTATE_RNISFLGEQ2[5]\: OA1 port map (
Y => UN1_N_4_0_0,
A => UN1_B0_I_0_TZ,
B => UN1_B0_I_A4_1_1,
C => DSTATE_RNILP30F(7));
\R.DSTATE_RNIBT1G7_0[8]\: CLKINT port map (
Y => N_88,
A => DSTATE_RNIBT1G7(8));
\R.HOLDN_RNI57HF_0\: CLKINT port map (
Y => holdn,
A => HOLDN_RNI57HF);
\V.XADDRESS_1_SQMUXA\: NOR2A port map (
Y => XADDRESS_1_SQMUXA,
A => HOLDN_3_SQMUXA_3,
B => N_59);
\DCTRL.V.XADDRESS_1[2]\: OR2 port map (
Y => XADDRESS_1(2),
A => XADDRESS_1_SQMUXA,
B => XADDRESS_1_0(2));
\DCTRL.V.XADDRESS_1_0[2]\: OR2 port map (
Y => XADDRESS_1_0(2),
A => BMEXC_0_SQMUXA,
B => XADDRESS_2(2));
\R.WB.LOCK_RNO_4\: AO1 port map (
Y => LOCK_1_IV_0,
A => lock,
B => BURST_3_SQMUXA_1_0,
C => LOCK_6_M);
\R.WB.LOCK_RNO_3\: NOR2A port map (
Y => LOCK_2_M_1,
A => LOCK_2_M_0,
B => REQ_1_1);
\R.WB.LOCK_RNO_5\: NOR2B port map (
Y => LOCK_2_M_0,
A => LOCK_206,
B => REQ_205);
\R.DSTATE_RNIEOF10Q2[5]\: AO1C port map (
Y => SIZE_0_SQMUXA_2_0,
A => N_79,
B => DSTATE(5),
C => N_88);
\R.DSTATE_RNI4M3J7L1[2]\: NOR3A port map (
Y => DSTATE_0_SQMUXA_4_3,
A => DSTATE_0_SQMUXA_4_0,
B => HOLDN_3_SQMUXA,
C => DSTATE_3_SQMUXA);
\R.DSTATE_RNI1PO7G[2]\: NOR2 port map (
Y => DSTATE_0_SQMUXA_4_0,
A => MDS_0_SQMUXA_1,
B => DSTATE_0_SQMUXA_4_1);
\R.REQ_RNO_0\: AO1D port map (
Y => REQ_12_0,
A => REQ_M_1,
B => BURST_I_M_0,
C => REQ_1_SQMUXA);
\R.BURST_RNO_3\: AO1A port map (
Y => BURST_1_IV_I_0,
A => N_79,
B => N_90,
C => N_129);
\R.DSTATE_RNIMD2QF[8]\: AO1 port map (
Y => MEXC_1_0_0,
A => MEXC_1_0_A2_1_0,
B => DSTATE(8),
C => N_122);
\R.CCTRLWR_RNO_1\: NOR3C port map (
Y => CCTRLWR_0_0_A2_1,
A => N_154,
B => asi(1),
C => N_152);
\R.DSTATE_RNI427L7[8]\: NOR2A port map (
Y => DSTATE_3_SQMUXA_0,
A => HOLDN_3_SQMUXA_3,
B => STPEND_3);
\R.BURST_RNO_7\: OR3A port map (
Y => DSTATE_15_1,
A => DSTATE_4,
B => BURST_2_SQMUXA,
C => SIZE_0_SQMUXA_1);
\V.HOLDN_2_SQMUXA_0\: NOR2A port map (
Y => HOLDN_2_SQMUXA_0,
A => REQ_1_SQMUXA_1,
B => dsuen);
\R.DSTATE_RNIVH4B[8]\: NOR2A port map (
Y => HOLDN_3_SQMUXA_0,
A => HOLDN_3_SQMUXA_3,
B => read);
\DCTRL.MEXC_1_0_A2_0_3\: OA1 port map (
Y => MEXC_1_0_A2_0,
A => N_75,
B => MEXC_1_0_O2_0_0,
C => N_156);
\DCTRL.MEXC_1_0_A2_0_0\: NOR2B port map (
Y => MEXC_1_0_A2_0_0,
A => N_75,
B => N_134_1);
\V.DSTATE_3_SQMUXA_4_I_A2_0\: NOR2B port map (
Y => DSTATE_3_SQMUXA_4_I_A2_0,
A => size(0),
B => size(1));
\R.XADDRESS_RNIT3FH[2]\: NOR3A port map (
Y => IFLUSH_0_SQMUXA_0_A2_5,
A => IFLUSH_0_SQMUXA_0_A2_0,
B => ADDR(2),
C => read);
\R.XADDRESS_RNIMIE4[3]\: NOR3A port map (
Y => IFLUSH_0_SQMUXA_0_A2_4,
A => IFLUSH_0_SQMUXA_0_A2_2,
B => ADDR(3),
C => ADDR(4));
\R.XADDRESS_RNIDB72[5]\: NOR2 port map (
Y => IFLUSH_0_SQMUXA_0_A2_2,
A => UN1_P0_2(679),
B => UN1_P0_2(678));
\R.CCTRLWR_RNI421B\: NOR2A port map (
Y => IFLUSH_0_SQMUXA_0_A2_0,
A => CCTRLWR,
B => UN1_P0_2(680));
\R.DSTATE_RNIV2C48_0[5]\: NOR2B port map (
Y => REQST_1_SQMUXA_0,
A => UN1_TWRITE_0_SQMUXA,
B => DSTATE(5));
\R.WB.LOCK_RNO_7\: NOR2B port map (
Y => LOCK_6_M_0,
A => hold,
B => lock);
UN1_B0_I_A4_1_1_Z960: OA1A port map (
Y => UN1_B0_I_A4_1_1,
A => UN1_M1_E_0_1,
B => nullify2_0_sqmuxa,
C => UN1_B0_I_A4_1_0);
UN1_B0_I_A4_1_0_Z961: NOR2A port map (
Y => UN1_B0_I_A4_1_0,
A => lock,
B => annul_all13);
UN1_B0_I_A4_0_1_0_Z962: NOR3C port map (
Y => UN1_B0_I_A4_0_1_0,
A => casa,
B => N_5485_1,
C => lock);
UN1_M1_E_0_1_Z963: NOR2B port map (
Y => UN1_M1_E_0_1,
A => UN1_M1_E_0_0,
B => nullify_1_sqmuxa_2_2);
UN1_M1_E_0_0_Z964: AOI1 port map (
Y => UN1_M1_E_0_0,
A => nullify_0_sqmuxa_0,
B => un5_trap,
C => annul_2_i_0);
\R.BURST_RNO_14\: AO1 port map (
Y => BURST_1_IV_I_2_TZ_0,
A => read,
B => maddress(2),
C => N_76);
\R.DSTATE_RNIAO2F[0]\: NOR3A port map (
Y => DSTATE_0_SQMUXA_4_1_1,
A => rst,
B => DSTATE_2_SQMUXA,
C => DSTATE(0));
\R.NOMDS_RNO_3\: OR3A port map (
Y => DSTATE_10_1,
A => REQ_205,
B => STPEND,
C => DSTATE(8));
\R.WB.DATA2_RNIT5IHG[20]\: NOR2A port map (
Y => rdatav_0_1_0_0,
A => N_3961,
B => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNI3CIHG[22]\: NOR2A port map (
Y => rdatav_0_1_0_2,
A => N_3963,
B => RDATAV_0_0_SQMUXA_1);
\R.NOMDS_RNIT3Q34\: AO1 port map (
Y => G_1580_0,
A => NOMDS,
B => DSTATE(8),
C => RDATAV_0_0_SQMUXA_1_207);
\V.REQ_1_SQMUXA_0_O2_1\: OR3 port map (
Y => REQ_1_SQMUXA_0_O2_1,
A => N_143,
B => N_146,
C => N_144);
RDATASEL_0_SQMUXA_2_0_A2_1_0: NOR3C port map (
Y => RDATASEL_0_SQMUXA_2_0_A2_1,
A => asi(1),
B => hold,
C => N_154);
\DCTRL.UN31_DSU_1\: AO1B port map (
Y => UN31_DSU_1,
A => UN31_DSU_2_0_A2_0_1,
B => N_152,
C => N_64);
\DCTRL.UN31_DSU_0\: AO1 port map (
Y => UN31_DSU_0,
A => UN31_DSU_2_0_A2_1_1,
B => N_153,
C => N_134);
\DCTRL.UN31_DSU_2_0_A2_0_2\: NOR3A port map (
Y => UN31_DSU_2_0_A2_0_1,
A => asi(2),
B => asi(0),
C => asi(1));
\DCTRL.UN31_DSU_2_0_A2_1_1\: NOR3B port map (
Y => UN31_DSU_2_0_A2_1_1,
A => asi(0),
B => asi(3),
C => asi(2));
\DCTRL.UN31_DSU_2_0_A2_0_0\: NOR3C port map (
Y => UN31_DSU_2_0_A2_0,
A => asi(2),
B => asi(3),
C => asi(4));
\DCTRL.MEXC_1_0_O2_0_0\: OR2A port map (
Y => MEXC_1_0_O2_0_0,
A => read,
B => asi(0));
\R.MEXC_RNI4TNQ\: NOR2B port map (
Y => MEXC_1_0_A2_1_0,
A => MEXC,
B => NOMDS);
\R.WB.LOCK_RNO_1\: AO1A port map (
Y => LOCK_1,
A => SIZE_0_SQMUXA_2,
B => LOCK_2_M_1,
C => LOCK_1_IV_0);
\R.WB.LOCK_RNO_2\: NOR3 port map (
Y => LOCK_2_SQMUXA_2,
A => REQ_1_1,
B => STPEND_0_SQMUXA,
C => SIZE_0_SQMUXA_2);
\R.DSTATE_RNII42A693[2]\: NOR3A port map (
Y => DSTATE_0_SQMUXA_4,
A => DSTATE_0_SQMUXA_4_3,
B => HOLDN_2_SQMUXA,
C => HOLDN_1_SQMUXA);
\R.DSTATE_RNIM3VN0Q2[1]\: OR3A port map (
Y => MEXC_0_SQMUXA_1,
A => N_31,
B => MEXC_0_SQMUXA,
C => DSTATE(1));
\R.BURST_RNO_1\: OR3 port map (
Y => N_56,
A => BURST_1_IV_I_0,
B => N_131,
C => BURST_1_IV_I_2);
\R.DSTATE_RNIANON6K1[8]\: OR3 port map (
Y => mexc_0,
A => N_119,
B => MEXC_1_0_0,
C => N_120);
\R.CCTRLWR_RNO\: NOR3C port map (
Y => CCTRLWR_RNO,
A => N_81,
B => CCTRLWR_0_0_A2_1,
C => N_171);
\R.NOMDS_RNIVF7QBQ2\: NOR2A port map (
Y => DSTATE_3_SQMUXA,
A => DSTATE_3_SQMUXA_0,
B => N_59);
\R.STPEND_RNI4D3HBQ2\: NOR3B port map (
Y => BURST_2_SQMUXA_1,
A => N_74,
B => N_171,
C => N_89);
\R.NOMDS_RNI9DM14Q2\: NOR2B port map (
Y => HOLDN_2_SQMUXA,
A => HOLDN_2_SQMUXA_0,
B => N_151);
\R.NOMDS_RNIRD054Q2\: OR3A port map (
Y => N_59,
A => N_138,
B => read,
C => NOMDS);
\R.NOMDS_RNI4D3HBQ2\: NOR3C port map (
Y => HOLDN_3_SQMUXA,
A => STPEND_3,
B => HOLDN_3_SQMUXA_0,
C => HOLDN_3_SQMUXA_1);
\R.BURST_RNO_8\: NOR3B port map (
Y => N_129,
A => N_90,
B => N_91,
C => N_138);
\R.REQ_RNO_3\: NOR3B port map (
Y => REQ_1_SQMUXA,
A => REQ_1_SQMUXA_1,
B => N_151,
C => N_89);
\R.NOMDS_RNIVS5CRP2\: NOR3B port map (
Y => N_120,
A => MEXC_1_0_A2_0_0,
B => N_151,
C => N_96);
\R.NOMDS_RNILCGHRP2\: NOR3C port map (
Y => N_119,
A => MEXC_1_0_A2_0,
B => N_153,
C => N_151);
\V.DSTATE_3_SQMUXA_4_I_A2\: NOR3C port map (
Y => N_138,
A => N_74,
B => N_150,
C => DSTATE_3_SQMUXA_4_I_A2_0);
\R.XADDRESS_RNI91SGOP2[2]\: NOR3B port map (
Y => IFLUSH_0_SQMUXA,
A => IFLUSH_0_SQMUXA_0_A2_5,
B => IFLUSH_0_SQMUXA_0_A2_4,
C => nullify);
\DCTRL.MEXC_1_0_A2_6\: NOR3B port map (
Y => N_150,
A => hold,
B => enaddr,
C => nullify);
\R.WB.LOCK_RNO_6\: NOR3A port map (
Y => LOCK_6_M,
A => LOCK_6_M_0,
B => N_88,
C => nullify);
\R.DSTATE_RNIJNG3G[0]\: OR3B port map (
Y => DSTATE_0_SQMUXA_4_1,
A => DSTATE_0_SQMUXA_4_1_1,
B => N_91,
C => TAGCLEAR_0_SQMUXA);
\R.DSTATE_RNI2JLUE[7]\: NOR3C port map (
Y => N_122,
A => mexc_1,
B => DSTATE(7),
C => N_122_1);
\R.NOMDS_RNIP1PTC_0\: OR2 port map (
Y => N_3160,
A => G_1580_0,
B => RDATASEL_1(3));
\R.NOMDS_RNIHBBN3_1\: NOR3A port map (
Y => RDATAV_0_0_SQMUXA_1,
A => RDATASEL_0_SQMUXA_2,
B => maddress(2),
C => maddress(3));
\V.REQ_1_SQMUXA_0_O2\: OR3 port map (
Y => N_74,
A => N_148,
B => REQ_1_SQMUXA_0_O2_1,
C => N_147);
\R.NOMDS_RNIHBBN3\: NOR3C port map (
Y => RDATAV_0_3_SQMUXA,
A => maddress(2),
B => maddress(3),
C => RDATASEL_0_SQMUXA_2);
\R.NOMDS_RNI66DU2\: NOR3B port map (
Y => RDATASEL_0_SQMUXA_2,
A => N_152,
B => RDATASEL_0_SQMUXA_2_0_A2_1,
C => N_76);
\V.REQ_1_SQMUXA_0_A2_4\: NOR3A port map (
Y => N_144,
A => N_152,
B => asi(1),
C => asi(2));
\R.BURST_RNO_11\: OR3 port map (
Y => DSTATE_4,
A => DSTATE(8),
B => DSTATE(5),
C => DSTATE_0(7));
\V.REQ_1_SQMUXA_0_A2_5\: NOR3B port map (
Y => N_141,
A => asi(3),
B => N_153,
C => asi(0));
\DCTRL.UN31_DSU_2_0_A2\: NOR2B port map (
Y => N_134,
A => UN31_DSU_2_0_A2_0,
B => N_134_1);
\V.REQ_1_SQMUXA_0_A2_3\: NOR3C port map (
Y => N_143,
A => asi(2),
B => asi(4),
C => N_155);
\R.READ_RNIUVPD\: NOR3B port map (
Y => READ_M,
A => READ_0,
B => MDS_0_SQMUXA_1,
C => dsuen);
\V.REQ_1_SQMUXA_0_A2_0\: NOR3B port map (
Y => N_146,
A => asi(3),
B => asi(1),
C => asi(2));
\R.WB.DATA2_RNIPABFT[21]\: NOR3B port map (
Y => data_0_17,
A => N_3962,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIBNOST[28]\: NOR3B port map (
Y => data_0_24,
A => N_3969,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.HOLDN_RNO_3\: OR3 port map (
Y => HOLDN_2_SQMUXA_2,
A => HOLDN_3_SQMUXA,
B => LOCK_2_SQMUXA,
C => HOLDN_2_SQMUXA);
\R.WB.DATA2_RNI0GVNT[31]\: NOR3B port map (
Y => data_0_27,
A => N_3972,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIBMNST[29]\: NOR3B port map (
Y => data_0_25,
A => N_3970,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNITO3US[27]\: NOR3B port map (
Y => data_0_23,
A => N_3968,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNI96EDT[26]\: NOR3B port map (
Y => data_0_22,
A => N_3967,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNI63EDT[25]\: NOR3B port map (
Y => data_0_21,
A => N_3966,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNI8IHHV[24]\: NOR3B port map (
Y => data_0_20,
A => N_3965,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIVGBFT[23]\: NOR3B port map (
Y => data_0_19,
A => N_3964,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIET8FT[19]\: NOR3B port map (
Y => data_0_15,
A => N_3960,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIBQ8FT[18]\: NOR3B port map (
Y => data_0_14,
A => N_3959,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI6A4FU[15]\: NOR3B port map (
Y => data_0_11,
A => N_3956,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI7APTU[14]\: NOR3B port map (
Y => data_0_10,
A => N_3955,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNIQBTJV[13]\: NOR3B port map (
Y => data_0_9,
A => N_3954,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNIM7TJV[12]\: NOR3B port map (
Y => data_0_8,
A => N_3953,
B => N_3160,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI2EEHQ[10]\: NOR3B port map (
Y => data_0_6,
A => N_3951,
B => N_3160_208,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI2L7QP[9]\: NOR3B port map (
Y => data_0_5,
A => N_3950,
B => N_3160_208,
C => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNISGNNT[8]\: NOR3B port map (
Y => data_0_4,
A => N_3949,
B => N_3160_208,
C => RDATAV_0_0_SQMUXA_1_207);
\R.DSTATE_RNIDOM68K1[5]\: OR2 port map (
Y => SIZE_0_SQMUXA_2,
A => SIZE_0_SQMUXA_2_0,
B => BURST_3_SQMUXA_1);
\R.REQ_RNO_1\: NOR3A port map (
Y => REQ_M_1,
A => N_86,
B => grant,
C => REQ_205);
\R.BURST_RNO_10\: OR2 port map (
Y => BURST_1_IV_I_2_TZ,
A => BURST_1_IV_I_2_TZ_0,
B => N_89);
\R.BURST_RNO_5\: OA1A port map (
Y => BURST_1_IV_I_2,
A => N_180_TZ,
B => N_87,
C => BURST_1_IV_I_2_TZ);
\R.DSTATE_RNI79JEGN2[5]\: AO1A port map (
Y => UN1_B0_I_0_TZ,
A => un1_addout,
B => UN1_B0_I_A4_0_1_0,
C => N_91);
\R.REQ_RNO_2\: NOR2A port map (
Y => BURST_I_M_0,
A => grant,
B => BURST_204);
\R.DSTATE_RNISFLGEQ2_0[5]\: OA1 port map (
Y => UN1_N_4_0,
A => UN1_B0_I_0_TZ,
B => UN1_B0_I_A4_1_1,
C => DSTATE_RNILP30F(7));
\R.DSTATE_RNILP30F[7]\: NOR2B port map (
Y => DSTATE_RNILP30F(7),
A => N_86,
B => N_88);
\R.BURST_RNO_9\: AO1C port map (
Y => N_180_TZ,
A => N_91,
B => N_79,
C => N_90);
\R.WB.LOCK_RNO_0\: MX2 port map (
Y => N_4269,
A => LOCK_1,
B => LOCK_206,
S => LOCK_2_SQMUXA_2);
\R.NOMDS_RNO_0\: MX2 port map (
Y => N_4349,
A => NOMDS_1,
B => NOMDS,
S => N_113);
\R.NOFLUSH_RNO_0\: MX2 port map (
Y => N_4350,
A => NOFLUSH,
B => maddress(30),
S => IFLUSH_0_SQMUXA);
\R.MEXC_RNO_0\: MX2 port map (
Y => N_4361,
A => MEXC,
B => mexc_1,
S => MEXC_0_SQMUXA);
\R.WB.DATA1_RNO_0[0]\: MX2 port map (
Y => N_4277,
A => DATA1_1(0),
B => NN_2,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[1]\: MX2 port map (
Y => N_4278,
A => DATA1_1(1),
B => DATA_170,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[2]\: MX2 port map (
Y => N_4279,
A => DATA1_1(2),
B => DATA_171,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[3]\: MX2 port map (
Y => N_4280,
A => DATA1_1(3),
B => DATA_172,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[4]\: MX2 port map (
Y => N_4281,
A => DATA1_1(4),
B => DATA_173,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[5]\: MX2 port map (
Y => N_4282,
A => DATA1_1(5),
B => DATA_174,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[7]\: MX2 port map (
Y => N_4284,
A => DATA1_1(7),
B => DATA_176,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[8]\: MX2 port map (
Y => N_4285,
A => DATA1_1(8),
B => DATA_177,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[9]\: MX2 port map (
Y => N_4286,
A => DATA1_1(9),
B => DATA_178,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[10]\: MX2 port map (
Y => N_4287,
A => DATA1_1(10),
B => DATA_179,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[11]\: MX2 port map (
Y => N_4288,
A => DATA1_1(11),
B => DATA_180,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[13]\: MX2 port map (
Y => N_4290,
A => DATA1_1(13),
B => DATA_182,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[14]\: MX2 port map (
Y => N_4291,
A => DATA1_1(14),
B => DATA_183,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[15]\: MX2 port map (
Y => N_4292,
A => DATA1_1(15),
B => DATA_184,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO_0[17]\: MX2 port map (
Y => N_4294,
A => DATA1_1(17),
B => DATA_186,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[18]\: MX2 port map (
Y => N_4295,
A => DATA1_1(18),
B => DATA_187,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[19]\: MX2 port map (
Y => N_4296,
A => DATA1_1(19),
B => DATA_188,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[20]\: MX2 port map (
Y => N_4297,
A => DATA1_1(20),
B => DATA_189,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[22]\: MX2 port map (
Y => N_4299,
A => DATA1_1(22),
B => DATA_191,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[26]\: MX2 port map (
Y => N_4303,
A => DATA1_1(26),
B => DATA_195,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[27]\: MX2 port map (
Y => N_4304,
A => DATA1_1(27),
B => DATA_196,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[29]\: MX2 port map (
Y => N_4306,
A => DATA1_1(29),
B => DATA_198,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[30]\: MX2 port map (
Y => N_4307,
A => DATA1_1(30),
B => DATA_199,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[31]\: MX2 port map (
Y => N_4308,
A => DATA1_1(31),
B => DATA_200,
S => DATA1_1_SQMUXA);
\R.WB.DATA2_RNO_0[0]\: MX2 port map (
Y => N_4309,
A => DATA2(0),
B => DATA2_1(0),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[1]\: MX2 port map (
Y => N_4310,
A => DATA2(1),
B => DATA2_1(1),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[2]\: MX2 port map (
Y => N_4311,
A => DATA2(2),
B => DATA2_1(2),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[5]\: MX2 port map (
Y => N_4314,
A => DATA2(5),
B => DATA2_1(5),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[6]\: MX2 port map (
Y => N_4315,
A => DATA2(6),
B => DATA2_1(6),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[7]\: MX2 port map (
Y => N_4316,
A => DATA2(7),
B => DATA2_1(7),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[8]\: MX2 port map (
Y => N_4317,
A => DATA2(8),
B => DATA2_1(8),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[9]\: MX2 port map (
Y => N_4318,
A => DATA2(9),
B => DATA2_1(9),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[10]\: MX2 port map (
Y => N_4319,
A => DATA2(10),
B => DATA2_1(10),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[11]\: MX2 port map (
Y => N_4320,
A => DATA2(11),
B => DATA2_1(11),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[14]\: MX2 port map (
Y => N_4323,
A => DATA2(14),
B => DATA2_1(14),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[15]\: MX2 port map (
Y => N_4324,
A => DATA2(15),
B => DATA2_1(15),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA2_RNO_0[17]\: MX2 port map (
Y => N_4326,
A => DATA2(17),
B => DATA2_1(17),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[18]\: MX2 port map (
Y => N_4327,
A => DATA2(18),
B => DATA2_1(18),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[19]\: MX2 port map (
Y => N_4328,
A => DATA2(19),
B => DATA2_1(19),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[20]\: MX2 port map (
Y => N_4329,
A => DATA2(20),
B => DATA2_1(20),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[25]\: MX2 port map (
Y => N_4334,
A => DATA2(25),
B => DATA2_1(25),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[27]\: MX2 port map (
Y => N_4336,
A => DATA2(27),
B => DATA2_1(27),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[29]\: MX2 port map (
Y => N_4338,
A => DATA2(29),
B => DATA2_1(29),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[30]\: MX2 port map (
Y => N_4339,
A => DATA2(30),
B => DATA2_1(30),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[31]\: MX2 port map (
Y => N_4340,
A => DATA2(31),
B => DATA2_1(31),
S => MEXC_0_SQMUXA_1);
\R.NOMDS_RNO_2\: NOR2 port map (
Y => N_113,
A => DSTATE(8),
B => DSTATE(7));
\V.REQ_1_SQMUXA_0_A2_7\: NOR2B port map (
Y => N_145,
A => N_154,
B => asi(4));
\DCTRL.UN31_DSU_1_I_A2\: NOR2B port map (
Y => N_155,
A => asi(0),
B => asi(1));
\R.NOMDS_RNICOEC\: OR2A port map (
Y => N_76,
A => DSTATE(8),
B => NOMDS);
\R.WB.DATA1_RNO_2[0]\: MX2A port map (
Y => N_3679,
A => edata2_0_iv(0),
B => DATA2(0),
S => N_88);
\R.WB.DATA1_RNO_2[1]\: MX2A port map (
Y => N_3680,
A => edata2_0_iv(1),
B => DATA2(1),
S => N_88);
\R.WB.DATA1_RNO_2[2]\: MX2A port map (
Y => N_3681,
A => edata2_0_iv(2),
B => DATA2(2),
S => N_88);
\R.WB.DATA1_RNO_2[3]\: MX2A port map (
Y => N_3682,
A => edata2_0_iv(3),
B => DATA2(3),
S => N_88);
\R.WB.DATA1_RNO_2[5]\: MX2A port map (
Y => N_3684,
A => edata2_0_iv(5),
B => DATA2(5),
S => N_88);
\R.WB.DATA1_RNO_2[6]\: MX2A port map (
Y => N_3685,
A => edata2_0_iv(6),
B => DATA2(6),
S => N_88);
\R.WB.DATA1_RNO_2[7]\: MX2A port map (
Y => N_3686,
A => edata2_0_iv(7),
B => DATA2(7),
S => N_88);
\R.WB.DATA1_RNO_2[8]\: MX2A port map (
Y => N_3687,
A => edata2_0_iv(8),
B => DATA2(8),
S => N_88);
\R.WB.DATA1_RNO_2[9]\: MX2A port map (
Y => N_3688,
A => edata2_0_iv(9),
B => DATA2(9),
S => N_88);
\R.WB.DATA1_RNO_2[10]\: MX2A port map (
Y => N_3689,
A => edata2_0_iv(10),
B => DATA2(10),
S => N_88);
\R.WB.DATA1_RNO_2[11]\: MX2A port map (
Y => N_3690,
A => edata2_0_iv(11),
B => DATA2(11),
S => N_88);
\R.WB.DATA1_RNO_2[14]\: MX2A port map (
Y => N_3693,
A => edata2_0_iv(14),
B => DATA2(14),
S => N_88);
\R.WB.DATA1_RNO_2[15]\: MX2A port map (
Y => N_3694,
A => edata2_0_iv(15),
B => DATA2(15),
S => N_88);
\R.WB.DATA1_RNO_2[17]\: MX2A port map (
Y => N_3696,
A => edata2_0_iv(17),
B => DATA2(17),
S => N_88);
\R.WB.DATA1_RNO_2[18]\: MX2A port map (
Y => N_3697,
A => edata2_0_iv(18),
B => DATA2(18),
S => N_88);
\R.WB.DATA1_RNO_1[0]\: MX2 port map (
Y => DATA1_1(0),
A => N_3679,
B => maddress(0),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[1]\: MX2 port map (
Y => DATA1_1(1),
A => N_3680,
B => maddress(1),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[2]\: MX2 port map (
Y => DATA1_1(2),
A => N_3681,
B => maddress(2),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[3]\: MX2 port map (
Y => DATA1_1(3),
A => N_3682,
B => maddress(3),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[4]\: MX2 port map (
Y => DATA1_1(4),
A => N_3683,
B => maddress(4),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[5]\: MX2 port map (
Y => DATA1_1(5),
A => N_3684,
B => maddress(5),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[7]\: MX2 port map (
Y => DATA1_1(7),
A => N_3686,
B => maddress(7),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[8]\: MX2 port map (
Y => DATA1_1(8),
A => N_3687,
B => maddress(8),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[9]\: MX2 port map (
Y => DATA1_1(9),
A => N_3688,
B => maddress(9),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[10]\: MX2 port map (
Y => DATA1_1(10),
A => N_3689,
B => maddress(10),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[11]\: MX2 port map (
Y => DATA1_1(11),
A => N_3690,
B => maddress(11),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[13]\: MX2 port map (
Y => DATA1_1(13),
A => N_3692,
B => maddress(13),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[14]\: MX2 port map (
Y => DATA1_1(14),
A => N_3693,
B => maddress(14),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_1[15]\: MX2 port map (
Y => DATA1_1(15),
A => N_3694,
B => maddress(15),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[17]\: MX2 port map (
Y => DATA1_1(17),
A => N_3696,
B => maddress(17),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[18]\: MX2 port map (
Y => DATA1_1(18),
A => N_3697,
B => maddress(18),
S => BURST_3_SQMUXA_1);
\R.STPEND_RNIKBPKLQ2\: NOR2A port map (
Y => DATA1_1_SQMUXA,
A => UN1_N_4_0,
B => STPEND_0_SQMUXA);
\R.WB.DATA1_RNO_2[26]\: MX2A port map (
Y => N_3705,
A => edata2_iv(26),
B => DATA2(26),
S => N_88);
\R.WB.DATA1_RNO_2[27]\: MX2A port map (
Y => N_3706,
A => edata2_iv(27),
B => DATA2(27),
S => N_88);
\R.WB.DATA1_RNO_2[29]\: MX2A port map (
Y => N_3708,
A => edata2_iv(29),
B => DATA2(29),
S => N_88);
\R.WB.DATA1_RNO_2[30]\: MX2A port map (
Y => N_3709,
A => edata2_iv(30),
B => DATA2(30),
S => N_88);
\R.WB.DATA1_RNO_2[31]\: MX2A port map (
Y => N_3710,
A => edata2_iv(31),
B => DATA2(31),
S => N_88);
\R.WB.DATA1_RNO_1[26]\: MX2 port map (
Y => DATA1_1(26),
A => N_3705,
B => maddress(26),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[27]\: MX2 port map (
Y => DATA1_1(27),
A => N_3706,
B => maddress(27),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[29]\: MX2 port map (
Y => DATA1_1(29),
A => N_3708,
B => maddress(29),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[30]\: MX2 port map (
Y => DATA1_1(30),
A => N_3709,
B => maddress(30),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[31]\: MX2 port map (
Y => DATA1_1(31),
A => N_3710,
B => maddress(31),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[19]\: MX2A port map (
Y => N_3698,
A => edata2_0_iv(19),
B => DATA2(19),
S => N_88);
\R.WB.DATA1_RNO_2[20]\: MX2A port map (
Y => N_3699,
A => edata2_0_iv(20),
B => DATA2(20),
S => N_88);
\R.WB.DATA1_RNO_1[19]\: MX2 port map (
Y => DATA1_1(19),
A => N_3698,
B => maddress(19),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_1[20]\: MX2 port map (
Y => DATA1_1(20),
A => N_3699,
B => maddress(20),
S => BURST_3_SQMUXA_1);
\R.WB.DATA2_RNO_1[19]\: MX2C port map (
Y => DATA2_1(19),
A => edata2_0_iv(19),
B => N_5282,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[20]\: MX2C port map (
Y => DATA2_1(20),
A => edata2_0_iv(20),
B => N_5281,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[0]\: MX2C port map (
Y => DATA2_1(0),
A => edata2_0_iv(0),
B => N_5285,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[1]\: MX2A port map (
Y => DATA2_1(1),
A => edata2_0_iv(1),
B => hrdata_0,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[2]\: MX2A port map (
Y => DATA2_1(2),
A => edata2_0_iv(2),
B => hrdata_1,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[5]\: MX2A port map (
Y => DATA2_1(5),
A => edata2_0_iv(5),
B => hrdata_4,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[6]\: MX2A port map (
Y => DATA2_1(6),
A => edata2_0_iv(6),
B => hrdata_5,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[7]\: MX2A port map (
Y => DATA2_1(7),
A => edata2_0_iv(7),
B => hrdata_6,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[8]\: MX2A port map (
Y => DATA2_1(8),
A => edata2_0_iv(8),
B => hrdata_7,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[9]\: MX2A port map (
Y => DATA2_1(9),
A => edata2_0_iv(9),
B => hrdata_8,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[10]\: MX2A port map (
Y => DATA2_1(10),
A => edata2_0_iv(10),
B => hrdata_9,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[11]\: MX2A port map (
Y => DATA2_1(11),
A => edata2_0_iv(11),
B => hrdata_10,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[14]\: MX2A port map (
Y => DATA2_1(14),
A => edata2_0_iv(14),
B => hrdata_13,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[15]\: MX2A port map (
Y => DATA2_1(15),
A => edata2_0_iv(15),
B => hrdata_14,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[17]\: MX2A port map (
Y => DATA2_1(17),
A => edata2_0_iv(17),
B => hrdata_16,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[18]\: MX2C port map (
Y => DATA2_1(18),
A => edata2_0_iv(18),
B => N_5283,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[25]\: MX2C port map (
Y => DATA2_1(25),
A => edata2_iv(25),
B => N_5277,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[27]\: MX2C port map (
Y => DATA2_1(27),
A => edata2_iv(27),
B => N_5260,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[29]\: MX2A port map (
Y => DATA2_1(29),
A => edata2_iv(29),
B => hrdata_28,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[30]\: MX2C port map (
Y => DATA2_1(30),
A => edata2_iv(30),
B => N_126,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[31]\: MX2A port map (
Y => DATA2_1(31),
A => edata2_iv(31),
B => hrdata_30,
S => DSTATE(7));
\R.DSTATE_RNISTUP8[7]\: NOR2B port map (
Y => RDATASEL_1(3),
A => UN1_DIAGSET6,
B => DSTATE(7));
\R.NOMDS_RNIH1NO\: NOR2A port map (
Y => NOMDS_2,
A => NOMDS,
B => hold);
UN1_DIAGSET6_Z1164: OAI1 port map (
Y => UN1_DIAGSET6,
A => UN31_DSU_0,
B => UN31_DSU_1,
C => dsuen);
\R.NOMDS_RNO_1\: AO1A port map (
Y => NOMDS_1,
A => DSTATE_10_1,
B => ready,
C => NOMDS_2);
\R.HOLDN_RNI57HF\: NOR2B port map (
Y => HOLDN_RNI57HF,
A => HOLD_203,
B => hold);
\R.WB.ADDR_RNO_2[2]\: OA1 port map (
Y => N_3609,
A => N_87,
B => N_31,
C => ADDR(2));
\R.WB.ADDR_RNO_0[2]\: MX2 port map (
Y => N_3614,
A => maddress(2),
B => N_3609,
S => N_88);
\R.WB.ADDR_RNO[2]\: MX2 port map (
Y => ADDR_1(2),
A => N_3614,
B => ADDR_4(2),
S => UN1_N_4_0);
\R.WB.ADDR_RNO_1[2]\: XOR2 port map (
Y => ADDR_4(2),
A => NN_1,
B => ready);
\DCTRL.UN31_DSU_1_I\: OR2 port map (
Y => N_64,
A => N_155,
B => N_96);
\R.STPEND_RNIRVCF7\: OA1A port map (
Y => STPEND_3,
A => ready,
B => REQ_205,
C => STPEND);
\R.REQ_RNII8N38\: OR2A port map (
Y => UN1_TWRITE_0_SQMUXA,
A => N_82,
B => lock);
\R.DSTATE_RNIBT1G7[8]\: OR2A port map (
Y => DSTATE_RNIBT1G7(8),
A => DSTATE(8),
B => STPEND_3);
\R.WB.ADDR_RNO[0]\: MX2 port map (
Y => N_3612,
A => maddress(0),
B => ADDR(0),
S => N_88);
\R.WB.ADDR_RNO[1]\: MX2 port map (
Y => N_3613,
A => maddress(1),
B => ADDR(1),
S => N_88);
\R.WB.ADDR_RNO[5]\: MX2 port map (
Y => N_3617,
A => maddress(5),
B => UN1_P0_2(678),
S => N_88);
\R.WB.ADDR_RNO[6]\: MX2 port map (
Y => N_3618,
A => maddress(6),
B => UN1_P0_2(679),
S => N_88);
\R.WB.ADDR_RNO[8]\: MX2 port map (
Y => N_3620,
A => maddress(8),
B => UN1_P0_2(681),
S => N_88);
\R.WB.ADDR_RNO[9]\: MX2 port map (
Y => N_3621,
A => maddress(9),
B => UN1_P0_2(682),
S => N_88);
\R.WB.ADDR_RNO[10]\: MX2 port map (
Y => N_3622,
A => maddress(10),
B => ADDR(10),
S => N_88);
\R.WB.ADDR_RNO[11]\: MX2 port map (
Y => N_3623,
A => maddress(11),
B => ADDR(11),
S => N_88);
\R.WB.ADDR_RNO[12]\: MX2 port map (
Y => N_3624,
A => maddress(12),
B => ADDR(12),
S => N_88);
\R.WB.ADDR_RNO[13]\: MX2 port map (
Y => N_3625,
A => maddress(13),
B => ADDR(13),
S => N_88);
\R.WB.ADDR_RNO[14]\: MX2 port map (
Y => N_3626,
A => maddress(14),
B => ADDR(14),
S => N_88);
\R.WB.ADDR_RNO[17]\: MX2 port map (
Y => N_3629,
A => maddress(17),
B => ADDR(17),
S => N_88);
\R.WB.ADDR_RNO[18]\: MX2 port map (
Y => N_3630,
A => maddress(18),
B => ADDR(18),
S => N_88);
\R.WB.ADDR_RNO[20]\: MX2 port map (
Y => N_3632,
A => maddress(20),
B => ADDR(20),
S => N_88);
\R.WB.ADDR_RNO[21]\: MX2 port map (
Y => N_3633,
A => maddress(21),
B => ADDR(21),
S => N_88);
\R.WB.ADDR_RNO[22]\: MX2 port map (
Y => N_3634,
A => maddress(22),
B => ADDR(22),
S => N_88);
\R.WB.ADDR_RNO[23]\: MX2 port map (
Y => N_3635,
A => maddress(23),
B => ADDR(23),
S => N_88);
\R.WB.ADDR_RNO[24]\: MX2 port map (
Y => N_3636,
A => maddress(24),
B => ADDR(24),
S => N_88);
\R.WB.ADDR_RNO[25]\: MX2 port map (
Y => N_3637,
A => maddress(25),
B => ADDR(25),
S => N_88);
\R.WB.ADDR_RNO[26]\: MX2 port map (
Y => N_3638,
A => maddress(26),
B => ADDR(26),
S => N_88);
\R.WB.ADDR_RNO[27]\: MX2 port map (
Y => N_3639,
A => maddress(27),
B => ADDR(27),
S => N_88);
\R.WB.ADDR_RNO[28]\: MX2 port map (
Y => N_3640,
A => maddress(28),
B => ADDR(28),
S => N_88);
\R.WB.ADDR_RNO[29]\: MX2 port map (
Y => N_3641,
A => maddress(29),
B => ADDR(29),
S => N_88);
\R.WB.ADDR_RNO[30]\: MX2 port map (
Y => N_3642,
A => maddress(30),
B => ADDR(30),
S => N_88);
\R.WB.ADDR_RNO[31]\: MX2 port map (
Y => N_3643,
A => maddress(31),
B => ADDR(31),
S => N_88);
\DCTRL.MEXC_1_0_A2_0_1\: NOR2A port map (
Y => N_134_1,
A => asi(1),
B => asi(0));
\R.MEXC_RNO\: NOR2B port map (
Y => MEXC_RNO,
A => N_4361,
B => rst);
\R.NOFLUSH_RNO\: NOR2B port map (
Y => NOFLUSH_RNO,
A => N_4350,
B => rst);
\R.NOMDS_RNO\: NOR2B port map (
Y => NOMDS_RNO,
A => N_4349,
B => rst);
\R.WB.LOCK_RNO\: NOR2B port map (
Y => LOCK_RNO,
A => N_4269,
B => rst);
\R.WB.DATA2_RNO[0]\: NOR2B port map (
Y => DATA2_RNO(0),
A => N_4309,
B => rst);
\R.WB.DATA2_RNO[1]\: NOR2B port map (
Y => DATA2_RNO(1),
A => N_4310,
B => rst);
\R.WB.DATA2_RNO[2]\: NOR2B port map (
Y => DATA2_RNO(2),
A => N_4311,
B => rst);
\R.WB.DATA2_RNO[5]\: NOR2B port map (
Y => DATA2_RNO(5),
A => N_4314,
B => rst);
\R.WB.DATA2_RNO[6]\: NOR2B port map (
Y => DATA2_RNO(6),
A => N_4315,
B => rst);
\R.WB.DATA2_RNO[7]\: NOR2B port map (
Y => DATA2_RNO(7),
A => N_4316,
B => rst);
\R.WB.DATA2_RNO[8]\: NOR2B port map (
Y => DATA2_RNO(8),
A => N_4317,
B => rst);
\R.WB.DATA2_RNO[9]\: NOR2B port map (
Y => DATA2_RNO(9),
A => N_4318,
B => rst);
\R.WB.DATA2_RNO[10]\: NOR2B port map (
Y => DATA2_RNO(10),
A => N_4319,
B => rst);
\R.WB.DATA2_RNO[11]\: NOR2B port map (
Y => DATA2_RNO(11),
A => N_4320,
B => rst);
\R.WB.DATA2_RNO[14]\: NOR2B port map (
Y => DATA2_RNO(14),
A => N_4323,
B => rst);
\R.WB.DATA2_RNO[15]\: NOR2B port map (
Y => DATA2_RNO(15),
A => N_4324,
B => rst);
\R.WB.DATA2_RNO[17]\: NOR2B port map (
Y => DATA2_RNO(17),
A => N_4326,
B => rst);
\R.WB.DATA2_RNO[18]\: NOR2B port map (
Y => DATA2_RNO(18),
A => N_4327,
B => rst);
\R.WB.DATA2_RNO[19]\: NOR2B port map (
Y => DATA2_RNO(19),
A => N_4328,
B => rst);
\R.WB.DATA2_RNO[20]\: NOR2B port map (
Y => DATA2_RNO(20),
A => N_4329,
B => rst);
\R.WB.DATA2_RNO[25]\: NOR2B port map (
Y => DATA2_RNO(25),
A => N_4334,
B => rst);
\R.WB.DATA2_RNO[27]\: NOR2B port map (
Y => DATA2_RNO(27),
A => N_4336,
B => rst);
\R.WB.DATA2_RNO[29]\: NOR2B port map (
Y => DATA2_RNO(29),
A => N_4338,
B => rst);
\R.WB.DATA2_RNO[30]\: NOR2B port map (
Y => DATA2_RNO(30),
A => N_4339,
B => rst);
\R.WB.DATA2_RNO[31]\: NOR2B port map (
Y => DATA2_RNO(31),
A => N_4340,
B => rst);
\R.WB.DATA1_RNO[0]\: NOR2B port map (
Y => DATA1_RNO(0),
A => N_4277,
B => rst);
\R.WB.DATA1_RNO[1]\: NOR2B port map (
Y => DATA1_RNO(1),
A => N_4278,
B => rst);
\R.WB.DATA1_RNO[2]\: NOR2B port map (
Y => DATA1_RNO(2),
A => N_4279,
B => rst);
\R.WB.DATA1_RNO[3]\: NOR2B port map (
Y => DATA1_RNO(3),
A => N_4280,
B => rst);
\R.WB.DATA1_RNO[4]\: NOR2B port map (
Y => DATA1_RNO(4),
A => N_4281,
B => rst);
\R.WB.DATA1_RNO[5]\: NOR2B port map (
Y => DATA1_RNO(5),
A => N_4282,
B => rst);
\R.WB.DATA1_RNO[7]\: NOR2B port map (
Y => DATA1_RNO(7),
A => N_4284,
B => rst);
\R.WB.DATA1_RNO[8]\: NOR2B port map (
Y => DATA1_RNO(8),
A => N_4285,
B => rst);
\R.WB.DATA1_RNO[9]\: NOR2B port map (
Y => DATA1_RNO(9),
A => N_4286,
B => rst);
\R.WB.DATA1_RNO[10]\: NOR2B port map (
Y => DATA1_RNO(10),
A => N_4287,
B => rst);
\R.WB.DATA1_RNO[11]\: NOR2B port map (
Y => DATA1_RNO(11),
A => N_4288,
B => rst);
\R.WB.DATA1_RNO[13]\: NOR2B port map (
Y => DATA1_RNO(13),
A => N_4290,
B => rst);
\R.WB.DATA1_RNO[14]\: NOR2B port map (
Y => DATA1_RNO(14),
A => N_4291,
B => rst);
\R.WB.DATA1_RNO[15]\: NOR2B port map (
Y => DATA1_RNO(15),
A => N_4292,
B => rst);
\R.WB.DATA1_RNO[17]\: NOR2B port map (
Y => DATA1_RNO(17),
A => N_4294,
B => rst);
\R.WB.DATA1_RNO[18]\: NOR2B port map (
Y => DATA1_RNO(18),
A => N_4295,
B => rst);
\R.WB.DATA1_RNO[19]\: NOR2B port map (
Y => DATA1_RNO(19),
A => N_4296,
B => rst);
\R.WB.DATA1_RNO[20]\: NOR2B port map (
Y => DATA1_RNO(20),
A => N_4297,
B => rst);
\R.WB.DATA1_RNO[22]\: NOR2B port map (
Y => DATA1_RNO(22),
A => N_4299,
B => rst);
\R.WB.DATA1_RNO[26]\: NOR2B port map (
Y => DATA1_RNO(26),
A => N_4303,
B => rst);
\R.WB.DATA1_RNO[27]\: NOR2B port map (
Y => DATA1_RNO(27),
A => N_4304,
B => rst);
\R.WB.DATA1_RNO[29]\: NOR2B port map (
Y => DATA1_RNO(29),
A => N_4306,
B => rst);
\R.WB.DATA1_RNO[30]\: NOR2B port map (
Y => DATA1_RNO(30),
A => N_4307,
B => rst);
\R.WB.DATA2_RNI1LMAC[0]\: MX2B port map (
Y => N_3941,
A => DATA2(0),
B => N_5285,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIMRF4D[1]\: MX2 port map (
Y => N_3942,
A => DATA2(1),
B => hrdata_0,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIQVF4D[2]\: MX2 port map (
Y => N_3943,
A => DATA2(2),
B => hrdata_1,
S => RDATASEL_1(3));
\R.WB.DATA2_RNII3J2D[8]\: MX2 port map (
Y => N_3949,
A => DATA2(8),
B => hrdata_7,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIO7359[9]\: MX2 port map (
Y => N_3950,
A => DATA2(9),
B => hrdata_8,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIO0AS9[10]\: MX2 port map (
Y => N_3951,
A => DATA2(10),
B => hrdata_9,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNICQOUE[12]\: MX2 port map (
Y => N_3953,
A => DATA2(12),
B => hrdata_11,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNIGUOUE[13]\: MX2 port map (
Y => N_3954,
A => DATA2(13),
B => hrdata_12,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNITSK8E[14]\: MX2 port map (
Y => N_3955,
A => DATA2(14),
B => hrdata_13,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNISSVPD[15]\: MX2 port map (
Y => N_3956,
A => DATA2(15),
B => hrdata_14,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNI1D4QC[18]\: MX2B port map (
Y => N_3959,
A => DATA2(18),
B => N_5283,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNI4G4QC[19]\: MX2B port map (
Y => N_3960,
A => DATA2(19),
B => N_5282,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNICQ6QC[20]\: MX2B port map (
Y => N_3961,
A => DATA2(20),
B => N_5281,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNII07QC[22]\: MX2B port map (
Y => N_3963,
A => DATA2(22),
B => N_5279,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNIL37QC[23]\: MX2B port map (
Y => N_3964,
A => DATA2(23),
B => N_5278,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNIU4DSE[24]\: MX2 port map (
Y => N_3965,
A => DATA2(24),
B => hrdata_23,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNISL9OC[25]\: MX2B port map (
Y => N_3966,
A => DATA2(25),
B => N_5277,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNIVO9OC[26]\: MX2B port map (
Y => N_3967,
A => DATA2(26),
B => N_5261,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNIJBV8C[27]\: MX2B port map (
Y => N_3968,
A => DATA2(27),
B => N_5260,
S => RDATASEL_1(3));
\R.WB.DATA2_RNI19J7D[29]\: MX2 port map (
Y => N_3970,
A => DATA2(29),
B => hrdata_28,
S => RDATASEL_1(3));
\R.WB.DATA2_RNI1S19C[30]\: MX2B port map (
Y => N_3971,
A => DATA2(30),
B => N_126,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIM2R2D[31]\: MX2 port map (
Y => N_3972,
A => DATA2(31),
B => hrdata_30,
S => RDATASEL_1(3));
\R.NOFLUSH_RNICKC6G\: MX2 port map (
Y => N_4005,
A => N_3971,
B => NOFLUSH,
S => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNIM1N7E[5]\: MX2 port map (
Y => N_3946,
A => DATA2(5),
B => hrdata_4,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIQ5N7E[6]\: MX2 port map (
Y => N_3947,
A => DATA2(6),
B => hrdata_5,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIEKG4D[7]\: MX2 port map (
Y => N_3948,
A => DATA2(7),
B => hrdata_6,
S => RDATASEL_1(3));
\R.WB.DATA2_RNIPU3O9[11]\: MX2 port map (
Y => N_3952,
A => DATA2(11),
B => hrdata_10,
S => RDATASEL_1_0(3));
\R.WB.DATA2_RNI61OOD[17]\: MX2 port map (
Y => N_3958,
A => DATA2(17),
B => hrdata_16,
S => RDATASEL_1_0(3));
\R.CCTRL.DFRZ_RNIUV97I\: MX2 port map (
Y => N_3980,
A => N_3946,
B => DFRZ,
S => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNIBH2VH[6]\: NOR2A port map (
Y => N_3981,
A => N_3947,
B => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIVVRRG[7]\: NOR2A port map (
Y => N_3982,
A => N_3948,
B => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNIAAFFD[11]\: NOR2A port map (
Y => N_3986,
A => N_3952,
B => RDATAV_0_0_SQMUXA_1);
\R.WB.DATA2_RNINC3GH[17]\: NOR2A port map (
Y => N_3992,
A => N_3958,
B => RDATAV_0_0_SQMUXA_1);
\R.CCTRL.DFRZ_RNI3BVF21\: MX2A port map (
Y => data_0_1,
A => N_3938,
B => N_3980,
S => N_3160_208);
\R.WB.DATA2_RNIGSN721[6]\: MX2A port map (
Y => data_0_2,
A => N_3938,
B => N_3981,
S => N_3160_208);
\R.WB.DATA2_RNI4BH411[7]\: MX2A port map (
Y => data_0_3,
A => N_3938,
B => N_3982,
S => N_3160_208);
\R.WB.DATA2_RNIFL4OT[11]\: MX2A port map (
Y => data_0_7,
A => N_3938,
B => N_3986,
S => N_3160);
\R.WB.DATA2_RNISNOO11[17]\: MX2A port map (
Y => data_0_13,
A => N_3938,
B => N_3992,
S => N_3160);
\R.WB.DATA1_RNO[31]\: NOR2B port map (
Y => DATA1_RNO(31),
A => N_4308,
B => rst);
\DCTRL.UN8_DSU_0_A2\: NOR2 port map (
Y => UN8_DSU,
A => N_96,
B => asi(1));
RDATASEL_0_SQMUXA_2_0_A2_1_Z1289: NOR2 port map (
Y => N_154,
A => asi(0),
B => asi(2));
\DCTRL.MEXC_1_0_A2_4\: NOR2A port map (
Y => N_153,
A => asi(4),
B => asi(1));
\DCTRL.UN31_DSU_1_I_O2\: OR3B port map (
Y => N_96,
A => asi(2),
B => asi(3),
C => asi(4));
\R.WB.READ_RNI44J6F\: NOR2A port map (
Y => REQ_1_1,
A => grant,
B => READ_202);
\R.DSTATE_RNIO6BA_0[8]\: OR2B port map (
Y => N_11,
A => enaddr,
B => DSTATE(8));
\R.STPEND_RNIRVCF7_0\: OR2A port map (
Y => N_85,
A => STPEND,
B => N_82);
\R.DSTATE_RNIVV658Q2[7]\: OR2B port map (
Y => BURST_3_SQMUXA_1,
A => N_31,
B => N_86);
\R.XADDRESS_RNIDE5H7[2]\: OR2 port map (
Y => N_90,
A => N_86,
B => ADDR(2));
\R.NOMDS_RNIVI0UOP2\: NOR2A port map (
Y => N_151,
A => N_150,
B => N_76);
\R.DSTATE_RNO[5]\: NOR2B port map (
Y => DSTATE_4_SQMUXA,
A => HOLDN_3_SQMUXA,
B => rst);
\V.REQ_1_SQMUXA_0_A2_2\: OA1 port map (
Y => N_148,
A => N_156,
B => N_145,
C => asi(1));
\R.REQ_RNIAS1G7\: NOR2A port map (
Y => TAGCLEAR_0_SQMUXA,
A => MEXC_0_SQMUXA,
B => N_82);
\R.DSTATE_RNIUSHD[1]\: NOR2B port map (
Y => DSTATE_2_SQMUXA,
A => DSTATE(1),
B => hold);
\R.STPEND_RNIOR347_0\: NOR2A port map (
Y => N_122_1,
A => ready,
B => STPEND);
\R.REQ_RNIIISD7\: OR2A port map (
Y => N_82,
A => ready,
B => REQ_205);
\R.WB.ADDR_RNO_1[3]\: AX1C port map (
Y => ADDR_4(3),
A => NN_1,
B => ready,
C => ADDRESS_167);
\R.WB.ADDR_RNO[3]\: MX2 port map (
Y => ADDR_1(3),
A => N_3615,
B => ADDR_4(3),
S => UN1_N_4_0);
\R.WB.ADDR_RNO_0[3]\: MX2 port map (
Y => N_3615,
A => maddress(3),
B => ADDR(3),
S => N_88);
\R.STPEND_RNIO952\: NOR2A port map (
Y => MEXC_0_SQMUXA,
A => DSTATE(7),
B => STPEND);
\R.STPEND_RNIOR347\: NOR2B port map (
Y => STPEND_0_SQMUXA,
A => STPEND,
B => ready);
\R.WB.ADDR_RNO_1[4]\: MX2 port map (
Y => ADDR_4(4),
A => ADDRESS_168,
B => N_5332,
S => ready);
\R.CCTRL.BURST_RNIA0L021\: MX2A port map (
Y => data_0_12,
A => N_3938,
B => N_3991,
S => N_3160);
\R.CCTRL.BURST_RNI5LVNH\: MX2 port map (
Y => N_3991,
A => N_3957,
B => BURST_201,
S => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI3UNOD[16]\: MX2 port map (
Y => N_3957,
A => DATA2(16),
B => hrdata_15,
S => RDATASEL_1_0(3));
\R.WB.DATA1_RNO[24]\: NOR2B port map (
Y => DATA1_RNO(24),
A => N_4301,
B => rst);
\R.WB.DATA1_RNO[16]\: NOR2B port map (
Y => DATA1_RNO(16),
A => N_4293,
B => rst);
\R.WB.DATA2_RNO[24]\: NOR2B port map (
Y => DATA2_RNO(24),
A => N_4333,
B => rst);
\R.WB.DATA2_RNO[16]\: NOR2B port map (
Y => DATA2_RNO(16),
A => N_4325,
B => rst);
\R.WB.DATA2_RNO_1[24]\: MX2A port map (
Y => DATA2_1(24),
A => edata2_iv(24),
B => hrdata_23,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[16]\: MX2A port map (
Y => DATA2_1(16),
A => edata2_0_iv(16),
B => hrdata_15,
S => DSTATE_0(7));
\R.WB.DATA1_RNO_1[24]\: MX2 port map (
Y => DATA1_1(24),
A => N_3703,
B => maddress(24),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[24]\: MX2A port map (
Y => N_3703,
A => edata2_iv(24),
B => DATA2(24),
S => N_88);
\R.WB.DATA1_RNO_1[16]\: MX2 port map (
Y => DATA1_1(16),
A => N_3695,
B => maddress(16),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[16]\: MX2A port map (
Y => N_3695,
A => edata2_0_iv(16),
B => DATA2(16),
S => N_88);
\R.WB.DATA2_RNO_0[24]\: MX2 port map (
Y => N_4333,
A => DATA2(24),
B => DATA2_1(24),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[16]\: MX2 port map (
Y => N_4325,
A => DATA2(16),
B => DATA2_1(16),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA1_RNO_0[24]\: MX2 port map (
Y => N_4301,
A => DATA1_1(24),
B => DATA_193,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_0[16]\: MX2 port map (
Y => N_4293,
A => DATA1_1(16),
B => DATA_185,
S => DATA1_1_SQMUXA);
\R.DSTATE_RNO[0]\: NOR2B port map (
Y => DSTATE_RNO(0),
A => MDS_0_SQMUXA_1,
B => rst);
\R.HOLDN_RNO_4\: OA1 port map (
Y => DSUEN_M,
A => DSTATE(2),
B => HOLDN_1_SQMUXA,
C => dsuen);
\R.NOMDS_RNIDJI24Q2\: NOR2B port map (
Y => HOLDN_2_SQMUXA_1,
A => HOLDN_2_SQMUXA,
B => rst);
\R.HOLDN_RNO_0\: OA1C port map (
Y => HOLDN_1,
A => HOLDN_2_SQMUXA_1_0,
B => N_3228,
C => HOLDN_2_SQMUXA_2);
\R.HOLDN_RNO\: OR2A port map (
Y => HOLDN_RNO_0,
A => rst,
B => HOLDN_1);
\R.HOLDN_RNO_1\: OR3 port map (
Y => HOLDN_2_SQMUXA_1_0,
A => DSTATE(2),
B => HOLDN_1_SQMUXA,
C => BMEXC_1_SQMUXA);
\R.WB.DATA2_RNIAUMAC[3]\: MX2B port map (
Y => N_3944,
A => DATA2(3),
B => N_5284,
S => RDATASEL_1(3));
\R.WB.DATA2_RNO[26]\: NOR2B port map (
Y => DATA2_RNO(26),
A => N_4335,
B => rst);
\R.WB.DATA2_RNO[22]\: NOR2B port map (
Y => DATA2_RNO(22),
A => N_4331,
B => rst);
\R.WB.DATA2_RNO[3]\: NOR2B port map (
Y => DATA2_RNO(3),
A => N_4312,
B => rst);
\R.DSTATE_RNI7OO47_0[7]\: NOR2A port map (
Y => BMEXC_1_SQMUXA,
A => DSTATE(7),
B => N_122_1);
\R.HOLDN_RNO_2\: AO1 port map (
Y => N_3228,
A => NOMDS_2,
B => BMEXC_1_SQMUXA,
C => DSUEN_M);
\R.WB.DATA2_RNO_1[26]\: MX2C port map (
Y => DATA2_1(26),
A => edata2_iv(26),
B => N_5261,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[3]\: MX2C port map (
Y => DATA2_1(3),
A => edata2_0_iv(3),
B => N_5284,
S => DSTATE_0(7));
\R.WB.DATA2_RNO_1[22]\: MX2C port map (
Y => DATA2_1(22),
A => edata2_0_iv(22),
B => N_5279,
S => DSTATE(7));
\R.WB.DATA1_RNO_1[22]\: MX2 port map (
Y => DATA1_1(22),
A => N_3701,
B => maddress(22),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[22]\: MX2A port map (
Y => N_3701,
A => edata2_0_iv(22),
B => DATA2(22),
S => N_88);
\R.WB.DATA2_RNO_0[26]\: MX2 port map (
Y => N_4335,
A => DATA2(26),
B => DATA2_1(26),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[22]\: MX2 port map (
Y => N_4331,
A => DATA2(22),
B => DATA2_1(22),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[3]\: MX2 port map (
Y => N_4312,
A => DATA2(3),
B => DATA2_1(3),
S => MEXC_0_SQMUXA_0);
\R.WB.ADDR_RNO[15]\: MX2 port map (
Y => N_3627,
A => maddress(15),
B => ADDR(15),
S => N_88);
\R.WB.ADDR_RNO_0[4]\: MX2 port map (
Y => N_3616,
A => maddress(4),
B => ADDR(4),
S => N_88);
\R.WB.ADDR_RNO[4]\: MX2 port map (
Y => ADDR_1(4),
A => N_3616,
B => ADDR_4(4),
S => UN1_N_4_0);
\R.WB.DATA1_RNO[25]\: NOR2B port map (
Y => DATA1_RNO(25),
A => N_4302,
B => rst);
\R.WB.DATA1_RNO_1[25]\: MX2 port map (
Y => DATA1_1(25),
A => N_3704,
B => maddress(25),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[25]\: MX2A port map (
Y => N_3704,
A => edata2_iv(25),
B => DATA2(25),
S => N_88);
\R.WB.DATA1_RNO_0[25]\: MX2 port map (
Y => N_4302,
A => DATA1_1(25),
B => DATA_194,
S => DATA1_1_SQMUXA);
\R.WB.ADDR_RNO[7]\: MX2 port map (
Y => N_3619,
A => maddress(7),
B => UN1_P0_2(680),
S => N_88);
\R.WB.DATA1_RNO[6]\: NOR2B port map (
Y => DATA1_RNO(6),
A => N_4283,
B => rst);
\R.WB.DATA1_RNO_1[6]\: MX2 port map (
Y => DATA1_1(6),
A => N_3685,
B => maddress(6),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_0[6]\: MX2 port map (
Y => N_4283,
A => DATA1_1(6),
B => DATA_175,
S => DATA1_1_SQMUXA_0);
\R.WB.DATA1_RNO[21]\: NOR2B port map (
Y => DATA1_RNO(21),
A => N_4298,
B => rst);
\R.WB.DATA1_RNO_0[21]\: MX2 port map (
Y => N_4298,
A => N_110,
B => DATA_190,
S => DATA1_1_SQMUXA);
\R.WB.DATA1_RNO_2[12]\: MX2A port map (
Y => N_3691,
A => edata2_0_iv(12),
B => DATA2(12),
S => N_88);
\R.DSTATE_RNO[1]\: NOR2B port map (
Y => DSTATE_3_SQMUXA_1,
A => DSTATE_3_SQMUXA,
B => rst);
\R.ICENABLE_RNO\: OA1B port map (
Y => ICENABLE_1,
A => DSTATE(2),
B => RDATASEL_0_SQMUXA,
C => diagrdy);
\R.ICENABLE_RNO_0\: NOR2B port map (
Y => RDATASEL_0_SQMUXA,
A => UN8_DSU,
B => dsuen);
\R.DSTATE_RNO[2]\: NOR2B port map (
Y => DSTATE_1_SQMUXA_2,
A => HOLDN_1_SQMUXA,
B => rst);
\R.NOMDS_RNI518LQP2\: NOR2B port map (
Y => HOLDN_1_SQMUXA,
A => UN8_DSU,
B => N_151);
\V.REQ_1_SQMUXA_0_A2_6\: NOR2B port map (
Y => N_142,
A => N_152,
B => asi(0));
\V.REQ_1_SQMUXA_0_A2_1\: OA1 port map (
Y => N_147,
A => N_142,
B => N_141,
C => asi(2));
\R.CCTRLWR_RNO_0\: OR2A port map (
Y => N_81,
A => dsuen,
B => eenaddr);
\V.REQ_1_SQMUXA_0_A2_1_0\: NOR2B port map (
Y => REQ_1_SQMUXA_1,
A => N_74,
B => read);
\R.NOMDS_RNIL2B3PP2\: NOR2A port map (
Y => N_171,
A => N_151,
B => read);
\R.DSTATE_RNIE184[2]\: NOR2B port map (
Y => MDS_0_SQMUXA_1,
A => DSTATE(2),
B => diagrdy);
RDATASEL_0_SQMUXA_2_0_A2_0: NOR2 port map (
Y => N_152,
A => asi(3),
B => asi(4));
\R.READ_RNO\: NOR2B port map (
Y => READ_RNO,
A => N_4360,
B => rst);
\R.WB.READ_RNO\: MX2 port map (
Y => N_100,
A => READ_0,
B => read,
S => DSTATE(8));
\DCTRL.MEXC_1_0_A2_5\: NOR2A port map (
Y => N_156,
A => asi(2),
B => asi(3));
\R.READ_RNO_0\: MX2 port map (
Y => N_4360,
A => read,
B => READ_0,
S => N_11);
\DCTRL.V.XADDRESS_1_0_RNO[2]\: MX2 port map (
Y => XADDRESS_2(2),
A => maddress(2),
B => ADDR(2),
S => N_11);
\R.DSTATE_RNI7OO47[7]\: NOR2B port map (
Y => BMEXC_0_SQMUXA,
A => N_122_1,
B => DSTATE(7));
\R.REQ_RNO\: OA1 port map (
Y => REQ_RNO_0,
A => REQST_10,
B => REQ_12_0,
C => rst);
\R.STPEND_RNO\: OA1 port map (
Y => STPEND_RNO,
A => STPEND_3,
B => REQST_10,
C => rst);
\R.NOMDS_RNIARHM3Q2\: NOR3B port map (
Y => HOLDN_3_SQMUXA_1,
A => N_74,
B => N_150,
C => NOMDS);
\R.BURST_RNO_0\: MX2A port map (
Y => N_4270,
A => N_56,
B => BURST_204,
S => BURST_1_SQMUXA_1);
\R.BURST_RNO_4\: NOR2A port map (
Y => N_131,
A => N_87,
B => N_138);
\R.BURST_RNO_12\: NOR2B port map (
Y => BURST_2_SQMUXA,
A => N_85,
B => DSTATE(7));
\R.BURST_RNO_13\: AOI1B port map (
Y => SIZE_0_SQMUXA_1,
A => UN1_TWRITE_0_SQMUXA,
B => N_79,
C => DSTATE(5));
\R.BURST_RNO_2\: OA1C port map (
Y => BURST_1_SQMUXA_1,
A => N_34,
B => DSTATE_15_1,
C => grant);
\R.BURST_RNO_6\: AO1C port map (
Y => N_34,
A => N_89,
B => HOLDN_3_SQMUXA_1,
C => DSTATE(8));
\R.DSTATE_RNIAS1G7[7]\: OR2A port map (
Y => N_86,
A => DSTATE(7),
B => N_85);
\R.BURST_RNO\: NOR2B port map (
Y => BURST_RNO,
A => N_4270,
B => rst);
\R.STPEND_RNIK4IK7\: OR2 port map (
Y => N_89,
A => STPEND_3,
B => dsuen);
\R.DSTATE_RNI92Q5[8]\: NOR2A port map (
Y => HOLDN_3_SQMUXA_3,
A => DSTATE(8),
B => dsuen);
\R.CCTRL.BURST_RNO\: NOR2B port map (
Y => BURST_RNO_0,
A => N_4348,
B => rst);
\R.HOLDN_RNILO6L7\: AO1A port map (
Y => dco_i_3(132),
A => HOLD_203,
B => BMEXC_0_SQMUXA,
C => READ_M);
\R.HOLDN_RNO_5\: NOR2A port map (
Y => LOCK_2_SQMUXA,
A => DSTATE(5),
B => UN1_TWRITE_0_SQMUXA);
\DCTRL.V.DSTATE41_0_O2\: OR2B port map (
Y => N_79,
A => lock,
B => nullify);
\R.DSTATE_RNIL35L0Q2[5]\: OR2A port map (
Y => N_31,
A => N_79,
B => N_91);
\R.DSTATE_RNIPQDGBK1[5]\: AO1A port map (
Y => REQST_10,
A => nullify,
B => REQST_1_SQMUXA_0,
C => BURST_2_SQMUXA_1);
\R.WB.SIZE_RNO[1]\: MX2 port map (
Y => N_102,
A => SIZE_0(1),
B => size(1),
S => DSTATE(8));
\R.WB.SIZE_RNO[0]\: MX2 port map (
Y => N_101,
A => SIZE_0(0),
B => size(0),
S => DSTATE(8));
\R.DSTATE_RNIV2C48[5]\: OR2B port map (
Y => N_91,
A => UN1_TWRITE_0_SQMUXA,
B => DSTATE(5));
\R.SIZE_RNITSAJ[0]\: OR2B port map (
Y => N_87,
A => SIZE_0(0),
B => SIZE_0(1));
\DCTRL.MEXC_1_0_O2\: OR2A port map (
Y => N_75,
A => size(1),
B => size(0));
\R.CCTRL.BURST_RNO_0\: MX2 port map (
Y => N_4348,
A => BURST_201,
B => maddress(16),
S => IFLUSH_0_SQMUXA);
\R.WB.DATA1_RNO[12]\: NOR2B port map (
Y => DATA1_RNO(12),
A => N_4289,
B => rst);
\R.WB.DATA2_RNO[12]\: NOR2B port map (
Y => DATA2_RNO(12),
A => N_4321,
B => rst);
\R.WB.DATA2_RNO_1[12]\: MX2A port map (
Y => DATA2_1(12),
A => edata2_0_iv(12),
B => hrdata_11,
S => DSTATE_0(7));
\R.WB.DATA1_RNO_1[12]\: MX2 port map (
Y => DATA1_1(12),
A => N_3691,
B => maddress(12),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA2_RNO_0[12]\: MX2 port map (
Y => N_4321,
A => DATA2(12),
B => DATA2_1(12),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA1_RNO_0[12]\: MX2 port map (
Y => N_4289,
A => DATA1_1(12),
B => DATA_181,
S => DATA1_1_SQMUXA_0);
\R.WB.ADDR_RNO[16]\: MX2 port map (
Y => N_3628,
A => maddress(16),
B => ADDR(16),
S => N_88);
\R.NOMDS_RNIC9SA3\: OR2B port map (
Y => N_3938,
A => RDATASEL_0_SQMUXA_2,
B => maddress(3));
\R.CCTRL.IFRZ_RNIP2NU11\: MX2 port map (
Y => data_0_0,
A => RDATAV_0_3_SQMUXA,
B => N_3979,
S => N_3160_208);
\R.CCTRL.IFRZ_RNIFLI9H\: MX2 port map (
Y => N_3979,
A => N_3945,
B => IFRZ,
S => RDATAV_0_0_SQMUXA_1_207);
\R.WB.DATA2_RNI1AK7D[28]\: MX2 port map (
Y => N_3969,
A => DATA2(28),
B => hrdata_27,
S => RDATASEL_1(3));
\R.WB.DATA2_RNI28G4D[4]\: MX2 port map (
Y => N_3945,
A => DATA2(4),
B => hrdata_3,
S => RDATASEL_1(3));
\R.WB.DATA1_RNO[28]\: NOR2B port map (
Y => DATA1_RNO(28),
A => N_4305,
B => rst);
\R.WB.DATA2_RNO[28]\: NOR2B port map (
Y => DATA2_RNO(28),
A => N_4337,
B => rst);
\R.WB.DATA2_RNO[4]\: NOR2B port map (
Y => DATA2_RNO(4),
A => N_4313,
B => rst);
\R.WB.DATA2_RNO_1[28]\: MX2A port map (
Y => DATA2_1(28),
A => edata2_iv(28),
B => hrdata_27,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[4]\: MX2A port map (
Y => DATA2_1(4),
A => edata2_0_iv(4),
B => hrdata_3,
S => DSTATE_0(7));
\R.WB.DATA1_RNO_1[28]\: MX2 port map (
Y => DATA1_1(28),
A => N_3707,
B => maddress(28),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[28]\: MX2A port map (
Y => N_3707,
A => edata2_iv(28),
B => DATA2(28),
S => N_88);
\R.WB.DATA1_RNO_2[4]\: MX2A port map (
Y => N_3683,
A => edata2_0_iv(4),
B => DATA2(4),
S => N_88);
\R.WB.DATA2_RNO_0[28]\: MX2 port map (
Y => N_4337,
A => DATA2(28),
B => DATA2_1(28),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[4]\: MX2 port map (
Y => N_4313,
A => DATA2(4),
B => DATA2_1(4),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA1_RNO_0[28]\: MX2 port map (
Y => N_4305,
A => DATA1_1(28),
B => DATA_197,
S => DATA1_1_SQMUXA);
\R.WB.DATA2_RNIFT6QC[21]\: MX2B port map (
Y => N_3962,
A => DATA2(21),
B => N_5280,
S => RDATASEL_1_0(3));
\R.WB.DATA1_RNO[23]\: NOR2B port map (
Y => DATA1_RNO(23),
A => N_4300,
B => rst);
\R.WB.DATA2_RNO[23]\: NOR2B port map (
Y => DATA2_RNO(23),
A => N_4332,
B => rst);
\R.WB.DATA2_RNO[21]\: NOR2B port map (
Y => DATA2_RNO(21),
A => N_4330,
B => rst);
\R.WB.DATA2_RNO[13]\: NOR2B port map (
Y => DATA2_RNO(13),
A => N_4322,
B => rst);
\R.WB.DATA2_RNO_1[23]\: MX2C port map (
Y => DATA2_1(23),
A => edata2_0_iv(23),
B => N_5278,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[21]\: MX2C port map (
Y => DATA2_1(21),
A => edata2_0_iv(21),
B => N_5280,
S => DSTATE(7));
\R.WB.DATA2_RNO_1[13]\: MX2A port map (
Y => DATA2_1(13),
A => edata2_0_iv(13),
B => hrdata_12,
S => DSTATE_0(7));
\R.WB.DATA1_RNO_1[23]\: MX2 port map (
Y => DATA1_1(23),
A => N_3702,
B => maddress(23),
S => BURST_3_SQMUXA_1);
\R.WB.DATA1_RNO_2[23]\: MX2A port map (
Y => N_3702,
A => edata2_0_iv(23),
B => DATA2(23),
S => N_88);
\R.WB.DATA1_RNO_2[13]\: MX2A port map (
Y => N_3692,
A => edata2_0_iv(13),
B => DATA2(13),
S => N_88);
\R.WB.DATA1_RNO_1[21]\: MX2 port map (
Y => N_110,
A => N_108,
B => maddress(21),
S => BURST_3_SQMUXA_1_0);
\R.WB.DATA1_RNO_2[21]\: MX2A port map (
Y => N_108,
A => edata2_0_iv(21),
B => DATA2(21),
S => N_88);
\R.WB.DATA2_RNO_0[23]\: MX2 port map (
Y => N_4332,
A => DATA2(23),
B => DATA2_1(23),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[21]\: MX2 port map (
Y => N_4330,
A => DATA2(21),
B => DATA2_1(21),
S => MEXC_0_SQMUXA_1);
\R.WB.DATA2_RNO_0[13]\: MX2 port map (
Y => N_4322,
A => DATA2(13),
B => DATA2_1(13),
S => MEXC_0_SQMUXA_0);
\R.WB.DATA1_RNO_0[23]\: MX2 port map (
Y => N_4300,
A => DATA1_1(23),
B => DATA_192,
S => DATA1_1_SQMUXA);
\R.WB.ADDR_RNO[19]\: MX2 port map (
Y => N_3631,
A => maddress(19),
B => ADDR(19),
S => N_88);
\R.ICENABLE_REG_Z1446\: DFN1 port map (
Q => enable,
CLK => ramclk_c,
D => ICENABLE_1);
\R.DSTATE[5]_REG_Z1448\: DFN1E0 port map (
Q => DSTATE(5),
CLK => ramclk_c,
D => DSTATE_4_SQMUXA,
E => DSTATE_0_SQMUXA_4);
\R.WB.READ_REG_Z1450\: DFN1E0 port map (
Q => READ_202,
CLK => ramclk_c,
D => N_100,
E => UN1_N_4_0);
\R.CCTRL.IFRZ_REG_Z1452\: DFN1E1 port map (
Q => IFRZ,
CLK => ramclk_c,
D => maddress(4),
E => IFLUSH_0_SQMUXA);
\R.CCTRL.DFRZ_REG_Z1454\: DFN1E1 port map (
Q => DFRZ,
CLK => ramclk_c,
D => maddress(5),
E => IFLUSH_0_SQMUXA);
\R.HOLDN_REG_Z1456\: DFN1 port map (
Q => HOLD_203,
CLK => ramclk_c,
D => HOLDN_RNO_0);
\R.REQ_REG_Z1458\: DFN1 port map (
Q => REQ_205,
CLK => ramclk_c,
D => REQ_RNO_0);
\R.MEXC_REG_Z1460\: DFN1 port map (
Q => MEXC,
CLK => ramclk_c,
D => MEXC_RNO);
\R.READ_REG_Z1462\: DFN1 port map (
Q => READ_0,
CLK => ramclk_c,
D => READ_RNO);
\R.NOFLUSH_REG_Z1464\: DFN1 port map (
Q => NOFLUSH,
CLK => ramclk_c,
D => NOFLUSH_RNO);
\R.NOMDS_REG_Z1466\: DFN1 port map (
Q => NOMDS,
CLK => ramclk_c,
D => NOMDS_RNO);
\R.CCTRL.BURST_REG_Z1468\: DFN1 port map (
Q => BURST_201,
CLK => ramclk_c,
D => BURST_RNO_0);
\R.BURST_REG_Z1470\: DFN1 port map (
Q => BURST_204,
CLK => ramclk_c,
D => BURST_RNO);
\R.WB.LOCK_REG_Z1472\: DFN1 port map (
Q => LOCK_206,
CLK => ramclk_c,
D => LOCK_RNO);
\R.STPEND_REG_Z1474\: DFN1 port map (
Q => STPEND,
CLK => ramclk_c,
D => STPEND_RNO);
\R.CCTRLWR_REG_Z1476\: DFN1 port map (
Q => CCTRLWR,
CLK => ramclk_c,
D => CCTRLWR_RNO);
\R.WB.DATA2[0]_REG_Z1478\: DFN1 port map (
Q => DATA2(0),
CLK => ramclk_c,
D => DATA2_RNO(0));
\R.WB.DATA2[1]_REG_Z1480\: DFN1 port map (
Q => DATA2(1),
CLK => ramclk_c,
D => DATA2_RNO(1));
\R.WB.DATA2[2]_REG_Z1482\: DFN1 port map (
Q => DATA2(2),
CLK => ramclk_c,
D => DATA2_RNO(2));
\R.WB.DATA2[3]_REG_Z1484\: DFN1 port map (
Q => DATA2(3),
CLK => ramclk_c,
D => DATA2_RNO(3));
\R.WB.DATA2[4]_REG_Z1486\: DFN1 port map (
Q => DATA2(4),
CLK => ramclk_c,
D => DATA2_RNO(4));
\R.WB.DATA2[5]_REG_Z1488\: DFN1 port map (
Q => DATA2(5),
CLK => ramclk_c,
D => DATA2_RNO(5));
\R.WB.DATA2[6]_REG_Z1490\: DFN1 port map (
Q => DATA2(6),
CLK => ramclk_c,
D => DATA2_RNO(6));
\R.WB.DATA2[7]_REG_Z1492\: DFN1 port map (
Q => DATA2(7),
CLK => ramclk_c,
D => DATA2_RNO(7));
\R.WB.DATA2[8]_REG_Z1494\: DFN1 port map (
Q => DATA2(8),
CLK => ramclk_c,
D => DATA2_RNO(8));
\R.WB.DATA2[9]_REG_Z1496\: DFN1 port map (
Q => DATA2(9),
CLK => ramclk_c,
D => DATA2_RNO(9));
\R.WB.DATA2[10]_REG_Z1498\: DFN1 port map (
Q => DATA2(10),
CLK => ramclk_c,
D => DATA2_RNO(10));
\R.WB.DATA2[11]_REG_Z1500\: DFN1 port map (
Q => DATA2(11),
CLK => ramclk_c,
D => DATA2_RNO(11));
\R.WB.DATA2[12]_REG_Z1502\: DFN1 port map (
Q => DATA2(12),
CLK => ramclk_c,
D => DATA2_RNO(12));
\R.WB.DATA2[13]_REG_Z1504\: DFN1 port map (
Q => DATA2(13),
CLK => ramclk_c,
D => DATA2_RNO(13));
\R.WB.DATA2[14]_REG_Z1506\: DFN1 port map (
Q => DATA2(14),
CLK => ramclk_c,
D => DATA2_RNO(14));
\R.WB.DATA2[15]_REG_Z1508\: DFN1 port map (
Q => DATA2(15),
CLK => ramclk_c,
D => DATA2_RNO(15));
\R.WB.DATA2[16]_REG_Z1510\: DFN1 port map (
Q => DATA2(16),
CLK => ramclk_c,
D => DATA2_RNO(16));
\R.WB.DATA2[17]_REG_Z1512\: DFN1 port map (
Q => DATA2(17),
CLK => ramclk_c,
D => DATA2_RNO(17));
\R.WB.DATA2[18]_REG_Z1514\: DFN1 port map (
Q => DATA2(18),
CLK => ramclk_c,
D => DATA2_RNO(18));
\R.WB.DATA2[19]_REG_Z1516\: DFN1 port map (
Q => DATA2(19),
CLK => ramclk_c,
D => DATA2_RNO(19));
\R.WB.DATA2[20]_REG_Z1518\: DFN1 port map (
Q => DATA2(20),
CLK => ramclk_c,
D => DATA2_RNO(20));
\R.WB.DATA2[21]_REG_Z1520\: DFN1 port map (
Q => DATA2(21),
CLK => ramclk_c,
D => DATA2_RNO(21));
\R.WB.DATA2[22]_REG_Z1522\: DFN1 port map (
Q => DATA2(22),
CLK => ramclk_c,
D => DATA2_RNO(22));
\R.WB.DATA2[23]_REG_Z1524\: DFN1 port map (
Q => DATA2(23),
CLK => ramclk_c,
D => DATA2_RNO(23));
\R.WB.DATA2[24]_REG_Z1526\: DFN1 port map (
Q => DATA2(24),
CLK => ramclk_c,
D => DATA2_RNO(24));
\R.WB.DATA2[25]_REG_Z1528\: DFN1 port map (
Q => DATA2(25),
CLK => ramclk_c,
D => DATA2_RNO(25));
\R.WB.DATA2[26]_REG_Z1530\: DFN1 port map (
Q => DATA2(26),
CLK => ramclk_c,
D => DATA2_RNO(26));
\R.WB.DATA2[27]_REG_Z1532\: DFN1 port map (
Q => DATA2(27),
CLK => ramclk_c,
D => DATA2_RNO(27));
\R.WB.DATA2[28]_REG_Z1534\: DFN1 port map (
Q => DATA2(28),
CLK => ramclk_c,
D => DATA2_RNO(28));
\R.WB.DATA2[29]_REG_Z1536\: DFN1 port map (
Q => DATA2(29),
CLK => ramclk_c,
D => DATA2_RNO(29));
\R.WB.DATA2[30]_REG_Z1538\: DFN1 port map (
Q => DATA2(30),
CLK => ramclk_c,
D => DATA2_RNO(30));
\R.WB.DATA2[31]_REG_Z1540\: DFN1 port map (
Q => DATA2(31),
CLK => ramclk_c,
D => DATA2_RNO(31));
\R.WB.DATA1[0]_REG_Z1542\: DFN1 port map (
Q => NN_2,
CLK => ramclk_c,
D => DATA1_RNO(0));
\R.WB.DATA1[1]_REG_Z1544\: DFN1 port map (
Q => DATA_170,
CLK => ramclk_c,
D => DATA1_RNO(1));
\R.WB.DATA1[2]_REG_Z1546\: DFN1 port map (
Q => DATA_171,
CLK => ramclk_c,
D => DATA1_RNO(2));
\R.WB.DATA1[3]_REG_Z1548\: DFN1 port map (
Q => DATA_172,
CLK => ramclk_c,
D => DATA1_RNO(3));
\R.WB.DATA1[4]_REG_Z1550\: DFN1 port map (
Q => DATA_173,
CLK => ramclk_c,
D => DATA1_RNO(4));
\R.WB.DATA1[5]_REG_Z1552\: DFN1 port map (
Q => DATA_174,
CLK => ramclk_c,
D => DATA1_RNO(5));
\R.WB.DATA1[6]_REG_Z1554\: DFN1 port map (
Q => DATA_175,
CLK => ramclk_c,
D => DATA1_RNO(6));
\R.WB.DATA1[7]_REG_Z1556\: DFN1 port map (
Q => DATA_176,
CLK => ramclk_c,
D => DATA1_RNO(7));
\R.WB.DATA1[8]_REG_Z1558\: DFN1 port map (
Q => DATA_177,
CLK => ramclk_c,
D => DATA1_RNO(8));
\R.WB.DATA1[9]_REG_Z1560\: DFN1 port map (
Q => DATA_178,
CLK => ramclk_c,
D => DATA1_RNO(9));
\R.WB.DATA1[10]_REG_Z1562\: DFN1 port map (
Q => DATA_179,
CLK => ramclk_c,
D => DATA1_RNO(10));
\R.WB.DATA1[11]_REG_Z1564\: DFN1 port map (
Q => DATA_180,
CLK => ramclk_c,
D => DATA1_RNO(11));
\R.WB.DATA1[12]_REG_Z1566\: DFN1 port map (
Q => DATA_181,
CLK => ramclk_c,
D => DATA1_RNO(12));
\R.WB.DATA1[13]_REG_Z1568\: DFN1 port map (
Q => DATA_182,
CLK => ramclk_c,
D => DATA1_RNO(13));
\R.WB.DATA1[14]_REG_Z1570\: DFN1 port map (
Q => DATA_183,
CLK => ramclk_c,
D => DATA1_RNO(14));
\R.WB.DATA1[15]_REG_Z1572\: DFN1 port map (
Q => DATA_184,
CLK => ramclk_c,
D => DATA1_RNO(15));
\R.WB.DATA1[16]_REG_Z1574\: DFN1 port map (
Q => DATA_185,
CLK => ramclk_c,
D => DATA1_RNO(16));
\R.WB.DATA1[17]_REG_Z1576\: DFN1 port map (
Q => DATA_186,
CLK => ramclk_c,
D => DATA1_RNO(17));
\R.WB.DATA1[18]_REG_Z1578\: DFN1 port map (
Q => DATA_187,
CLK => ramclk_c,
D => DATA1_RNO(18));
\R.WB.DATA1[19]_REG_Z1580\: DFN1 port map (
Q => DATA_188,
CLK => ramclk_c,
D => DATA1_RNO(19));
\R.WB.DATA1[20]_REG_Z1582\: DFN1 port map (
Q => DATA_189,
CLK => ramclk_c,
D => DATA1_RNO(20));
\R.WB.DATA1[21]_REG_Z1584\: DFN1 port map (
Q => DATA_190,
CLK => ramclk_c,
D => DATA1_RNO(21));
\R.WB.DATA1[22]_REG_Z1586\: DFN1 port map (
Q => DATA_191,
CLK => ramclk_c,
D => DATA1_RNO(22));
\R.WB.DATA1[23]_REG_Z1588\: DFN1 port map (
Q => DATA_192,
CLK => ramclk_c,
D => DATA1_RNO(23));
\R.WB.DATA1[24]_REG_Z1590\: DFN1 port map (
Q => DATA_193,
CLK => ramclk_c,
D => DATA1_RNO(24));
\R.WB.DATA1[25]_REG_Z1592\: DFN1 port map (
Q => DATA_194,
CLK => ramclk_c,
D => DATA1_RNO(25));
\R.WB.DATA1[26]_REG_Z1594\: DFN1 port map (
Q => DATA_195,
CLK => ramclk_c,
D => DATA1_RNO(26));
\R.WB.DATA1[27]_REG_Z1596\: DFN1 port map (
Q => DATA_196,
CLK => ramclk_c,
D => DATA1_RNO(27));
\R.WB.DATA1[28]_REG_Z1598\: DFN1 port map (
Q => DATA_197,
CLK => ramclk_c,
D => DATA1_RNO(28));
\R.WB.DATA1[29]_REG_Z1600\: DFN1 port map (
Q => DATA_198,
CLK => ramclk_c,
D => DATA1_RNO(29));
\R.WB.DATA1[30]_REG_Z1602\: DFN1 port map (
Q => DATA_199,
CLK => ramclk_c,
D => DATA1_RNO(30));
\R.WB.DATA1[31]_REG_Z1604\: DFN1 port map (
Q => DATA_200,
CLK => ramclk_c,
D => DATA1_RNO(31));
\R.DSTATE[2]_REG_Z1606\: DFN1E0 port map (
Q => DSTATE(2),
CLK => ramclk_c,
D => DSTATE_1_SQMUXA_2,
E => DSTATE_0_SQMUXA_4);
\R.DSTATE[1]_REG_Z1608\: DFN1E0 port map (
Q => DSTATE(1),
CLK => ramclk_c,
D => DSTATE_3_SQMUXA_1,
E => DSTATE_0_SQMUXA_4);
\R.DSTATE[0]_REG_Z1610\: DFN1 port map (
Q => DSTATE(0),
CLK => ramclk_c,
D => DSTATE_RNO(0));
\R.WB.SIZE[0]_REG_Z1612\: DFN1E0 port map (
Q => size_1(0),
CLK => ramclk_c,
D => N_101,
E => UN1_N_4_0);
\R.WB.SIZE[1]_REG_Z1614\: DFN1E0 port map (
Q => size_1(1),
CLK => ramclk_c,
D => N_102,
E => UN1_N_4_0);
\R.SIZE[0]_REG_Z1616\: DFN1E0 port map (
Q => SIZE_0(0),
CLK => ramclk_c,
D => size(0),
E => N_11);
\R.SIZE[1]_REG_Z1618\: DFN1E0 port map (
Q => SIZE_0(1),
CLK => ramclk_c,
D => size(1),
E => N_11);
\R.DSTATE[8]_REG_Z1620\: DFN1E0 port map (
Q => DSTATE(8),
CLK => ramclk_c,
D => DSTATE_0_SQMUXA_4_1,
E => DSTATE_0_SQMUXA_4);
\R.DSTATE[7]_REG_Z1622\: DFN1E0 port map (
Q => DSTATE(7),
CLK => ramclk_c,
D => HOLDN_2_SQMUXA_1,
E => DSTATE_0_SQMUXA_4);
\R.WB.ADDR[0]_REG_Z1624\: DFN1E0 port map (
Q => address(0),
CLK => ramclk_c,
D => N_3612,
E => UN1_N_4_0);
\R.WB.ADDR[1]_REG_Z1626\: DFN1E0 port map (
Q => address(1),
CLK => ramclk_c,
D => N_3613,
E => UN1_N_4_0);
\R.WB.ADDR[2]_REG_Z1628\: DFN1 port map (
Q => NN_1,
CLK => ramclk_c,
D => ADDR_1(2));
\R.WB.ADDR[3]_REG_Z1630\: DFN1 port map (
Q => ADDRESS_167,
CLK => ramclk_c,
D => ADDR_1(3));
\R.WB.ADDR[4]_REG_Z1632\: DFN1 port map (
Q => ADDRESS_168,
CLK => ramclk_c,
D => ADDR_1(4));
\R.WB.ADDR[5]_REG_Z1634\: DFN1E0 port map (
Q => address(5),
CLK => ramclk_c,
D => N_3617,
E => UN1_N_4_0);
\R.WB.ADDR[6]_REG_Z1636\: DFN1E0 port map (
Q => address(6),
CLK => ramclk_c,
D => N_3618,
E => UN1_N_4_0);
\R.WB.ADDR[7]_REG_Z1638\: DFN1E0 port map (
Q => address(7),
CLK => ramclk_c,
D => N_3619,
E => UN1_N_4_0);
\R.WB.ADDR[8]_REG_Z1640\: DFN1E0 port map (
Q => address(8),
CLK => ramclk_c,
D => N_3620,
E => UN1_N_4_0);
\R.WB.ADDR[9]_REG_Z1642\: DFN1E0 port map (
Q => address(9),
CLK => ramclk_c,
D => N_3621,
E => UN1_N_4_0);
\R.WB.ADDR[10]_REG_Z1644\: DFN1E0 port map (
Q => address(10),
CLK => ramclk_c,
D => N_3622,
E => UN1_N_4_0_0);
\R.WB.ADDR[11]_REG_Z1646\: DFN1E0 port map (
Q => address(11),
CLK => ramclk_c,
D => N_3623,
E => UN1_N_4_0_0);
\R.WB.ADDR[12]_REG_Z1648\: DFN1E0 port map (
Q => address(12),
CLK => ramclk_c,
D => N_3624,
E => UN1_N_4_0_0);
\R.WB.ADDR[13]_REG_Z1650\: DFN1E0 port map (
Q => address(13),
CLK => ramclk_c,
D => N_3625,
E => UN1_N_4_0_0);
\R.WB.ADDR[14]_REG_Z1652\: DFN1E0 port map (
Q => address(14),
CLK => ramclk_c,
D => N_3626,
E => UN1_N_4_0_0);
\R.WB.ADDR[15]_REG_Z1654\: DFN1E0 port map (
Q => address(15),
CLK => ramclk_c,
D => N_3627,
E => UN1_N_4_0_0);
\R.WB.ADDR[16]_REG_Z1656\: DFN1E0 port map (
Q => address(16),
CLK => ramclk_c,
D => N_3628,
E => UN1_N_4_0_0);
\R.WB.ADDR[17]_REG_Z1658\: DFN1E0 port map (
Q => address(17),
CLK => ramclk_c,
D => N_3629,
E => UN1_N_4_0_0);
\R.WB.ADDR[18]_REG_Z1660\: DFN1E0 port map (
Q => address(18),
CLK => ramclk_c,
D => N_3630,
E => UN1_N_4_0_0);
\R.WB.ADDR[19]_REG_Z1662\: DFN1E0 port map (
Q => address(19),
CLK => ramclk_c,
D => N_3631,
E => UN1_N_4_0_0);
\R.WB.ADDR[20]_REG_Z1664\: DFN1E0 port map (
Q => address(20),
CLK => ramclk_c,
D => N_3632,
E => UN1_N_4_0_0);
\R.WB.ADDR[21]_REG_Z1666\: DFN1E0 port map (
Q => address(21),
CLK => ramclk_c,
D => N_3633,
E => UN1_N_4_0_0);
\R.WB.ADDR[22]_REG_Z1668\: DFN1E0 port map (
Q => address(22),
CLK => ramclk_c,
D => N_3634,
E => UN1_N_4_0_0);
\R.WB.ADDR[23]_REG_Z1670\: DFN1E0 port map (
Q => address(23),
CLK => ramclk_c,
D => N_3635,
E => UN1_N_4_0_0);
\R.WB.ADDR[24]_REG_Z1672\: DFN1E0 port map (
Q => address(24),
CLK => ramclk_c,
D => N_3636,
E => UN1_N_4_0_0);
\R.WB.ADDR[25]_REG_Z1674\: DFN1E0 port map (
Q => address(25),
CLK => ramclk_c,
D => N_3637,
E => UN1_N_4_0_0);
\R.WB.ADDR[26]_REG_Z1676\: DFN1E0 port map (
Q => address(26),
CLK => ramclk_c,
D => N_3638,
E => UN1_N_4_0_0);
\R.WB.ADDR[27]_REG_Z1678\: DFN1E0 port map (
Q => address(27),
CLK => ramclk_c,
D => N_3639,
E => UN1_N_4_0_0);
\R.WB.ADDR[28]_REG_Z1680\: DFN1E0 port map (
Q => address(28),
CLK => ramclk_c,
D => N_3640,
E => UN1_N_4_0);
\R.WB.ADDR[29]_REG_Z1682\: DFN1E0 port map (
Q => address(29),
CLK => ramclk_c,
D => N_3641,
E => UN1_N_4_0);
\R.WB.ADDR[30]_REG_Z1684\: DFN1E0 port map (
Q => address(30),
CLK => ramclk_c,
D => N_3642,
E => UN1_N_4_0);
\R.WB.ADDR[31]_REG_Z1686\: DFN1E0 port map (
Q => address(31),
CLK => ramclk_c,
D => N_3643,
E => UN1_N_4_0);
\R.XADDRESS[0]_REG_Z1688\: DFN1E0 port map (
Q => ADDR(0),
CLK => ramclk_c,
D => maddress(0),
E => N_11_0);
\R.XADDRESS[1]_REG_Z1690\: DFN1E0 port map (
Q => ADDR(1),
CLK => ramclk_c,
D => maddress(1),
E => N_11_0);
\R.XADDRESS[2]_REG_Z1692\: DFN1 port map (
Q => ADDR(2),
CLK => ramclk_c,
D => XADDRESS_1(2));
\R.XADDRESS[3]_REG_Z1694\: DFN1E0 port map (
Q => ADDR(3),
CLK => ramclk_c,
D => maddress(3),
E => N_11_0);
\R.XADDRESS[4]_REG_Z1696\: DFN1E0 port map (
Q => ADDR(4),
CLK => ramclk_c,
D => maddress(4),
E => N_11_0);
\R.XADDRESS[5]_REG_Z1698\: DFN1E0 port map (
Q => UN1_P0_2(678),
CLK => ramclk_c,
D => maddress(5),
E => N_11_0);
\R.XADDRESS[6]_REG_Z1700\: DFN1E0 port map (
Q => UN1_P0_2(679),
CLK => ramclk_c,
D => maddress(6),
E => N_11_0);
\R.XADDRESS[7]_REG_Z1702\: DFN1E0 port map (
Q => UN1_P0_2(680),
CLK => ramclk_c,
D => maddress(7),
E => N_11_0);
\R.XADDRESS[8]_REG_Z1704\: DFN1E0 port map (
Q => UN1_P0_2(681),
CLK => ramclk_c,
D => maddress(8),
E => N_11_0);
\R.XADDRESS[9]_REG_Z1706\: DFN1E0 port map (
Q => UN1_P0_2(682),
CLK => ramclk_c,
D => maddress(9),
E => N_11_0);
\R.XADDRESS[10]_REG_Z1708\: DFN1E0 port map (
Q => ADDR(10),
CLK => ramclk_c,
D => maddress(10),
E => N_11_0);
\R.XADDRESS[11]_REG_Z1710\: DFN1E0 port map (
Q => ADDR(11),
CLK => ramclk_c,
D => maddress(11),
E => N_11_0);
\R.XADDRESS[12]_REG_Z1712\: DFN1E0 port map (
Q => ADDR(12),
CLK => ramclk_c,
D => maddress(12),
E => N_11_0);
\R.XADDRESS[13]_REG_Z1714\: DFN1E0 port map (
Q => ADDR(13),
CLK => ramclk_c,
D => maddress(13),
E => N_11_0);
\R.XADDRESS[14]_REG_Z1716\: DFN1E0 port map (
Q => ADDR(14),
CLK => ramclk_c,
D => maddress(14),
E => N_11_0);
\R.XADDRESS[15]_REG_Z1718\: DFN1E0 port map (
Q => ADDR(15),
CLK => ramclk_c,
D => maddress(15),
E => N_11_0);
\R.XADDRESS[16]_REG_Z1720\: DFN1E0 port map (
Q => ADDR(16),
CLK => ramclk_c,
D => maddress(16),
E => N_11_0);
\R.XADDRESS[17]_REG_Z1722\: DFN1E0 port map (
Q => ADDR(17),
CLK => ramclk_c,
D => maddress(17),
E => N_11_0);
\R.XADDRESS[18]_REG_Z1724\: DFN1E0 port map (
Q => ADDR(18),
CLK => ramclk_c,
D => maddress(18),
E => N_11_0);
\R.XADDRESS[19]_REG_Z1726\: DFN1E0 port map (
Q => ADDR(19),
CLK => ramclk_c,
D => maddress(19),
E => N_11);
\R.XADDRESS[20]_REG_Z1728\: DFN1E0 port map (
Q => ADDR(20),
CLK => ramclk_c,
D => maddress(20),
E => N_11);
\R.XADDRESS[21]_REG_Z1730\: DFN1E0 port map (
Q => ADDR(21),
CLK => ramclk_c,
D => maddress(21),
E => N_11);
\R.XADDRESS[22]_REG_Z1732\: DFN1E0 port map (
Q => ADDR(22),
CLK => ramclk_c,
D => maddress(22),
E => N_11);
\R.XADDRESS[23]_REG_Z1734\: DFN1E0 port map (
Q => ADDR(23),
CLK => ramclk_c,
D => maddress(23),
E => N_11);
\R.XADDRESS[24]_REG_Z1736\: DFN1E0 port map (
Q => ADDR(24),
CLK => ramclk_c,
D => maddress(24),
E => N_11);
\R.XADDRESS[25]_REG_Z1738\: DFN1E0 port map (
Q => ADDR(25),
CLK => ramclk_c,
D => maddress(25),
E => N_11);
\R.XADDRESS[26]_REG_Z1740\: DFN1E0 port map (
Q => ADDR(26),
CLK => ramclk_c,
D => maddress(26),
E => N_11);
\R.XADDRESS[27]_REG_Z1742\: DFN1E0 port map (
Q => ADDR(27),
CLK => ramclk_c,
D => maddress(27),
E => N_11);
\R.XADDRESS[28]_REG_Z1744\: DFN1E0 port map (
Q => ADDR(28),
CLK => ramclk_c,
D => maddress(28),
E => N_11);
\R.XADDRESS[29]_REG_Z1746\: DFN1E0 port map (
Q => ADDR(29),
CLK => ramclk_c,
D => maddress(29),
E => N_11);
\R.XADDRESS[30]_REG_Z1748\: DFN1E0 port map (
Q => ADDR(30),
CLK => ramclk_c,
D => maddress(30),
E => N_11);
\R.XADDRESS[31]_REG_Z1750\: DFN1E0 port map (
Q => ADDR(31),
CLK => ramclk_c,
D => maddress(31),
E => N_11);
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
address(2) <= NN_1;
address(3) <= ADDRESS_167;
address(4) <= ADDRESS_168;
data(0) <= NN_2;
data(1) <= DATA_170;
data(2) <= DATA_171;
data(3) <= DATA_172;
data(4) <= DATA_173;
data(5) <= DATA_174;
data(6) <= DATA_175;
data(7) <= DATA_176;
data(8) <= DATA_177;
data(9) <= DATA_178;
data(10) <= DATA_179;
data(11) <= DATA_180;
data(12) <= DATA_181;
data(13) <= DATA_182;
data(14) <= DATA_183;
data(15) <= DATA_184;
data(16) <= DATA_185;
data(17) <= DATA_186;
data(18) <= DATA_187;
data(19) <= DATA_188;
data(20) <= DATA_189;
data(21) <= DATA_190;
data(22) <= DATA_191;
data(23) <= DATA_192;
data(24) <= DATA_193;
data(25) <= DATA_194;
data(26) <= DATA_195;
data(27) <= DATA_196;
data(28) <= DATA_197;
data(29) <= DATA_198;
data(30) <= DATA_199;
data(31) <= DATA_200;
burst_0 <= BURST_201;
read_1 <= READ_202;
hold_0 <= HOLD_203;
burst <= BURST_204;
req <= REQ_205;
lock_0 <= LOCK_206;
rdatav_0_0_sqmuxa_1_0 <= RDATAV_0_0_SQMUXA_1_207;
N_3160_0 <= N_3160_208;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity mmu_icache_10_0_0_1_8_1_0_0_1_142_0 is
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
data_0 : out std_logic_vector(31 downto 0);
fpc : in std_logic_vector(31 downto 2);
address : out std_logic_vector(31 downto 2);
hold_0 :  out std_logic;
ramclk_c :  in std_logic;
diagrdy :  out std_logic;
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
nobpmiss :  in std_logic;
bpmiss :  out std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
enable :  in std_logic;
un31_nbo :  in std_logic;
igrant_0_sqmuxa_1 :  in std_logic;
N_5327 :  in std_logic;
burst_2 :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
req :  out std_logic;
hold_pc :  in std_logic;
annul_all_1 :  in std_logic;
mds_1_1 :  out std_logic;
xc_inull_1_sqmuxa :  in std_logic;
inull :  in std_logic;
hold :  in std_logic;
ready :  in std_logic;
burst :  in std_logic;
fbranch :  in std_logic;
rbranch :  in std_logic;
rst :  in std_logic);
end mmu_icache_10_0_0_1_8_1_0_0_1_142_0;

architecture beh of mmu_icache_10_0_0_1_8_1_0_0_1_142_0 is
signal ISTATE : std_logic_vector(1 downto 0);
signal ISTATE_1_I : std_logic_vector(1 to 1);
signal ISTATE_1_I_0 : std_logic_vector(1 to 1);
signal ISTATE_1_0_A4_0 : std_logic_vector(0 to 0);
signal UN7_VALIDV : std_logic_vector(7 to 7);
signal WADDRESS_1 : std_logic_vector(4 downto 2);
signal WADDRESS_4 : std_logic_vector(4 downto 2);
signal BPMISS_1_SQMUXA_0 : std_logic ;
signal BPMISS_0_SQMUXA : std_logic ;
signal VALID_04_0 : std_logic ;
signal UNDERRUN_1 : std_logic ;
signal UNDERRUN_2 : std_logic ;
signal N_4841 : std_logic ;
signal UNDERRUN_1_0 : std_logic ;
signal HOLDN_RNO : std_logic ;
signal HOLDN_1 : std_logic ;
signal ISTATE_3 : std_logic ;
signal OVERRUN : std_logic ;
signal ISTATE_1_SQMUXA : std_logic ;
signal OVERRUN_4 : std_logic ;
signal OVERRUN_0 : std_logic ;
signal UNDERRUN_RNO : std_logic ;
signal N_4363 : std_logic ;
signal UNDERRUN : std_logic ;
signal OVERRUN_1_SQMUXA : std_logic ;
signal N_3600 : std_logic ;
signal REQ_4 : std_logic ;
signal REQ_4_1 : std_logic ;
signal REQ_4_0 : std_logic ;
signal UN1_MCIO : std_logic ;
signal BURST_0 : std_logic ;
signal UNDERRUN2 : std_logic ;
signal OVERRUN_4_0 : std_logic ;
signal UN1_MCIO_2_0 : std_logic ;
signal UN8_EHOLDN_1 : std_logic ;
signal VALID_04 : std_logic ;
signal BURST_1 : std_logic ;
signal BURST_3_M : std_logic ;
signal BURST_2_M : std_logic ;
signal REQ_4_M : std_logic ;
signal UN8_EHOLDN : std_logic ;
signal N_3602 : std_logic ;
signal BURST_1_SQMUXA : std_logic ;
signal IDLE : std_logic ;
signal REQ_165 : std_logic ;
signal ADDRESS_163 : std_logic ;
signal ISTATE_1 : std_logic ;
signal BURST_0_SQMUXA : std_logic ;
signal BURST_RNO_0 : std_logic ;
signal N_4362 : std_logic ;
signal OVERRUN_RNO : std_logic ;
signal OVERRUN_0_SQMUXA_1 : std_logic ;
signal N_4365 : std_logic ;
signal REQ_RNO : std_logic ;
signal N_4364 : std_logic ;
signal DIAGEN_0_SQMUXA : std_logic ;
signal NN_1 : std_logic ;
signal ADDRESS_162 : std_logic ;
signal N_4367 : std_logic ;
signal BPMISS_RNO : std_logic ;
signal BPMISS_1_SQMUXA : std_logic ;
signal NN_2 : std_logic ;
signal BPMISS_164 : std_logic ;
signal N_5663 : std_logic ;
signal N_5614 : std_logic ;
signal N_20560 : std_logic ;
signal N_20559 : std_logic ;
signal N_20558 : std_logic ;
signal N_20557 : std_logic ;
signal N_20556 : std_logic ;
signal N_20555 : std_logic ;
signal N_20554 : std_logic ;
signal N_20553 : std_logic ;
signal N_20552 : std_logic ;
signal N_20551 : std_logic ;
signal N_20550 : std_logic ;
signal N_20549 : std_logic ;
signal N_20548 : std_logic ;
signal N_20547 : std_logic ;
signal N_20546 : std_logic ;
signal N_20545 : std_logic ;
signal N_20544 : std_logic ;
signal N_20543 : std_logic ;
signal N_20542 : std_logic ;
signal N_20541 : std_logic ;
signal N_20540 : std_logic ;
signal N_20539 : std_logic ;
signal N_20538 : std_logic ;
signal N_20537 : std_logic ;
signal N_20536 : std_logic ;
signal N_20535 : std_logic ;
signal N_20534 : std_logic ;
signal N_20533 : std_logic ;
signal N_20532 : std_logic ;
signal N_20531 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\R.ISTATE_RNI2L6JP3_0[1]\: NOR2A port map (
Y => BPMISS_1_SQMUXA_0,
A => rst,
B => BPMISS_0_SQMUXA);
\R.ISTATE_RNI5G3A[1]\: NOR2A port map (
Y => VALID_04_0,
A => ISTATE(1),
B => ISTATE(0));
\R.UNDERRUN_RNO_1\: OA1 port map (
Y => UNDERRUN_1,
A => UNDERRUN_2,
B => N_4841,
C => UNDERRUN_1_0);
\R.HOLDN_RNO\: OR2A port map (
Y => HOLDN_RNO,
A => rst,
B => HOLDN_1);
\R.HOLDN_RNO_0\: MX2B port map (
Y => HOLDN_1,
A => ISTATE_3,
B => OVERRUN,
S => ISTATE_1_SQMUXA);
\R.HOLDN_RNO_1\: OR3 port map (
Y => OVERRUN,
A => UNDERRUN_2,
B => N_4841,
C => OVERRUN_4);
\R.OVERRUN_RNITGM2KK\: MX2 port map (
Y => N_4841,
A => rbranch,
B => fbranch,
S => OVERRUN_0);
\R.UNDERRUN_RNO\: NOR2B port map (
Y => UNDERRUN_RNO,
A => N_4363,
B => rst);
\R.UNDERRUN_RNO_0\: MX2 port map (
Y => N_4363,
A => UNDERRUN,
B => UNDERRUN_1,
S => VALID_04_0);
\V.OVERRUN_1_SQMUXA\: NOR2A port map (
Y => OVERRUN_1_SQMUXA,
A => N_3600,
B => ISTATE(1));
\ICTRL.V.REQ_4\: NOR2A port map (
Y => REQ_4,
A => REQ_4_1,
B => UNDERRUN_2);
\ICTRL.V.ISTATE_1_I[1]\: NOR2 port map (
Y => ISTATE_1_I(1),
A => ISTATE_1_I_0(1),
B => OVERRUN_1_SQMUXA);
\ICTRL.V.REQ_4_1\: NOR2A port map (
Y => REQ_4_1,
A => REQ_4_0,
B => UN1_MCIO);
\ICTRL.V.REQ_4_0\: AND2 port map (
Y => REQ_4_0,
A => burst,
B => BURST_0);
\ICTRL.V.ISTATE_1_I_0[1]\: OR2A port map (
Y => ISTATE_1_I_0(1),
A => rst,
B => ISTATE(0));
\R.UNDERRUN_RNO_2\: NOR2 port map (
Y => UNDERRUN_1_0,
A => UNDERRUN2,
B => OVERRUN_4);
\R.UNDERRUN_RNI2L657\: NOR2 port map (
Y => OVERRUN_4_0,
A => UNDERRUN,
B => ready);
\R.OVERRUN_RNI0VCA7\: NOR2A port map (
Y => UN1_MCIO_2_0,
A => ready,
B => OVERRUN_0);
\ICTRL.UN8_EHOLDN_1\: NOR3A port map (
Y => UN8_EHOLDN_1,
A => hold,
B => inull,
C => xc_inull_1_sqmuxa);
\R.ISTATE_RNI5G3A_0[1]\: NOR2A port map (
Y => VALID_04,
A => ISTATE(1),
B => ISTATE(0));
\R.UNDERRUN_RNI97GK\: OR3B port map (
Y => mds_1_1,
A => OVERRUN_0,
B => VALID_04_0,
C => UNDERRUN);
\R.ISTATE_RNO_0[0]\: NOR2A port map (
Y => ISTATE_1_0_A4_0(0),
A => ISTATE(0),
B => ISTATE(1));
\R.BURST_RNO_1\: OR3 port map (
Y => BURST_1,
A => BURST_3_M,
B => BURST_2_M,
C => REQ_4_M);
\R.OVERRUN_RNIC47L04\: OA1 port map (
Y => OVERRUN_4,
A => OVERRUN_0,
B => UN8_EHOLDN,
C => OVERRUN_4_0);
\ICTRL.UN8_EHOLDN\: NOR3A port map (
Y => UN8_EHOLDN,
A => UN8_EHOLDN_1,
B => annul_all_1,
C => hold_pc);
\R.ISTATE_RNO_1[0]\: NOR3C port map (
Y => N_3602,
A => rst,
B => VALID_04_0,
C => UNDERRUN2);
\R.BURST_RNO_3\: NOR3B port map (
Y => BURST_3_M,
A => BURST_1_SQMUXA,
B => REQ_165,
C => UN1_MCIO);
\R.WADDRESS_RNI0AIL7[4]\: NOR3C port map (
Y => UN1_MCIO,
A => ADDRESS_162,
B => ADDRESS_163,
C => ready);
\R.BURST_RNO_4\: NOR3B port map (
Y => BURST_2_M,
A => burst,
B => IDLE,
C => UN7_VALIDV(7));
\R.BURST_RNO_6\: NOR3C port map (
Y => UN7_VALIDV(7),
A => fpc(2),
B => fpc(3),
C => fpc(4));
\R.ISTATE_RNIKMNI3[1]\: NOR2A port map (
Y => data_0(0),
A => VALID_04_0,
B => N_5285);
\R.ISTATE_RNI8SGC4[1]\: NOR2B port map (
Y => data_0(1),
A => hrdata_0,
B => VALID_04_0);
\R.ISTATE_RNIBVGC4[1]\: NOR2B port map (
Y => data_0(2),
A => hrdata_1,
B => VALID_04_0);
\R.ISTATE_RNI4UNF5[1]\: NOR2B port map (
Y => data_0(5),
A => hrdata_4,
B => VALID_04_0);
\R.ISTATE_RNIQEHC4[1]\: NOR2B port map (
Y => data_0(7),
A => hrdata_6,
B => VALID_04_0);
\R.ISTATE_RNI204D[1]\: NOR2B port map (
Y => data_0(9),
A => hrdata_8,
B => VALID_04_0);
\R.ISTATE_RNIB5GH[1]\: NOR2B port map (
Y => data_0(10),
A => hrdata_9,
B => VALID_04_0);
\R.ISTATE_RNIB2AD[1]\: NOR2B port map (
Y => data_0(11),
A => hrdata_10,
B => VALID_04_0);
\R.ISTATE_RNIAS5F4[1]\: NOR2B port map (
Y => data_0(15),
A => hrdata_14,
B => VALID_04);
\R.ISTATE_RNIC9AF3[1]\: NOR2A port map (
Y => data_0(18),
A => VALID_04,
B => N_5283);
\R.ISTATE_RNIEBAF3[1]\: NOR2A port map (
Y => data_0(19),
A => VALID_04,
B => N_5282);
\R.ISTATE_RNIUSBF3[1]\: NOR2A port map (
Y => data_0(20),
A => VALID_04,
B => N_5281);
\R.ISTATE_RNIC3IH5[1]\: NOR2B port map (
Y => data_0(24),
A => hrdata_23,
B => VALID_04);
\R.ISTATE_RNIBLED3[1]\: NOR2A port map (
Y => data_0(26),
A => VALID_04,
B => N_5261);
\R.ISTATE_RNIDNED3[1]\: NOR2A port map (
Y => data_0(27),
A => VALID_04,
B => N_5260);
\R.ISTATE_RNIPI2C4[1]\: NOR2B port map (
Y => data_0(29),
A => hrdata_28,
B => VALID_04);
\R.ISTATE_RNI1DGD3[1]\: NOR2A port map (
Y => data_0(30),
A => VALID_04,
B => N_126);
\R.ISTATE_RNILI974[1]\: NOR2B port map (
Y => data_0(31),
A => hrdata_30,
B => VALID_04);
\R.ISTATE_RNIGSTD4[1]\: NOR2B port map (
Y => data_0(16),
A => hrdata_15,
B => VALID_04);
\R.ISTATE_RNIIUTD4[1]\: NOR2B port map (
Y => data_0(17),
A => hrdata_16,
B => VALID_04);
\R.ISTATE_RNI71OF5[1]\: NOR2B port map (
Y => data_0(6),
A => hrdata_5,
B => VALID_04_0);
\R.ISTATE_RNITSJA4[1]\: NOR2B port map (
Y => data_0(8),
A => hrdata_7,
B => VALID_04_0);
\R.WADDRESS_RNO[2]\: MX2 port map (
Y => WADDRESS_1(2),
A => fpc(2),
B => WADDRESS_4(2),
S => BPMISS_1_SQMUXA_0);
\R.WADDRESS_RNO_0[2]\: XOR2 port map (
Y => WADDRESS_4(2),
A => NN_1,
B => ready);
\R.BURST_RNIOS6C\: NOR2B port map (
Y => burst_2,
A => BURST_0,
B => REQ_165);
\R.REQ_RNINE847\: NOR2A port map (
Y => UNDERRUN2,
A => ready,
B => REQ_165);
\R.WADDRESS_RNO[4]\: MX2 port map (
Y => WADDRESS_1(4),
A => fpc(4),
B => WADDRESS_4(4),
S => BPMISS_1_SQMUXA_0);
\R.WADDRESS_RNO_0[4]\: MX2 port map (
Y => WADDRESS_4(4),
A => ADDRESS_163,
B => N_5327,
S => ready);
\R.BURST_RNO_2\: AO1A port map (
Y => ISTATE_1,
A => ready,
B => BURST_1_SQMUXA,
C => ISTATE(0));
\R.ISTATE_RNIM171E_0[1]\: AOI1B port map (
Y => BURST_1_SQMUXA,
A => igrant_0_sqmuxa_1,
B => un31_nbo,
C => VALID_04_0);
\R.ISTATE_RNIM171E[1]\: NOR3C port map (
Y => BURST_0_SQMUXA,
A => un31_nbo,
B => igrant_0_sqmuxa_1,
C => VALID_04_0);
\R.BURST_RNO\: NOR2B port map (
Y => BURST_RNO_0,
A => N_4362,
B => rst);
\R.BURST_RNO_0\: MX2 port map (
Y => N_4362,
A => BURST_1,
B => BURST_0,
S => ISTATE_1);
\R.ISTATE_RNIUEAIP3[1]\: NOR2B port map (
Y => BPMISS_0_SQMUXA,
A => IDLE,
B => UN8_EHOLDN);
\R.OVERRUN_RNO\: OA1 port map (
Y => OVERRUN_RNO,
A => OVERRUN_0_SQMUXA_1,
B => N_4365,
C => rst);
\R.REQ_RNO\: OA1 port map (
Y => REQ_RNO,
A => OVERRUN_0_SQMUXA_1,
B => N_4364,
C => rst);
\R.BURST_RNO_5\: NOR2B port map (
Y => REQ_4_M,
A => BURST_0_SQMUXA,
B => REQ_4);
\R.ISTATE_RNI637OP3_0[1]\: NOR2A port map (
Y => OVERRUN_0_SQMUXA_1,
A => IDLE,
B => N_3600);
\R.HOLDN_RNO_2\: NOR2A port map (
Y => ISTATE_1_SQMUXA,
A => VALID_04,
B => UNDERRUN2);
\R.DIAGRDY_RNO\: NOR2B port map (
Y => DIAGEN_0_SQMUXA,
A => enable,
B => IDLE);
\R.OVERRUN_RNO_0\: MX2 port map (
Y => N_4365,
A => OVERRUN_4,
B => OVERRUN_0,
S => ISTATE_3);
\R.REQ_RNO_0\: MX2 port map (
Y => N_4364,
A => REQ_165,
B => REQ_4,
S => BURST_0_SQMUXA);
\R.WADDRESS_RNO[3]\: MX2 port map (
Y => WADDRESS_1(3),
A => fpc(3),
B => WADDRESS_4(3),
S => BPMISS_1_SQMUXA_0);
\R.WADDRESS_RNO_0[3]\: AX1C port map (
Y => WADDRESS_4(3),
A => NN_1,
B => ready,
C => ADDRESS_162);
\R.UNDERRUN_RNIC47L04\: AO1A port map (
Y => UNDERRUN_2,
A => UN8_EHOLDN,
B => UN1_MCIO_2_0,
C => UNDERRUN);
\R.ISTATE_RNI43CF3[1]\: NOR2A port map (
Y => data_0(23),
A => VALID_04,
B => N_5278);
\R.ISTATE_RNI21CF3[1]\: NOR2A port map (
Y => data_0(22),
A => VALID_04,
B => N_5279);
\R.BPMISS_RNO_0\: MX2 port map (
Y => N_4367,
A => BPMISS_164,
B => nobpmiss,
S => BPMISS_0_SQMUXA);
\R.BPMISS_RNO\: NOR2B port map (
Y => BPMISS_RNO,
A => N_4367,
B => rst);
\R.ISTATE_RNI2L6JP3[1]\: NOR2A port map (
Y => BPMISS_1_SQMUXA,
A => rst,
B => BPMISS_0_SQMUXA);
\R.ISTATE_RNI9JED3[1]\: NOR2A port map (
Y => data_0(25),
A => VALID_04,
B => N_5277);
\R.ISTATE_RNI5G3A_1[1]\: NOR2 port map (
Y => IDLE,
A => ISTATE(1),
B => ISTATE(0));
\R.ISTATE_RNI637OP3[1]\: AO1A port map (
Y => ISTATE_3,
A => ISTATE(1),
B => N_3600,
C => ISTATE(0));
\R.ISTATE_RNO[0]\: AO1 port map (
Y => NN_2,
A => ISTATE_1_0_A4_0(0),
B => rst,
C => N_3602);
\ICTRL.V.ISTATE_1_I_O4[1]\: OR2A port map (
Y => N_3600,
A => UN8_EHOLDN,
B => nobpmiss);
\R.ISTATE_RNICTQT4[1]\: NOR2B port map (
Y => data_0(14),
A => hrdata_13,
B => VALID_04);
\R.ISTATE_RNIQSNI3[1]\: NOR2A port map (
Y => data_0(3),
A => VALID_04_0,
B => N_5284);
\R.ISTATE_RNIQK3C4[1]\: NOR2B port map (
Y => data_0(28),
A => hrdata_27,
B => VALID_04);
\R.ISTATE_RNITSUJ5[1]\: NOR2B port map (
Y => data_0(12),
A => hrdata_11,
B => VALID_04_0);
\R.ISTATE_RNIH5HC4[1]\: NOR2B port map (
Y => data_0(4),
A => hrdata_3,
B => VALID_04_0);
\R.ISTATE_RNI0VBF3[1]\: NOR2A port map (
Y => data_0(21),
A => VALID_04,
B => N_5280);
\R.ISTATE_RNI00VJ5[1]\: NOR2B port map (
Y => data_0(13),
A => hrdata_12,
B => VALID_04_0);
\R.DIAGRDY_REG_Z351\: DFN1 port map (
Q => diagrdy,
CLK => ramclk_c,
D => DIAGEN_0_SQMUXA);
\R.HOLDN_REG_Z353\: DFN1 port map (
Q => hold_0,
CLK => ramclk_c,
D => HOLDN_RNO);
\R.REQ_REG_Z355\: DFN1 port map (
Q => REQ_165,
CLK => ramclk_c,
D => REQ_RNO);
\R.OVERRUN_REG_Z357\: DFN1 port map (
Q => OVERRUN_0,
CLK => ramclk_c,
D => OVERRUN_RNO);
\R.BPMISS_REG_Z359\: DFN1 port map (
Q => BPMISS_164,
CLK => ramclk_c,
D => BPMISS_RNO);
\R.UNDERRUN_REG_Z361\: DFN1 port map (
Q => UNDERRUN,
CLK => ramclk_c,
D => UNDERRUN_RNO);
\R.BURST_REG_Z363\: DFN1 port map (
Q => BURST_0,
CLK => ramclk_c,
D => BURST_RNO_0);
\R.ISTATE[0]_REG_Z365\: DFN1 port map (
Q => ISTATE(0),
CLK => ramclk_c,
D => NN_2);
\R.ISTATE[1]_REG_Z367\: DFN1 port map (
Q => ISTATE(1),
CLK => ramclk_c,
D => ISTATE_1_I(1));
\R.WADDRESS[2]_REG_Z369\: DFN1 port map (
Q => NN_1,
CLK => ramclk_c,
D => WADDRESS_1(2));
\R.WADDRESS[3]_REG_Z371\: DFN1 port map (
Q => ADDRESS_162,
CLK => ramclk_c,
D => WADDRESS_1(3));
\R.WADDRESS[4]_REG_Z373\: DFN1 port map (
Q => ADDRESS_163,
CLK => ramclk_c,
D => WADDRESS_1(4));
\R.WADDRESS[5]_REG_Z375\: DFN1E0 port map (
Q => address(5),
CLK => ramclk_c,
D => fpc(5),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[6]_REG_Z377\: DFN1E0 port map (
Q => address(6),
CLK => ramclk_c,
D => fpc(6),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[7]_REG_Z379\: DFN1E0 port map (
Q => address(7),
CLK => ramclk_c,
D => fpc(7),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[8]_REG_Z381\: DFN1E0 port map (
Q => address(8),
CLK => ramclk_c,
D => fpc(8),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[9]_REG_Z383\: DFN1E0 port map (
Q => address(9),
CLK => ramclk_c,
D => fpc(9),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[10]_REG_Z385\: DFN1E0 port map (
Q => address(10),
CLK => ramclk_c,
D => fpc(10),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[11]_REG_Z387\: DFN1E0 port map (
Q => address(11),
CLK => ramclk_c,
D => fpc(11),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[12]_REG_Z389\: DFN1E0 port map (
Q => address(12),
CLK => ramclk_c,
D => fpc(12),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[13]_REG_Z391\: DFN1E0 port map (
Q => address(13),
CLK => ramclk_c,
D => fpc(13),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[14]_REG_Z393\: DFN1E0 port map (
Q => address(14),
CLK => ramclk_c,
D => fpc(14),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[15]_REG_Z395\: DFN1E0 port map (
Q => address(15),
CLK => ramclk_c,
D => fpc(15),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[16]_REG_Z397\: DFN1E0 port map (
Q => address(16),
CLK => ramclk_c,
D => fpc(16),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[17]_REG_Z399\: DFN1E0 port map (
Q => address(17),
CLK => ramclk_c,
D => fpc(17),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[18]_REG_Z401\: DFN1E0 port map (
Q => address(18),
CLK => ramclk_c,
D => fpc(18),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[19]_REG_Z403\: DFN1E0 port map (
Q => address(19),
CLK => ramclk_c,
D => fpc(19),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[20]_REG_Z405\: DFN1E0 port map (
Q => address(20),
CLK => ramclk_c,
D => fpc(20),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[21]_REG_Z407\: DFN1E0 port map (
Q => address(21),
CLK => ramclk_c,
D => fpc(21),
E => BPMISS_1_SQMUXA_0);
\R.WADDRESS[22]_REG_Z409\: DFN1E0 port map (
Q => address(22),
CLK => ramclk_c,
D => fpc(22),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[23]_REG_Z411\: DFN1E0 port map (
Q => address(23),
CLK => ramclk_c,
D => fpc(23),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[24]_REG_Z413\: DFN1E0 port map (
Q => address(24),
CLK => ramclk_c,
D => fpc(24),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[25]_REG_Z415\: DFN1E0 port map (
Q => address(25),
CLK => ramclk_c,
D => fpc(25),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[26]_REG_Z417\: DFN1E0 port map (
Q => address(26),
CLK => ramclk_c,
D => fpc(26),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[27]_REG_Z419\: DFN1E0 port map (
Q => address(27),
CLK => ramclk_c,
D => fpc(27),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[28]_REG_Z421\: DFN1E0 port map (
Q => address(28),
CLK => ramclk_c,
D => fpc(28),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[29]_REG_Z423\: DFN1E0 port map (
Q => address(29),
CLK => ramclk_c,
D => fpc(29),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[30]_REG_Z425\: DFN1E0 port map (
Q => address(30),
CLK => ramclk_c,
D => fpc(30),
E => BPMISS_1_SQMUXA);
\R.WADDRESS[31]_REG_Z427\: DFN1E0 port map (
Q => address(31),
CLK => ramclk_c,
D => fpc(31),
E => BPMISS_1_SQMUXA);
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
address(2) <= NN_1;
address(3) <= ADDRESS_162;
address(4) <= ADDRESS_163;
bpmiss <= BPMISS_164;
req <= REQ_165;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity mmu_cache_0_10_10_1_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_2_2_1_1_0_0_0_0_0_0 is
port(
nbo_5_0 : out std_logic_vector(0 downto 0);
htrans_0 : out std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0) := (others => 'Z');
hsize : out std_logic_vector(1 downto 0);
hwdata : out std_logic_vector(31 downto 0);
haddr : out std_logic_vector(31 downto 0);
maddress : in std_logic_vector(31 downto 0);
asi : in std_logic_vector(4 downto 0);
size_0 : in std_logic_vector(1 downto 0);
rdatav_0_1_0_0 :  out std_logic;
rdatav_0_1_0_2 :  out std_logic;
data_0_0_17 :  out std_logic;
data_0_0_24 :  out std_logic;
data_0_0_27 :  out std_logic;
data_0_0_25 :  out std_logic;
data_0_0_23 :  out std_logic;
data_0_0_22 :  out std_logic;
data_0_0_21 :  out std_logic;
data_0_0_20 :  out std_logic;
data_0_0_19 :  out std_logic;
data_0_0_15 :  out std_logic;
data_0_0_14 :  out std_logic;
data_0_0_11 :  out std_logic;
data_0_0_10 :  out std_logic;
data_0_0_9 :  out std_logic;
data_0_0_8 :  out std_logic;
data_0_0_6 :  out std_logic;
data_0_0_5 :  out std_logic;
data_0_0_4 :  out std_logic;
data_0_0_1 :  out std_logic;
data_0_0_2 :  out std_logic;
data_0_0_3 :  out std_logic;
data_0_0_7 :  out std_logic;
data_0_0_13 :  out std_logic;
data_0_0_12 :  out std_logic;
data_0_0_0 :  out std_logic;
edata2_0_iv : in std_logic_vector(23 downto 0);
edata2_iv : in std_logic_vector(31 downto 24);
dco_i_3 : out std_logic_vector(132 downto 132);
fpc : in std_logic_vector(31 downto 2);
data_0 : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
N_5122_1 :  out std_logic;
un1_hready :  in std_logic;
defslv :  in std_logic;
cfgsel :  in std_logic;
un1_hready_1 :  in std_logic;
N_5256 :  out std_logic;
hbusreq :  out std_logic;
N_5447 :  in std_logic;
un1_hready_0 :  in std_logic;
mexc_1 :  out std_logic;
hwrite :  out std_logic;
hlock :  out std_logic;
N_4 :  in std_logic;
werr :  out std_logic;
N_3160_0 :  out std_logic;
rdatav_0_0_sqmuxa_1_0 :  out std_logic;
enaddr :  in std_logic;
holdn :  out std_logic;
lock_0 :  in std_logic;
dsuen :  in std_logic;
read_0 :  in std_logic;
nullify2_0_sqmuxa :  in std_logic;
annul_all13 :  in std_logic;
casa :  in std_logic;
N_5485_1 :  in std_logic;
nullify_1_sqmuxa_2_2 :  in std_logic;
nullify_0_sqmuxa_0 :  in std_logic;
un5_trap :  in std_logic;
annul_2_i_0 :  in std_logic;
mexc_0 :  out std_logic;
nullify :  in std_logic;
un1_addout :  in std_logic;
N_3941 :  out std_logic;
N_3942 :  out std_logic;
N_3943 :  out std_logic;
N_4005 :  out std_logic;
N_3944 :  out std_logic;
eenaddr :  in std_logic;
rst :  in std_logic;
rbranch :  in std_logic;
fbranch :  in std_logic;
ready :  out std_logic;
inull :  in std_logic;
xc_inull_1_sqmuxa :  in std_logic;
mds_1_1 :  out std_logic;
annul_all_1 :  in std_logic;
hold_pc :  in std_logic;
N_5285 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5261 :  in std_logic;
N_5260 :  in std_logic;
N_126 :  in std_logic;
burst :  out std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
bpmiss :  out std_logic;
nobpmiss :  in std_logic;
N_5277 :  in std_logic;
N_5284 :  in std_logic;
N_5280 :  in std_logic;
diagrdy :  out std_logic;
ramclk_c :  in std_logic);
end mmu_cache_0_10_10_1_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_2_2_1_1_0_0_0_0_0_0;

architecture beh of mmu_cache_0_10_10_1_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_2_2_1_1_0_0_0_0_0_0 is
signal ADDRESS : std_logic_vector(31 downto 0);
signal SIZE : std_logic_vector(1 downto 0);
signal ADDRESS_0 : std_logic_vector(31 downto 2);
signal DATA : std_logic_vector(31 downto 0);
signal HOLD : std_logic ;
signal ENABLE : std_logic ;
signal UN31_NBO : std_logic ;
signal IGRANT_0_SQMUXA_1 : std_logic ;
signal N_5327 : std_logic ;
signal REQ : std_logic ;
signal HOLD_0 : std_logic ;
signal BURST_0 : std_logic ;
signal DIAGRDY_219 : std_logic ;
signal N_5332 : std_logic ;
signal READ : std_logic ;
signal READY_0 : std_logic ;
signal BURST_1 : std_logic ;
signal GRANT : std_logic ;
signal MEXC : std_logic ;
signal REQ_0 : std_logic ;
signal LOCK : std_logic ;
signal READY_217 : std_logic ;
signal BURST_218 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component mmu_icache_10_0_0_1_8_1_0_0_1_142_0
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
data_0 : out std_logic_vector(31 downto 0);
fpc : in std_logic_vector(31 downto 2);
address : out std_logic_vector(31 downto 2);
hold_0 :  out std_logic;
ramclk_c :  in std_logic;
diagrdy :  out std_logic;
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
nobpmiss :  in std_logic;
bpmiss :  out std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
enable :  in std_logic;
un31_nbo :  in std_logic;
igrant_0_sqmuxa_1 :  in std_logic;
N_5327 :  in std_logic;
burst_2 :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
req :  out std_logic;
hold_pc :  in std_logic;
annul_all_1 :  in std_logic;
mds_1_1 :  out std_logic;
xc_inull_1_sqmuxa :  in std_logic;
inull :  in std_logic;
hold :  in std_logic;
ready :  in std_logic;
burst :  in std_logic;
fbranch :  in std_logic;
rbranch :  in std_logic;
rst :  in std_logic  );
end component;
component mmu_dcache_1_0_0_1_8_1_0_0_0_1_143_0_142_2_2_1_10_0_0_0_0_0
port(
size_1 : out std_logic_vector(1 downto 0);
dco_i_3 : out std_logic_vector(132 downto 132);
address : out std_logic_vector(31 downto 0);
hrdata_3 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_12 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
edata2_iv : in std_logic_vector(31 downto 24);
edata2_0_iv : in std_logic_vector(23 downto 0);
data : out std_logic_vector(31 downto 0);
data_0_0 :  out std_logic;
data_0_12 :  out std_logic;
data_0_13 :  out std_logic;
data_0_7 :  out std_logic;
data_0_3 :  out std_logic;
data_0_2 :  out std_logic;
data_0_1 :  out std_logic;
data_0_4 :  out std_logic;
data_0_5 :  out std_logic;
data_0_6 :  out std_logic;
data_0_8 :  out std_logic;
data_0_9 :  out std_logic;
data_0_10 :  out std_logic;
data_0_11 :  out std_logic;
data_0_14 :  out std_logic;
data_0_15 :  out std_logic;
data_0_19 :  out std_logic;
data_0_20 :  out std_logic;
data_0_21 :  out std_logic;
data_0_22 :  out std_logic;
data_0_23 :  out std_logic;
data_0_25 :  out std_logic;
data_0_27 :  out std_logic;
data_0_24 :  out std_logic;
data_0_17 :  out std_logic;
rdatav_0_1_0_2 :  out std_logic;
rdatav_0_1_0_0 :  out std_logic;
size : in std_logic_vector(1 downto 0);
asi : in std_logic_vector(4 downto 0);
maddress : in std_logic_vector(31 downto 0);
enable :  out std_logic;
N_5280 :  in std_logic;
eenaddr :  in std_logic;
diagrdy :  in std_logic;
N_5284 :  in std_logic;
N_3944 :  out std_logic;
burst_0 :  out std_logic;
N_5332 :  in std_logic;
read_1 :  out std_logic;
N_4005 :  out std_logic;
N_5261 :  in std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
N_3943 :  out std_logic;
N_3942 :  out std_logic;
N_3941 :  out std_logic;
hold_0 :  out std_logic;
ready :  in std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5277 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
burst :  out std_logic;
un1_addout :  in std_logic;
grant :  in std_logic;
mexc_1 :  in std_logic;
nullify :  in std_logic;
mexc_0 :  out std_logic;
rst :  in std_logic;
annul_2_i_0 :  in std_logic;
un5_trap :  in std_logic;
nullify_0_sqmuxa_0 :  in std_logic;
nullify_1_sqmuxa_2_2 :  in std_logic;
N_5485_1 :  in std_logic;
casa :  in std_logic;
annul_all13 :  in std_logic;
nullify2_0_sqmuxa :  in std_logic;
hold :  in std_logic;
read :  in std_logic;
dsuen :  in std_logic;
req :  out std_logic;
lock_0 :  out std_logic;
lock :  in std_logic;
holdn :  out std_logic;
enaddr :  in std_logic;
rdatav_0_0_sqmuxa_1_0 :  out std_logic;
N_3160_0 :  out std_logic;
ramclk_c :  in std_logic  );
end component;
component mmu_acache_0_8_0_0_0
port(
address_0 : in std_logic_vector(31 downto 2);
haddr : out std_logic_vector(31 downto 0);
data : in std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
address : in std_logic_vector(31 downto 0);
size : in std_logic_vector(1 downto 0);
htrans : out std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
werr :  out std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
un31_nbo :  out std_logic;
N_5332 :  out std_logic;
hwrite :  out std_logic;
mexc_0 :  out std_logic;
ready_0 :  out std_logic;
un1_hready_0 :  in std_logic;
ready :  out std_logic;
read :  in std_logic;
mexc :  out std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
burst_0 :  in std_logic;
N_5256 :  out std_logic;
N_5327 :  out std_logic;
grant :  out std_logic;
un1_hready_1 :  in std_logic;
burst :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
req_0 :  in std_logic;
igrant_0_sqmuxa_1 :  out std_logic;
lock :  in std_logic;
req :  in std_logic;
rst :  in std_logic;
N_5122_1 :  out std_logic;
ramclk_c :  in std_logic  );
end component;
begin
ICACHE0: mmu_icache_10_0_0_1_8_1_0_0_1_142_0 port map (
hrdata_12 => hrdata_12,
hrdata_3 => hrdata_3,
hrdata_11 => hrdata_11,
hrdata_27 => hrdata_27,
hrdata_13 => hrdata_13,
hrdata_7 => hrdata_7,
hrdata_5 => hrdata_5,
hrdata_16 => hrdata_16,
hrdata_15 => hrdata_15,
hrdata_30 => hrdata_30,
hrdata_28 => hrdata_28,
hrdata_23 => hrdata_23,
hrdata_14 => hrdata_14,
hrdata_10 => hrdata_10,
hrdata_9 => hrdata_9,
hrdata_8 => hrdata_8,
hrdata_6 => hrdata_6,
hrdata_4 => hrdata_4,
hrdata_1 => hrdata_1,
hrdata_0 => hrdata_0,
data_0(31 downto 0) => data_0(31 downto 0),
fpc(31 downto 2) => fpc(31 downto 2),
address(31 downto 2) => ADDRESS(31 downto 2),
hold_0 => HOLD,
ramclk_c => ramclk_c,
diagrdy => DIAGRDY_219,
N_5280 => N_5280,
N_5284 => N_5284,
N_5277 => N_5277,
nobpmiss => nobpmiss,
bpmiss => bpmiss,
N_5279 => N_5279,
N_5278 => N_5278,
enable => ENABLE,
un31_nbo => UN31_NBO,
igrant_0_sqmuxa_1 => IGRANT_0_SQMUXA_1,
N_5327 => N_5327,
burst_2 => BURST_218,
N_126 => N_126,
N_5260 => N_5260,
N_5261 => N_5261,
N_5281 => N_5281,
N_5282 => N_5282,
N_5283 => N_5283,
N_5285 => N_5285,
req => REQ,
hold_pc => hold_pc,
annul_all_1 => annul_all_1,
mds_1_1 => mds_1_1,
xc_inull_1_sqmuxa => xc_inull_1_sqmuxa,
inull => inull,
hold => HOLD_0,
ready => READY_217,
burst => BURST_0,
fbranch => fbranch,
rbranch => rbranch,
rst => rst);
DCACHE0: mmu_dcache_1_0_0_1_8_1_0_0_0_1_143_0_142_2_2_1_10_0_0_0_0_0 port map (
size_1(1 downto 0) => SIZE(1 downto 0),
dco_i_3(132) => dco_i_3(132),
address(31 downto 2) => ADDRESS_0(31 downto 2),
address(1 downto 0) => ADDRESS(1 downto 0),
hrdata_3 => hrdata_3,
hrdata_27 => hrdata_27,
hrdata_15 => hrdata_15,
hrdata_23 => hrdata_23,
hrdata_12 => hrdata_12,
hrdata_11 => hrdata_11,
hrdata_30 => hrdata_30,
hrdata_28 => hrdata_28,
hrdata_16 => hrdata_16,
hrdata_14 => hrdata_14,
hrdata_13 => hrdata_13,
hrdata_10 => hrdata_10,
hrdata_9 => hrdata_9,
hrdata_8 => hrdata_8,
hrdata_7 => hrdata_7,
hrdata_6 => hrdata_6,
hrdata_5 => hrdata_5,
hrdata_4 => hrdata_4,
hrdata_1 => hrdata_1,
hrdata_0 => hrdata_0,
edata2_iv(31 downto 24) => edata2_iv(31 downto 24),
edata2_0_iv(23 downto 0) => edata2_0_iv(23 downto 0),
data(31 downto 0) => DATA(31 downto 0),
data_0_0 => data_0_0_0,
data_0_12 => data_0_0_12,
data_0_13 => data_0_0_13,
data_0_7 => data_0_0_7,
data_0_3 => data_0_0_3,
data_0_2 => data_0_0_2,
data_0_1 => data_0_0_1,
data_0_4 => data_0_0_4,
data_0_5 => data_0_0_5,
data_0_6 => data_0_0_6,
data_0_8 => data_0_0_8,
data_0_9 => data_0_0_9,
data_0_10 => data_0_0_10,
data_0_11 => data_0_0_11,
data_0_14 => data_0_0_14,
data_0_15 => data_0_0_15,
data_0_19 => data_0_0_19,
data_0_20 => data_0_0_20,
data_0_21 => data_0_0_21,
data_0_22 => data_0_0_22,
data_0_23 => data_0_0_23,
data_0_25 => data_0_0_25,
data_0_27 => data_0_0_27,
data_0_24 => data_0_0_24,
data_0_17 => data_0_0_17,
rdatav_0_1_0_2 => rdatav_0_1_0_2,
rdatav_0_1_0_0 => rdatav_0_1_0_0,
size(1 downto 0) => size_0(1 downto 0),
asi(4 downto 0) => asi(4 downto 0),
maddress(31 downto 0) => maddress(31 downto 0),
enable => ENABLE,
N_5280 => N_5280,
eenaddr => eenaddr,
diagrdy => DIAGRDY_219,
N_5284 => N_5284,
N_3944 => N_3944,
burst_0 => BURST_0,
N_5332 => N_5332,
read_1 => READ,
N_4005 => N_4005,
N_5261 => N_5261,
N_5278 => N_5278,
N_5279 => N_5279,
N_3943 => N_3943,
N_3942 => N_3942,
N_3941 => N_3941,
hold_0 => HOLD_0,
ready => READY_0,
N_126 => N_126,
N_5260 => N_5260,
N_5277 => N_5277,
N_5283 => N_5283,
N_5285 => N_5285,
N_5281 => N_5281,
N_5282 => N_5282,
burst => BURST_1,
un1_addout => un1_addout,
grant => GRANT,
mexc_1 => MEXC,
nullify => nullify,
mexc_0 => mexc_0,
rst => rst,
annul_2_i_0 => annul_2_i_0,
un5_trap => un5_trap,
nullify_0_sqmuxa_0 => nullify_0_sqmuxa_0,
nullify_1_sqmuxa_2_2 => nullify_1_sqmuxa_2_2,
N_5485_1 => N_5485_1,
casa => casa,
annul_all13 => annul_all13,
nullify2_0_sqmuxa => nullify2_0_sqmuxa,
hold => HOLD,
read => read_0,
dsuen => dsuen,
req => REQ_0,
lock_0 => LOCK,
lock => lock_0,
holdn => holdn,
enaddr => enaddr,
rdatav_0_0_sqmuxa_1_0 => rdatav_0_0_sqmuxa_1_0,
N_3160_0 => N_3160_0,
ramclk_c => ramclk_c);
A0: mmu_acache_0_8_0_0_0 port map (
address_0(31 downto 5) => ADDRESS_0(31 downto 5),
address_0(4) => ADDRESS(4),
address_0(3 downto 2) => ADDRESS_0(3 downto 2),
haddr(31 downto 0) => haddr(31 downto 0),
data(31 downto 0) => DATA(31 downto 0),
hwdata(31 downto 0) => hwdata(31 downto 0),
hsize(1 downto 0) => hsize(1 downto 0),
htrans_0(1) => htrans(1),
address(31 downto 5) => ADDRESS(31 downto 5),
address(4) => ADDRESS_0(4),
address(3 downto 0) => ADDRESS(3 downto 0),
size(1 downto 0) => SIZE(1 downto 0),
htrans(1) => htrans_0(1),
htrans(0) => htrans(0),
nbo_5_0(0) => nbo_5_0(0),
werr => werr,
N_4 => N_4,
hlock => hlock,
un31_nbo => UN31_NBO,
N_5332 => N_5332,
hwrite => hwrite,
mexc_0 => mexc_1,
ready_0 => READY_0,
un1_hready_0 => un1_hready_0,
ready => READY_217,
read => READ,
mexc => MEXC,
N_5447 => N_5447,
hbusreq => hbusreq,
burst_0 => BURST_1,
N_5256 => N_5256,
N_5327 => N_5327,
grant => GRANT,
un1_hready_1 => un1_hready_1,
burst => BURST_218,
cfgsel => cfgsel,
defslv => defslv,
un1_hready => un1_hready,
req_0 => REQ,
igrant_0_sqmuxa_1 => IGRANT_0_SQMUXA_1,
lock => LOCK,
req => REQ_0,
rst => rst,
N_5122_1 => N_5122_1,
ramclk_c => ramclk_c);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
ready <= READY_217;
burst <= BURST_218;
diagrdy <= DIAGRDY_219;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity iu3_8_1_1_0_0_0_0_1_0_2_0_0_1_1_0_0_2_1_0_0_10_0_1_0_0_0_0 is
port(
asi_1 : out std_logic_vector(4 downto 0);
raddr2 : out std_logic_vector(7 downto 0);
raddr1 : out std_logic_vector(7 downto 0);
size_0_0 :  out std_logic;
size_1 :  out std_logic;
wdata : out std_logic_vector(31 downto 0);
data_0_2_9 :  in std_logic;
data_0_2_17 :  in std_logic;
data_0_2_0 :  in std_logic;
data_0_2_8 :  in std_logic;
data_0_2_24 :  in std_logic;
data_0_2_10 :  in std_logic;
data_0_2_21 :  in std_logic;
data_0_2_19 :  in std_logic;
data_0_2_4 :  in std_logic;
data_0_2_2 :  in std_logic;
data_0_2_13 :  in std_logic;
data_0_2_12 :  in std_logic;
data_0_2_27 :  in std_logic;
data_0_2_23 :  in std_logic;
data_0_2_22 :  in std_logic;
data_0_2_15 :  in std_logic;
data_0_2_14 :  in std_logic;
data_0_2_11 :  in std_logic;
data_0_2_7 :  in std_logic;
data_0_2_6 :  in std_logic;
data_0_2_5 :  in std_logic;
data_0_2_3 :  in std_logic;
rdatav_0_1_0_0 :  in std_logic;
rdatav_0_1_0_2 :  in std_logic;
data_1 :  out std_logic;
data_0_d0 :  out std_logic;
data_3 :  out std_logic;
data_28 :  out std_logic;
data_2 :  out std_logic;
data_4 :  out std_logic;
data_16 :  out std_logic;
data_13 :  out std_logic;
data_15 :  out std_logic;
data_10 :  out std_logic;
data_11 :  out std_logic;
data_8 :  out std_logic;
data_9 :  out std_logic;
data_7 :  out std_logic;
data_6 :  out std_logic;
edata2_iv : out std_logic_vector(31 downto 24);
waddr : out std_logic_vector(7 downto 0);
irl_0 : inout std_logic_vector(3 downto 0) := (others => 'Z');
maddress : out std_logic_vector(31 downto 0);
data2 : in std_logic_vector(31 downto 0);
data_1_iv_5 : out std_logic_vector(25 downto 25);
data_1_iv_6 : out std_logic_vector(25 downto 25);
fpc : out std_logic_vector(31 downto 2);
data_0_iv_3_18 :  out std_logic;
data_0_iv_3_27 :  out std_logic;
data_0_iv_3_19 :  out std_logic;
data_0_iv_3_17 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_23 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_27 :  out std_logic;
data_0_iv_4_24 :  out std_logic;
data_0_iv_4_29 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_21 :  out std_logic;
data_0_iv_4_20 :  out std_logic;
data_0_iv_4_31 :  out std_logic;
data_0_iv_4_26 :  out std_logic;
data_0_iv_4_30 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_22 :  out std_logic;
data_0_iv_5_21 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_22 :  out std_logic;
data_0_iv_5_27 :  out std_logic;
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_29 :  out std_logic;
data_0_iv_5_24 :  out std_logic;
data_0_iv_5_28 :  out std_logic;
data_0_iv_5_20 :  out std_logic;
irl : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_0_iv_7_0 :  out std_logic;
data_0_iv_8_0 :  out std_logic;
data_0_0_3 :  in std_logic;
data_0_0_22 :  in std_logic;
data_0_0_29 :  in std_logic;
data_0_0_24 :  in std_logic;
data_0_0_5 :  in std_logic;
data_0_0_2 :  in std_logic;
data_0_0_1 :  in std_logic;
data_0_0_0 :  in std_logic;
data_0_0_13 :  in std_logic;
data_0_0_12 :  in std_logic;
data_0_0_10 :  in std_logic;
data_0_0_16 :  in std_logic;
data_0_0_4 :  in std_logic;
data_0_0_7 :  in std_logic;
data_0_0_6 :  in std_logic;
data_0_0_23 :  in std_logic;
data_0_0_14 :  in std_logic;
data_0_0_8 :  in std_logic;
data_0_0_17 :  in std_logic;
data_0_0_19 :  in std_logic;
data_0_0_26 :  in std_logic;
data_0_0_28 :  in std_logic;
data_0_30 :  in std_logic;
data_0_20 :  in std_logic;
data_0_15 :  in std_logic;
data_0_9 :  in std_logic;
data_0_5 :  in std_logic;
data_0_21 :  in std_logic;
data_0_29 :  in std_logic;
data_0_24 :  in std_logic;
data_0_11 :  in std_logic;
data_0_18 :  in std_logic;
data_0_27 :  in std_logic;
data_0_25 :  in std_logic;
data_0_31 :  in std_logic;
edata2_0_iv : out std_logic_vector(23 downto 0);
data1 : in std_logic_vector(31 downto 0);
ddata : in std_logic_vector(31 downto 0);
daddr : in std_logic_vector(23 downto 2);
dco_i_3 : in std_logic_vector(132 downto 132);
crdy_1z :  out std_logic;
read_0 :  out std_logic;
mexc_2 :  in std_logic;
werr :  in std_logic;
de_ren1_1_iv :  out std_logic;
de_ren2_1_iv :  out std_logic;
eenaddr :  out std_logic;
bpmiss :  in std_logic;
lock_0 :  out std_logic;
step :  in std_logic;
dwrite :  in std_logic;
reset :  in std_logic;
bwatch :  in std_logic;
wren :  out std_logic;
mexc_0 :  in std_logic;
N_4005 :  in std_logic;
intack_2 :  out std_logic;
nullify2_0_sqmuxa :  out std_logic;
casa :  out std_logic;
tstop :  out std_logic;
un1_addout :  out std_logic;
nullify :  out std_logic;
diagrdy :  in std_logic;
nullify_0_sqmuxa_0 :  out std_logic;
pwd_0 :  out std_logic;
halt :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
dsuen :  out std_logic;
N_5485_1 :  out std_logic;
nobpmiss :  out std_logic;
bsoft :  in std_logic;
btrape :  in std_logic;
enaddr :  out std_logic;
N_137 :  in std_logic;
btrapa :  in std_logic;
berror :  in std_logic;
un5_trap :  out std_logic;
dbreak :  in std_logic;
annul_2_i_0 :  out std_logic;
xc_inull_1_sqmuxa :  out std_logic;
nullify_1_sqmuxa_2_2 :  out std_logic;
N_3941 :  in std_logic;
N_3944 :  in std_logic;
N_3942 :  in std_logic;
rdatav_0_0_sqmuxa_1_0 :  in std_logic;
N_3160_0 :  in std_logic;
N_3943 :  in std_logic;
annul_all_1 :  out std_logic;
inull :  out std_logic;
N_5420_1 :  in std_logic;
errorn_i_4 :  out std_logic;
errorn_i_4_i :  out std_logic;
fbranch :  out std_logic;
rbranch :  out std_logic;
r_N_3_mux_4 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_N_14 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
mds_1_1 :  in std_logic;
ready :  in std_logic;
hold_pc :  out std_logic;
rst :  in std_logic;
annul_all13 :  out std_logic;
holdn :  in std_logic;
ramclk_c :  in std_logic);
end iu3_8_1_1_0_0_0_0_1_0_2_0_0_1_1_0_0_2_1_0_0_10_0_1_0_0_0_0;

architecture beh of iu3_8_1_1_0_0_0_0_1_0_2_0_0_1_1_0_0_2_1_0_0_10_0_1_0_0_0_0 is
signal INST_0 : std_logic_vector(31 downto 0);
signal INST_0_0 : std_logic_vector(30 downto 10);
signal INST_0_0_0_RNI2E7IV3 : std_logic_vector(20 to 20);
signal INST_0_1 : std_logic_vector(21 to 21);
signal INST_0_0_0_RNI5H7IV3 : std_logic_vector(21 to 21);
signal RSTATE_0 : std_logic_vector(1 downto 0);
signal RSTATE_1 : std_logic_vector(1 downto 0);
signal ALUOP_0 : std_logic_vector(2 downto 0);
signal ALUOP : std_logic_vector(2 downto 0);
signal RSEL2_0 : std_logic_vector(2 downto 0);
signal RSEL2_1 : std_logic_vector(1 to 1);
signal NPC_0 : std_logic_vector(0 to 0);
signal RSEL1_0 : std_logic_vector(2 downto 0);
signal OSEL : std_logic_vector(0 to 0);
signal RSEL1_1 : std_logic_vector(1 to 1);
signal INST_0_0_0_RNIQ35IV3 : std_logic_vector(19 to 19);
signal INST_0_0_0_RNI60DGV3 : std_logic_vector(30 to 30);
signal INST_0_0_0_RNI2EPM14 : std_logic_vector(12 to 12);
signal EX_SHCNT_1 : std_logic_vector(4 downto 0);
signal EX_SHCNT_1_0 : std_logic_vector(4 downto 1);
signal SHCNT : std_logic_vector(4 downto 0);
signal Y : std_logic_vector(31 downto 0);
signal INST : std_logic_vector(31 downto 13);
signal RSTATE : std_logic_vector(1 downto 0);
signal ME_SIZE_1 : std_logic_vector(1 downto 0);
signal NPC : std_logic_vector(2 downto 0);
signal CNT : std_logic_vector(1 downto 0);
signal UN7_CADDR : std_logic_vector(27 downto 1);
signal DPC : std_logic_vector(31 downto 2);
signal UN17_BADDR : std_logic_vector(29 downto 17);
signal PC_1 : std_logic_vector(31 downto 2);
signal TMP : std_logic_vector(29 downto 27);
signal PC_1_IV_3 : std_logic_vector(29 downto 2);
signal PC_1_IV_2 : std_logic_vector(30 downto 9);
signal UN6_FE_NPC_M : std_logic_vector(28 downto 5);
signal TMP_M : std_logic_vector(30 downto 8);
signal PC_RNI2NV1M : std_logic_vector(12 to 12);
signal PC_RNIJBJK9 : std_logic_vector(9 to 9);
signal PC_RNIODSR1 : std_logic_vector(12 to 12);
signal PC_RNO_8 : std_logic_vector(30 to 30);
signal PC_RNIEHHN1 : std_logic_vector(15 to 15);
signal PC_RNIKMM9M : std_logic_vector(10 to 10);
signal PC_RNIN3FJK : std_logic_vector(10 to 10);
signal DE_RADDR2_1 : std_logic_vector(6 downto 4);
signal RD : std_logic_vector(7 downto 0);
signal BADDR_2 : std_logic_vector(6 downto 2);
signal CWP : std_logic_vector(2 downto 0);
signal RSEL1 : std_logic_vector(2 downto 0);
signal RSEL2 : std_logic_vector(2 downto 0);
signal DWACT_ADD_CI_0_G_ARRAY_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_TMP : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_1_0 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_TMP_0 : std_logic_vector(0 to 0);
signal NCWP : std_logic_vector(2 downto 0);
signal FE_PC : std_logic_vector(31 downto 2);
signal DWACT_FINC_E : std_logic_vector(34 downto 0);
signal OP1_RNI0LF9 : std_logic_vector(12 to 12);
signal OP2_RNI32MO : std_logic_vector(12 to 12);
signal BPDATA_M_1 : std_logic_vector(7 downto 0);
signal ALUOP_RNICMFS2 : std_logic_vector(2 downto 0);
signal BPDATA : std_logic_vector(31 downto 0);
signal OP1_RNIDGL61 : std_logic_vector(1 to 1);
signal OP1_RNITH3H : std_logic_vector(27 to 27);
signal OP2_RNIHLKQ : std_logic_vector(27 to 27);
signal SHIFTIN_17_M : std_logic_vector(32 downto 1);
signal SHIFTIN_17 : std_logic_vector(32 downto 0);
signal DBGI_M : std_logic_vector(60 downto 1);
signal PC_5_M : std_logic_vector(22 downto 8);
signal PC_5 : std_logic_vector(31 downto 2);
signal DBGI_I_M : std_logic_vector(36 downto 34);
signal RESULT_I_M : std_logic_vector(7 downto 5);
signal RESULT : std_logic_vector(14 downto 5);
signal Y_M : std_logic_vector(31 downto 0);
signal BPDATA_M : std_logic_vector(29 downto 0);
signal Y_M_0 : std_logic_vector(31 downto 0);
signal Y_0 : std_logic_vector(31 downto 0);
signal EADDRESS_1 : std_logic_vector(31 downto 8);
signal OP1_RNI8TF9 : std_logic_vector(16 to 16);
signal OP2_RNIBAMO : std_logic_vector(16 to 16);
signal ALUOP_1 : std_logic_vector(2 downto 0);
signal EADDRESS : std_logic_vector(31 downto 0);
signal PC_M : std_logic_vector(31 downto 2);
signal OP1_I_M : std_logic_vector(21 downto 0);
signal OP1 : std_logic_vector(31 downto 0);
signal EX_OP1_I_M : std_logic_vector(30 downto 0);
signal OP1_RNI6RF9 : std_logic_vector(15 to 15);
signal TT_M : std_logic_vector(7 downto 2);
signal TT : std_logic_vector(7 downto 0);
signal ADDR_M_0 : std_logic_vector(28 downto 2);
signal ADDR : std_logic_vector(31 downto 2);
signal BPDATA_M_2 : std_logic_vector(7 downto 0);
signal RFO_M : std_logic_vector(59 downto 0);
signal BPDATA_I_M_1 : std_logic_vector(7 downto 0);
signal RESULT_M_0 : std_logic_vector(23 downto 0);
signal ALURESULT_6 : std_logic_vector(31 to 31);
signal ASI_M : std_logic_vector(7 downto 0);
signal ASI : std_logic_vector(7 downto 0);
signal ALURESULT : std_logic_vector(31 downto 0);
signal ALURESULT_2_IV_7 : std_logic_vector(2 downto 1);
signal EDATA2_0_IV_1 : std_logic_vector(21 downto 20);
signal Y_IV_1 : std_logic_vector(31 downto 1);
signal BPDATA_I_M : std_logic_vector(31 downto 0);
signal EDATA2_0_IV_0 : std_logic_vector(23 downto 8);
signal DATA_0_IV_2 : std_logic_vector(31 downto 1);
signal DATA_0_IV_1 : std_logic_vector(31 downto 4);
signal DATA_0_IV_0 : std_logic_vector(28 downto 0);
signal DATA_0_M_0 : std_logic_vector(31 downto 0);
signal DATA_0_IV_5 : std_logic_vector(11 downto 2);
signal DATA_0_IV_4 : std_logic_vector(28 downto 0);
signal ALURESULT_1_IV_6 : std_logic_vector(31 downto 3);
signal ALURESULT_1_IV_5 : std_logic_vector(31 downto 3);
signal LOGICOUT_M_0 : std_logic_vector(29 downto 0);
signal ALURESULT_2_IV_6 : std_logic_vector(1 downto 0);
signal OSEL_1_I_A5_0 : std_logic_vector(0 to 0);
signal ALURESULT_1_IV_4 : std_logic_vector(31 downto 4);
signal ALURESULT_1_IV_2 : std_logic_vector(31 downto 3);
signal TBA_M_1 : std_logic_vector(19 downto 0);
signal ALURESULT_1_IV_3 : std_logic_vector(31 downto 3);
signal ALURESULT_1_IV_1 : std_logic_vector(30 downto 4);
signal TT_M_0 : std_logic_vector(7 downto 0);
signal ALURESULT_1_IV_7 : std_logic_vector(31 downto 4);
signal DBGI_M_3 : std_logic_vector(43 downto 31);
signal ALURESULT_1_IV_0 : std_logic_vector(31 downto 3);
signal PC_1_IV_1 : std_logic_vector(30 downto 2);
signal UN6_EX_ADD_RES_M_1 : std_logic_vector(32 downto 4);
signal XC_TRAP_ADDRESS_M : std_logic_vector(31 downto 4);
signal PC_1_IV_0 : std_logic_vector(26 downto 2);
signal PC_1_IV_4_8 : std_logic_vector(31 to 31);
signal PC_1_IV_A0_3 : std_logic_vector(31 to 31);
signal PC_1_IV_A2_3 : std_logic_vector(31 to 31);
signal PC_1_IV_4_6 : std_logic_vector(31 to 31);
signal PC_1_IV_4_3 : std_logic_vector(31 to 31);
signal PC_1_IV_4_2 : std_logic_vector(31 to 31);
signal PC_1_IV_4_5 : std_logic_vector(31 to 31);
signal PC_1_IV_A1_3 : std_logic_vector(31 to 31);
signal PC_1_IV_A3_3 : std_logic_vector(31 to 31);
signal PC_1_IV_0_0 : std_logic_vector(31 to 31);
signal PC_1_IV_4_1 : std_logic_vector(31 to 31);
signal PC_1_IV_A1_1 : std_logic_vector(31 to 31);
signal PC_1_IV_A3_1 : std_logic_vector(31 to 31);
signal DATA_0_1_1_IV_0 : std_logic_vector(28 downto 0);
signal DATA_0 : std_logic_vector(28 downto 0);
signal DCO_M_1 : std_logic_vector(127 downto 96);
signal RSTATE_0_RNIK8HPR7_1 : std_logic_vector(1 to 1);
signal UN7_CADDR_M : std_logic_vector(5 downto 0);
signal XC_TRAP_ADDRESS : std_logic_vector(24 downto 2);
signal NPC_IV_0_3_2 : std_logic_vector(17 to 17);
signal NPC_IV_0_3_1 : std_logic_vector(17 to 17);
signal PC_M_0 : std_logic_vector(31 downto 2);
signal UN6_EX_ADD_RES_M : std_logic_vector(32 downto 3);
signal DATA_0_1_0_IV_0 : std_logic_vector(15 downto 8);
signal DATA_0_M : std_logic_vector(31 downto 0);
signal DCO_M_0 : std_logic_vector(126 downto 104);
signal DATA_0_1_1_IV_1 : std_logic_vector(18 downto 0);
signal RDATA_8_M : std_logic_vector(8 to 8);
signal RDATA_16_M : std_logic_vector(8 to 8);
signal DATA_0_0 : std_logic_vector(31 downto 9);
signal DATA_0_1_1_IV_2 : std_logic_vector(7 downto 1);
signal DCO_M : std_logic_vector(127 downto 96);
signal DATA_0_1_0_IV_1 : std_logic_vector(13 downto 10);
signal RDATA_12_M : std_logic_vector(8 to 8);
signal CWP_1_IV_0 : std_logic_vector(2 downto 0);
signal DBGI_M_1 : std_logic_vector(52 downto 29);
signal ICC_IV_0 : std_logic_vector(3 downto 1);
signal ICC : std_logic_vector(3 downto 0);
signal ICC_M_0 : std_logic_vector(3 downto 0);
signal ICC_IV_1 : std_logic_vector(1 to 1);
signal ICC_0 : std_logic_vector(3 downto 0);
signal ME_LADDR_2 : std_logic_vector(1 downto 0);
signal CWP_0 : std_logic_vector(2 downto 0);
signal INST_1 : std_logic_vector(29 downto 19);
signal Y_1_IV_0 : std_logic_vector(31 downto 1);
signal RESULT_M : std_logic_vector(31 downto 0);
signal Y_1_IV_1 : std_logic_vector(29 downto 0);
signal DBGI_M_2 : std_logic_vector(58 downto 31);
signal Y_M_1 : std_logic_vector(31 downto 0);
signal DBGI_M_0 : std_logic_vector(60 downto 7);
signal ICCO_1_0_0 : std_logic_vector(1 to 1);
signal ERES2_IV_0 : std_logic_vector(31 downto 0);
signal ICC_1_IV_0 : std_logic_vector(3 downto 0);
signal WA_0_IV_0 : std_logic_vector(5 downto 0);
signal RD_0 : std_logic_vector(7 downto 0);
signal ICCO_1_A7_1 : std_logic_vector(1 to 1);
signal UN18_NOTAG_I : std_logic_vector(4 downto 2);
signal ICCO_1_O2_0 : std_logic_vector(1 to 1);
signal OPTYPE : std_logic_vector(5 downto 0);
signal ALURESULT_1_IV_8 : std_logic_vector(31 downto 5);
signal LOGICOUT : std_logic_vector(31 downto 2);
signal PC : std_logic_vector(31 downto 2);
signal BPDATA_M_0 : std_logic_vector(15 downto 8);
signal EX_OP2_M : std_logic_vector(31 downto 2);
signal OP1_M : std_logic_vector(25 downto 2);
signal ERES2_IV_1 : std_logic_vector(19 downto 2);
signal ADDR_1_IV_2 : std_logic_vector(31 downto 2);
signal ADDR_1_IV_1 : std_logic_vector(31 downto 2);
signal PC_M_1 : std_logic_vector(31 downto 2);
signal PC_M_2 : std_logic_vector(31 downto 2);
signal ADDR_1_IV_3 : std_logic_vector(14 downto 4);
signal PC_M_0_0 : std_logic_vector(31 downto 3);
signal PC_M_3 : std_logic_vector(31 downto 2);
signal ADDR_1_IV_0 : std_logic_vector(23 downto 19);
signal PC_0 : std_logic_vector(31 downto 2);
signal CNT_0 : std_logic_vector(1 downto 0);
signal INST_2 : std_logic_vector(29 downto 20);
signal OP1_RNIJ95H : std_logic_vector(31 to 31);
signal UN1_IU_5 : std_logic_vector(97 downto 69);
signal ALURESULT_0_IV_8 : std_logic_vector(27 to 27);
signal ALURESULT_0_IV_6 : std_logic_vector(27 to 27);
signal ALURESULT_0_IV_5 : std_logic_vector(27 to 27);
signal SHIFTIN_17_M_0 : std_logic_vector(30 downto 1);
signal ALURESULT_0_IV_2 : std_logic_vector(27 to 27);
signal ALURESULT_0_IV_1 : std_logic_vector(27 to 27);
signal ALURESULT_0_IV_3 : std_logic_vector(27 to 27);
signal ALURESULT_1_IV_9 : std_logic_vector(30 downto 5);
signal Y_1 : std_logic_vector(31 downto 0);
signal ALURESULT_1_IV_10 : std_logic_vector(25 to 25);
signal ALURESULT_4 : std_logic_vector(0 to 0);
signal TT_IV_0 : std_logic_vector(0 to 0);
signal TBA : std_logic_vector(19 downto 0);
signal OSEL_1_I_0 : std_logic_vector(1 to 1);
signal OP2_RNIFJKQ : std_logic_vector(26 to 26);
signal WIM_M_0 : std_logic_vector(7 downto 0);
signal OP1_RNIH75H : std_logic_vector(30 to 30);
signal PIL_M_0 : std_logic_vector(3 downto 0);
signal ICC_1 : std_logic_vector(3 downto 0);
signal RD_1 : std_logic_vector(7 downto 0);
signal PIL : std_logic_vector(3 downto 0);
signal OP1_RNI1M3H : std_logic_vector(29 to 29);
signal OP1_RNI2PH9 : std_logic_vector(22 to 22);
signal OP2_RNI7BKQ : std_logic_vector(22 to 22);
signal Y_M_1_0 : std_logic_vector(27 downto 2);
signal ALURESULT_2_IV_8 : std_logic_vector(2 to 2);
signal ALURESULT_2_IV_5 : std_logic_vector(2 downto 0);
signal ALURESULT_2_IV_2 : std_logic_vector(2 downto 0);
signal ALURESULT_2_IV_1 : std_logic_vector(2 downto 1);
signal ALURESULT_2_IV_4 : std_logic_vector(2 downto 1);
signal XC_TRAP_ADDRESS_IV_0 : std_logic_vector(24 downto 4);
signal ADDR_M : std_logic_vector(31 downto 2);
signal XC_TRAP_ADDRESS_IV_1 : std_logic_vector(31 downto 6);
signal TBA_M : std_logic_vector(19 downto 0);
signal PC_M_4 : std_logic_vector(31 downto 2);
signal XC_TRAP_ADDRESS_4_M_0 : std_logic_vector(5 to 5);
signal XC_VECTT_1 : std_logic_vector(6 downto 0);
signal XC_TRAP_ADDRESS_4_M : std_logic_vector(9 downto 6);
signal ALURESULT_2_IV_3 : std_logic_vector(1 downto 0);
signal ALURESULT_2_IV_0 : std_logic_vector(1 downto 0);
signal OP2_RNIGQN21 : std_logic_vector(1 to 1);
signal CWP_M : std_logic_vector(2 downto 0);
signal OP2_RNIEON21 : std_logic_vector(0 to 0);
signal RSTATE_1_0_1 : std_logic_vector(1 to 1);
signal RSTATE_1_0_0 : std_logic_vector(1 to 1);
signal RSTATE_1_0_A6_1_1 : std_logic_vector(1 to 1);
signal RS1_IV : std_logic_vector(0 to 0);
signal DE_RADDR1_4 : std_logic_vector(7 downto 1);
signal Y_IV_2 : std_logic_vector(27 downto 0);
signal Y_M_0_0 : std_logic_vector(31 downto 0);
signal Y_IV_0 : std_logic_vector(31 downto 0);
signal Y_M_2 : std_logic_vector(27 downto 0);
signal Y_IV_0_2 : std_logic_vector(28 to 28);
signal Y_IV_0_0 : std_logic_vector(28 downto 22);
signal OP1_RNI0NH9 : std_logic_vector(21 to 21);
signal EDATA2_IV_2 : std_logic_vector(30 downto 24);
signal BPDATA_I_M_2 : std_logic_vector(7 downto 0);
signal EDATA2_IV_0 : std_logic_vector(31 downto 24);
signal EDATA2_IV_1 : std_logic_vector(31 downto 27);
signal Y_IV_0_1 : std_logic_vector(22 to 22);
signal DATA_0_IV_6 : std_logic_vector(8 downto 2);
signal DATA_0_IV_3 : std_logic_vector(31 downto 0);
signal WIM_M : std_logic_vector(7 downto 0);
signal DATA_0_IV_8 : std_logic_vector(6 to 6);
signal DATA_0_IV_7 : std_logic_vector(7 to 7);
signal ICC_M : std_logic_vector(3 downto 0);
signal PC_M_0_1 : std_logic_vector(23 downto 9);
signal TT_M_1 : std_logic_vector(7 downto 4);
signal TBA_M_0 : std_logic_vector(16 downto 0);
signal Y_M_0_1 : std_logic_vector(30 downto 1);
signal DATA_1_IV_4 : std_logic_vector(25 to 25);
signal DATA_1_IV_2 : std_logic_vector(25 to 25);
signal DATA_1_IV_1 : std_logic_vector(25 to 25);
signal DATA_1_IV_0 : std_logic_vector(25 to 25);
signal INST_M_0 : std_logic_vector(25 downto 13);
signal LOGICOUT_5_0_I_2 : std_logic_vector(21 downto 0);
signal LOGICOUT_5_0_I_1 : std_logic_vector(22 downto 11);
signal LOGICOUT_5_0_I_A7_0 : std_logic_vector(21 downto 11);
signal LOGICOUT_5_0_I_0 : std_logic_vector(22 downto 0);
signal LOGICOUT_5_0_I_A7_2_0 : std_logic_vector(21 downto 0);
signal CWP_M_0 : std_logic_vector(2 downto 0);
signal ALUSEL_I_2 : std_logic_vector(0 to 0);
signal ALUSEL_I_0 : std_logic_vector(0 to 0);
signal ALUSEL_I_A5_1_0 : std_logic_vector(0 to 0);
signal OP2_RNI10MO : std_logic_vector(11 to 11);
signal LOGICOUT_5_0_I_3 : std_logic_vector(0 to 0);
signal SIZE_I_M_1 : std_logic_vector(1 to 1);
signal SIZE_M_1 : std_logic_vector(0 to 0);
signal LOGICOUT_5_0_I_A5_2_0 : std_logic_vector(22 to 22);
signal ALUSEL_I_1 : std_logic_vector(1 to 1);
signal LOGICOUT_5_0_I_A5_0_0 : std_logic_vector(1 to 1);
signal ICCO_1_A2_2 : std_logic_vector(1 to 1);
signal ICCO_1_A2_1 : std_logic_vector(1 to 1);
signal CNT_1 : std_logic_vector(1 downto 0);
signal CRDY_5_0_IV_0 : std_logic_vector(2 to 2);
signal CRDY_2_M_1 : std_logic_vector(2 to 2);
signal CRDY_M : std_logic_vector(1 to 1);
signal ALUSEL_I_A3_0 : std_logic_vector(0 to 0);
signal CRDY_0_3 : std_logic_vector(1 to 1);
signal CRDY_0_1 : std_logic_vector(1 to 1);
signal CRDY : std_logic_vector(1 to 1);
signal CRDY_4_M_1 : std_logic_vector(2 to 2);
signal CNT_2 : std_logic_vector(1 downto 0);
signal ALUSEL_I_A2_3_0 : std_logic_vector(0 to 0);
signal OP1_RNIBEL61 : std_logic_vector(0 to 0);
signal OP1_RNIUIF9 : std_logic_vector(11 to 11);
signal INST_0_M_0 : std_logic_vector(26 to 26);
signal ALUSEL_I_A5_0_0 : std_logic_vector(0 to 0);
signal ALUSEL_I_A5_0_1 : std_logic_vector(1 to 1);
signal ALUSEL : std_logic_vector(1 downto 0);
signal INST_3 : std_logic_vector(20 downto 19);
signal TT_0 : std_logic_vector(3 downto 0);
signal RSTATE_RNI0LASA1 : std_logic_vector(1 to 1);
signal INST_0_RNIQBAC1 : std_logic_vector(16 to 16);
signal INST_0_RNISDAC1 : std_logic_vector(18 to 18);
signal PC_RNII5CC1 : std_logic_vector(23 to 23);
signal PC_RNI2F605 : std_logic_vector(24 to 24);
signal PC_RNI82AA1 : std_logic_vector(25 to 25);
signal PC_RNI4Q5A1 : std_logic_vector(15 to 15);
signal DATA_0_1 : std_logic_vector(31 downto 0);
signal DATA_0_1_4 : std_logic_vector(24 downto 8);
signal DATA_0_1_2 : std_logic_vector(16 to 16);
signal DATA_0_1_1 : std_logic_vector(16 downto 10);
signal RSTATE_0_RNIRD8D86_0 : std_logic_vector(1 to 1);
signal LADDR_RNI25IDP2 : std_logic_vector(0 to 0);
signal CWP_1 : std_logic_vector(2 downto 0);
signal CWP_M_1 : std_logic_vector(0 to 0);
signal ICC_M_0_0 : std_logic_vector(3 downto 1);
signal ICCO_M : std_logic_vector(3 downto 1);
signal Y_1_0 : std_logic_vector(24 downto 5);
signal Y_2 : std_logic_vector(31 downto 0);
signal Y_M_0_2 : std_logic_vector(21 downto 15);
signal ICCO : std_logic_vector(3 downto 0);
signal ICC_1_0 : std_logic_vector(3 downto 1);
signal ICC_M_0_1 : std_logic_vector(3 to 3);
signal ICC_M_1 : std_logic_vector(3 downto 0);
signal RD_M : std_logic_vector(7 downto 6);
signal CWP_M_0_0 : std_logic_vector(2 to 2);
signal ERES2 : std_logic_vector(31 downto 0);
signal RSTATE_0_RNIM7VEA2_0 : std_logic_vector(1 to 1);
signal ADDR_1 : std_logic_vector(31 downto 2);
signal PC_M_5 : std_logic_vector(29 downto 5);
signal ADDR_M_1 : std_logic_vector(31 downto 2);
signal ALURESULT_M : std_logic_vector(30 downto 5);
signal RSTATE_RNIDRMJB2 : std_logic_vector(1 to 1);
signal RSTATE_0_RNI896D82_0 : std_logic_vector(1 to 1);
signal EX_ADD_RES_M : std_logic_vector(3 to 3);
signal INST_M : std_logic_vector(13 to 13);
signal LOGICOUT_M : std_logic_vector(31 downto 0);
signal Y_3 : std_logic_vector(31 downto 0);
signal BPDATA_I_M_0 : std_logic_vector(14 downto 8);
signal SIZE : std_logic_vector(0 to 0);
signal SIZE_I_M : std_logic_vector(1 to 1);
signal CRDY_RNO : std_logic_vector(2 downto 1);
signal CRDY_4_M : std_logic_vector(2 to 2);
signal PC_1_0 : std_logic_vector(19 to 19);
signal NPC_3 : std_logic_vector(17 to 17);
signal PC_RNIM2HVK : std_logic_vector(10 to 10);
signal PC_RNO_0 : std_logic_vector(31 to 31);
signal PC_1_IV_0_0_TZ_TZ : std_logic_vector(31 to 31);
signal PC_RNIS2SL : std_logic_vector(9 to 9);
signal PC_RNIEME21 : std_logic_vector(14 to 14);
signal INST_0_RNICGU4J : std_logic_vector(5 to 5);
signal PC_RNIIVDP : std_logic_vector(13 to 13);
signal PC_RNI525L : std_logic_vector(26 to 26);
signal PC_RNIHNLF4 : std_logic_vector(24 to 24);
signal PC_RNIUHBU5 : std_logic_vector(19 to 19);
signal INST_0_RNITP4L : std_logic_vector(20 to 20);
signal PC_RNIMKOT8B : std_logic_vector(23 to 23);
signal RDATA_12 : std_logic_vector(8 to 8);
signal RDATA_4_M_9 : std_logic_vector(8 to 8);
signal RDATA_4 : std_logic_vector(8 to 8);
signal RFA1_RNIDGQS3 : std_logic_vector(4 to 4);
signal RFA1 : std_logic_vector(7 downto 0);
signal RFA1_RNIQP614 : std_logic_vector(5 to 5);
signal RFA1_RNINFV94 : std_logic_vector(6 to 6);
signal RFA1_RNI2IB63 : std_logic_vector(7 to 7);
signal RFA2_RNIEG6QA : std_logic_vector(4 to 4);
signal RFA2 : std_logic_vector(7 downto 0);
signal RFA2_RNILLCSA : std_logic_vector(5 to 5);
signal RFA2_RNI41P0B : std_logic_vector(6 to 6);
signal LOGICOUT_3 : std_logic_vector(23 downto 4);
signal SHIFTIN_14 : std_logic_vector(34 downto 0);
signal ICC_16 : std_logic_vector(2 downto 0);
signal OP2 : std_logic_vector(31 downto 0);
signal FLINE : std_logic_vector(31 downto 3);
signal PC_2 : std_logic_vector(31 downto 2);
signal ICC_2 : std_logic_vector(3 downto 0);
signal XC_RESULT_1 : std_logic_vector(31 downto 0);
signal XC_RESULT : std_logic_vector(31 downto 2);
signal OP1_RNI2NF9 : std_logic_vector(13 to 13);
signal OP1_RNI4PF9 : std_logic_vector(14 to 14);
signal WIM : std_logic_vector(7 downto 0);
signal TBA_1 : std_logic_vector(19 downto 0);
signal OP1_RNIE3G9 : std_logic_vector(19 to 19);
signal SHIFTIN_11 : std_logic_vector(38 downto 0);
signal SHIFTIN_8 : std_logic_vector(46 downto 0);
signal CWP_2 : std_logic_vector(2 downto 0);
signal D_1 : std_logic_vector(31 downto 0);
signal RESULT_0 : std_logic_vector(31 downto 0);
signal OP2_RNIM0O21 : std_logic_vector(4 to 4);
signal WIM_1 : std_logic_vector(7 downto 0);
signal OP2_RNIF14T : std_logic_vector(8 to 8);
signal OP1_RNI4RH9 : std_logic_vector(23 to 23);
signal OP1_RNINQL61 : std_logic_vector(6 to 6);
signal OP1_RNIC1G9 : std_logic_vector(18 to 18);
signal DATA_0_2 : std_logic_vector(29 downto 5);
signal SHIFTIN_5 : std_logic_vector(62 downto 0);
signal OP1_RNIPSL61 : std_logic_vector(7 to 7);
signal PIL_1 : std_logic_vector(3 downto 0);
signal OP1_RNIT0M61 : std_logic_vector(9 to 9);
signal OP1_RNIRUL61 : std_logic_vector(8 to 8);
signal OP2_RNIVTLO : std_logic_vector(10 to 10);
signal OP1_RNISGF9 : std_logic_vector(10 to 10);
signal D : std_logic_vector(31 downto 0);
signal OP1_RNIVJ3H : std_logic_vector(28 to 28);
signal TT2 : std_logic_vector(5 downto 0);
signal TT_RNO : std_logic_vector(7 downto 0);
signal INST_0_RNO : std_logic_vector(31 downto 0);
signal ASI_RNO : std_logic_vector(7 downto 0);
signal OP1_RNI8VH9 : std_logic_vector(25 to 25);
signal OP1_RNI6TH9 : std_logic_vector(24 to 24);
signal OP2_RNIBT3T : std_logic_vector(6 to 6);
signal PC_3 : std_logic_vector(2 to 2);
signal LADDR : std_logic_vector(1 downto 0);
signal IMM_1 : std_logic_vector(31 downto 0);
signal DE_RADDR1_2 : std_logic_vector(6 downto 4);
signal DE_RADDR1_1 : std_logic_vector(6 downto 4);
signal OP1_RNIAVF9 : std_logic_vector(17 to 17);
signal OP1_RNIHKL61 : std_logic_vector(3 to 3);
signal UN6_EX_ADD_RES : std_logic_vector(3 to 3);
signal OP1_RNIRF3H : std_logic_vector(26 to 26);
signal OP1_RNIJML61 : std_logic_vector(4 to 4);
signal OP1_RNIFIL61 : std_logic_vector(2 to 2);
signal ALUOP_RNIT6EN : std_logic_vector(2 to 2);
signal OSEL_1 : std_logic_vector(0 to 0);
signal UN1_IU_6 : std_logic_vector(20 to 20);
signal UN17_BADDR_1 : std_logic_vector(16 to 16);
signal ASI_0 : std_logic_vector(4 downto 0);
signal LOGICOUT_5 : std_logic_vector(12 downto 3);
signal ALUOP_MUX_25 : std_logic_vector(1 to 1);
signal LOGICOUT_4 : std_logic_vector(31 downto 2);
signal OP2_RNIISN21 : std_logic_vector(2 to 2);
signal ALUOP_MUX_14 : std_logic_vector(1 to 1);
signal ALUOP_MUX_1 : std_logic_vector(1 to 1);
signal OP2_RNIH34T : std_logic_vector(9 to 9);
signal ALUOP_MUX_24 : std_logic_vector(1 to 1);
signal DWACT_ADD_CI_0_PARTIAL_SUM : std_logic_vector(0 to 0);
signal CWP_1_0 : std_logic_vector(2 downto 0);
signal ALUOP_MUX_9 : std_logic_vector(1 to 1);
signal ALUOP_MUX_12 : std_logic_vector(1 to 1);
signal AOP2 : std_logic_vector(31 downto 0);
signal INST_RNIRAT7B_0 : std_logic_vector(30 to 30);
signal ALUOP_MUX_21 : std_logic_vector(1 to 1);
signal ALUOP_MUX_10 : std_logic_vector(1 to 1);
signal ALUOP_MUX_2 : std_logic_vector(1 to 1);
signal ALUOP_MUX : std_logic_vector(1 to 1);
signal AOP1 : std_logic_vector(31 downto 0);
signal SHCNT_0 : std_logic_vector(4 downto 0);
signal OP1_RNILOL61 : std_logic_vector(5 to 5);
signal ALUOP_MUX_4 : std_logic_vector(1 to 1);
signal UN1_DBGUNIT_5 : std_logic_vector(0 to 0);
signal RAO : std_logic_vector(6 downto 4);
signal DWACT_ADD_CI_0_PARTIAL_SUM_0 : std_logic_vector(0 to 0);
signal RFA1_RNIQI8K2 : std_logic_vector(3 to 3);
signal RFA1_RNINF8K2 : std_logic_vector(2 to 2);
signal ALUOP_MUX_19 : std_logic_vector(1 to 1);
signal ALUOP_MUX_0 : std_logic_vector(1 to 1);
signal ALUOP_MUX_3 : std_logic_vector(1 to 1);
signal ALUOP_MUX_13 : std_logic_vector(1 to 1);
signal RFA2_RNIKFK14 : std_logic_vector(3 to 3);
signal LOGICOUT_1 : std_logic_vector(23 downto 3);
signal ALUOP_MUX_8 : std_logic_vector(1 to 1);
signal ALUOP_MUX_16 : std_logic_vector(1 to 1);
signal NCWP_3 : std_logic_vector(2 downto 1);
signal RFA2_RNI2IQC7 : std_logic_vector(7 to 7);
signal SIZE_0 : std_logic_vector(1 to 1);
signal NPC_CNST : std_logic_vector(1 to 1);
signal TT_3 : std_logic_vector(5 downto 0);
signal RFA1_RNI3V8V3 : std_logic_vector(0 to 0);
signal OP2_RNIHGMO : std_logic_vector(19 to 19);
signal ALUOP_MUX_6 : std_logic_vector(1 to 1);
signal RFA2_RNIE9K14 : std_logic_vector(0 to 0);
signal RFA2_RNIIDK14 : std_logic_vector(2 to 2);
signal RFA1_RNIKC8K2 : std_logic_vector(1 to 1);
signal RFA2_RNIGBK14 : std_logic_vector(1 to 1);
signal ALUOP_MUX_5 : std_logic_vector(1 to 1);
signal ALUOP_MUX_22 : std_logic_vector(1 to 1);
signal ALUOP_MUX_15 : std_logic_vector(1 to 1);
signal ALUOP_MUX_11 : std_logic_vector(1 to 1);
signal ALUOP_MUX_20 : std_logic_vector(1 to 1);
signal ALUOP_MUX_17 : std_logic_vector(1 to 1);
signal AOP1_1 : std_logic_vector(31 to 31);
signal ALUOP_MUX_7 : std_logic_vector(1 to 1);
signal ALUOP_MUX_18 : std_logic_vector(1 to 1);
signal ALUOP_MUX_23 : std_logic_vector(1 to 1);
signal CWP_3 : std_logic_vector(2 downto 0);
signal TT_4 : std_logic_vector(4 to 4);
signal ACT_LT4_E : std_logic_vector(10 downto 0);
signal N_6046 : std_logic ;
signal N_6048 : std_logic ;
signal N_6711 : std_logic ;
signal N_9263 : std_logic ;
signal N_6040 : std_logic ;
signal LDBP2_0 : std_logic ;
signal LDBP2 : std_logic ;
signal INVOP2_0 : std_logic ;
signal INVOP2 : std_logic ;
signal LDBP1_0 : std_logic ;
signal LDBP : std_logic ;
signal Y08_0 : std_logic ;
signal WY : std_logic ;
signal WY_0 : std_logic ;
signal WY_1_0 : std_logic ;
signal WY_1 : std_logic ;
signal WY_1_0_0 : std_logic ;
signal EX_SARI_1_1_0 : std_logic ;
signal SARI : std_logic ;
signal EX_SARI_1 : std_logic ;
signal ALURESULT_0_SQMUXA_0 : std_logic ;
signal N_67_1 : std_logic ;
signal JMPL : std_logic ;
signal ADDR_1_SQMUXA_0_0 : std_logic ;
signal ADDR_1_SQMUXA_0 : std_logic ;
signal ADDR_2_SQMUXA_2 : std_logic ;
signal ADDR_2_SQMUXA_0_0 : std_logic ;
signal ADDR_2_SQMUXA_0 : std_logic ;
signal ALURESULT_7_SQMUXA_0_0 : std_logic ;
signal ALURESULT_7_SQMUXA_0 : std_logic ;
signal LOGICOUT21_1 : std_logic ;
signal ALURESULT_8_SQMUXA_0 : std_logic ;
signal N_101 : std_logic ;
signal ALURESULT_9_SQMUXA_1 : std_logic ;
signal AOP1_1_SQMUXA_0 : std_logic ;
signal ALUSEL4 : std_logic ;
signal FP_DISABLED14 : std_logic ;
signal ALURESULT_10_SQMUXA_0 : std_logic ;
signal LOGICOUT20 : std_logic ;
signal MISCOUT73 : std_logic ;
signal ADDR_3_SQMUXA_0 : std_logic ;
signal UN1_DBGUNIT_1 : std_logic ;
signal ANNUL_ALL12 : std_logic ;
signal SHLEFT_1 : std_logic ;
signal SHCNT_1_SQMUXA : std_logic ;
signal SHLEFT_0 : std_logic ;
signal ALURESULT_12_SQMUXA_0 : std_logic ;
signal ALURESULT_12_SQMUXA_2 : std_logic ;
signal ALURESULT_12_SQMUXA_1 : std_logic ;
signal ALURESULT_12_SQMUXA_5 : std_logic ;
signal JMPL_0 : std_logic ;
signal MISCOUT_11_SQMUXA : std_logic ;
signal MRESULT2_1_SQMUXA_0_0 : std_logic ;
signal MRESULT2_1_SQMUXA_0 : std_logic ;
signal MRESULT2_1_SQMUXA_2 : std_logic ;
signal BPDATA6_0_0 : std_logic ;
signal BPDATA6_7 : std_logic ;
signal BPDATA6_6 : std_logic ;
signal BPDATA6_10 : std_logic ;
signal EDATA_3_SQMUXA_0 : std_logic ;
signal UN1_LOGICOUT21 : std_logic ;
signal UN8_CASAEN : std_logic ;
signal DATA_3_SQMUXA_1_0_0 : std_logic ;
signal DATA_9_SQMUXA_1_0 : std_logic ;
signal DATA_3_SQMUXA_1_0 : std_logic ;
signal UN498_DBGUNIT : std_logic ;
signal DATA_5_SQMUXA_1_0 : std_logic ;
signal DATA_5_SQMUXA : std_logic ;
signal MRESULT2_2_SQMUXA_1_0 : std_logic ;
signal DSUEN_0_SQMUXA : std_logic ;
signal ALURESULT_1_SQMUXA_0 : std_logic ;
signal ALURESULT_2_SQMUXA_1_0 : std_logic ;
signal NPC_1_SQMUXA_1_0 : std_logic ;
signal NPC_1_SQMUXA : std_logic ;
signal ALURESULT_2_SQMUXA_0 : std_logic ;
signal UN1_AOP2_1_SQMUXA_0 : std_logic ;
signal AOP2_1_SQMUXA : std_logic ;
signal CIN_0_SQMUXA : std_logic ;
signal JUMP_0 : std_logic ;
signal JUMP_2 : std_logic ;
signal JUMP_1 : std_logic ;
signal UN1_INTACK6_2_0_0 : std_logic ;
signal UN1_INTACK6_2_0 : std_logic ;
signal ADDR_1_SQMUXA_1 : std_logic ;
signal Y_1_SQMUXA_0 : std_logic ;
signal ICNT_1_2 : std_logic ;
signal UN1_INTACK6_3_0_0 : std_logic ;
signal UN1_INTACK6_3_0 : std_logic ;
signal Y_0_SQMUXA : std_logic ;
signal UN6_XC_EXCEPTION_0 : std_logic ;
signal XC_EXCEPTION_1 : std_logic ;
signal UN3_DE_HOLD_PC_0 : std_logic ;
signal UN1_DE_HOLD_PC_1_0_0 : std_logic ;
signal UN1_DE_HOLD_PC_1_0 : std_logic ;
signal HOLD_PC_159 : std_logic ;
signal UN2_RSTN_5_0_0 : std_logic ;
signal UN2_RSTN_5_2 : std_logic ;
signal UN2_RSTN_5_0 : std_logic ;
signal UN2_RSTN_5_3 : std_logic ;
signal N_5251 : std_logic ;
signal N_5252 : std_logic ;
signal N_5253 : std_logic ;
signal N_5254 : std_logic ;
signal PC_5_SN_N_4_MUX_0 : std_logic ;
signal RA_BPMISS_1 : std_logic ;
signal EX_BPMISS_1 : std_logic ;
signal UN1_DE_BRANCH_1_0_0 : std_logic ;
signal UN1_DE_BRANCH_1_0 : std_logic ;
signal AOP2_2_SQMUXA_0 : std_logic ;
signal N_57_0 : std_logic ;
signal MULSTEP : std_logic ;
signal N_9325_0 : std_logic ;
signal N_9_0 : std_logic ;
signal ALURESULT14 : std_logic ;
signal Y_1_SQMUXA_2_0 : std_logic ;
signal Y_1_SQMUXA : std_logic ;
signal ANNUL_ALL13_160 : std_logic ;
signal TBA_1_SN_N_3_0 : std_logic ;
signal TBA_1_SQMUXA_0 : std_logic ;
signal WIM_1_SQMUXA_1 : std_logic ;
signal Y14_0 : std_logic ;
signal FP_DISABLED14_0 : std_logic ;
signal PC4_0_0 : std_logic ;
signal PC4_2 : std_logic ;
signal XC_TRAP_ADDRESS_2_SQMUXA_0 : std_logic ;
signal XC_TRAP_ADDRESS_1_SQMUXA_1 : std_logic ;
signal PC_1_SQMUXA : std_logic ;
signal N_9266_0 : std_logic ;
signal EX_BPMISS_1_0_0 : std_logic ;
signal EX_BPMISS_1_0 : std_logic ;
signal BRANCH : std_logic ;
signal RA_BPMISS_1_0 : std_logic ;
signal RA_BPMISS_1_1 : std_logic ;
signal BRANCH_0 : std_logic ;
signal LD_0 : std_logic ;
signal LD : std_logic ;
signal MEXC_1_SQMUXA_0 : std_logic ;
signal XC_RESULT_SN_N_6_0 : std_logic ;
signal ANNUL_ALL4 : std_logic ;
signal LD_0_0 : std_logic ;
signal LD_1 : std_logic ;
signal ANNUL : std_logic ;
signal DATA_0_SQMUXA_0_0 : std_logic ;
signal DATA_0_SQMUXA_0 : std_logic ;
signal UN491_DBGUNIT : std_logic ;
signal DATA_1_SQMUXA_0_0 : std_logic ;
signal DATA_1_SQMUXA_0 : std_logic ;
signal DATA_0_SQMUXA_2_0 : std_logic ;
signal DATA_0_SQMUXA_1 : std_logic ;
signal DATA_4_SQMUXA_1_0_0 : std_logic ;
signal DATA_4_SQMUXA : std_logic ;
signal UN533_DBGUNIT_0 : std_logic ;
signal EDATA_2_SQMUXA_0 : std_logic ;
signal N_109 : std_logic ;
signal ADDR_0_SQMUXA_0 : std_logic ;
signal ADDR_0_SQMUXA_0_0 : std_logic ;
signal ADDR_0_SQMUXA_1 : std_logic ;
signal RDATA_6_SQMUXA_0 : std_logic ;
signal MEXC_1_SQMUXA_1_0 : std_logic ;
signal MEXC_1_SQMUXA_1_TZ : std_logic ;
signal N_5359_0 : std_logic ;
signal N_5391_0 : std_logic ;
signal CALL_HOLD5_0 : std_logic ;
signal ANNUL_ALL13_0 : std_logic ;
signal ANNUL_ALL3_0 : std_logic ;
signal UN70_PWRD : std_logic ;
signal DMODE : std_logic ;
signal UN54_PWRD : std_logic ;
signal ANNUL_ALL12_0 : std_logic ;
signal PC_1_SQMUXA_0 : std_logic ;
signal PWD_0_SQMUXA_0 : std_logic ;
signal UN358_DBGUNIT : std_logic ;
signal XC_TRAP_ADDRESS_1_SQMUXA_1_0 : std_logic ;
signal Y_2_SQMUXA_1_0 : std_logic ;
signal Y_0_SQMUXA_0 : std_logic ;
signal ANNUL_ALL10 : std_logic ;
signal ADD_N_6_0 : std_logic ;
signal ADD_M3_0_A3_0_0 : std_logic ;
signal N_1_9 : std_logic ;
signal ADD_N_4_0 : std_logic ;
signal I18_UN1_CO1 : std_logic ;
signal N_16930 : std_logic ;
signal D_I3_MUX_2 : std_logic ;
signal N_16929 : std_logic ;
signal ADD_N_11_MUX : std_logic ;
signal D_N_9_3 : std_logic ;
signal ADD_N_10_MUX_1 : std_logic ;
signal ADD_M8_0_A4_1_0 : std_logic ;
signal DE_INST_0_SQMUXA_0 : std_logic ;
signal TMPTT_N_6 : std_logic ;
signal D_M5_0_A3_0 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_0 : std_logic ;
signal TMPTT_M3_0_A3_0_0 : std_logic ;
signal ADD_N_11_MUX_0 : std_logic ;
signal D_N_7_4 : std_logic ;
signal D_N_7_2 : std_logic ;
signal ADD_N_2_3 : std_logic ;
signal ADD_30X30_SLOW_I27_CO1_0 : std_logic ;
signal N_1_1 : std_logic ;
signal ADD_30X30_SLOW_I27_CO1_1_0 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_3_TZ : std_logic ;
signal I20_UN1_CO1 : std_logic ;
signal ADD_N_9_0 : std_logic ;
signal UN7_OP_0 : std_logic ;
signal WRITE_REG_4_SQMUXA_1 : std_logic ;
signal ADD_N_6 : std_logic ;
signal ADD_N_18 : std_logic ;
signal ADD_M8_0_O3_0 : std_logic ;
signal I26_UN1_CO1 : std_logic ;
signal I24_UN5_CO1 : std_logic ;
signal ADD_30X30_SLOW_I24_UN1_CO1_0 : std_logic ;
signal ADD_30X30_SLOW_I25_S_0 : std_logic ;
signal N_2_0 : std_logic ;
signal D_N_8_2 : std_logic ;
signal D_N_9_11 : std_logic ;
signal D_M6_0_N_16 : std_logic ;
signal D_N_9_12 : std_logic ;
signal D_M8_0_A4_0 : std_logic ;
signal D_N_5_0 : std_logic ;
signal D_M8_0_0 : std_logic ;
signal D_N_6_3 : std_logic ;
signal UN1_DE_BRANCH_1 : std_logic ;
signal D_N_10_0 : std_logic ;
signal D_N_11_1 : std_logic ;
signal ADD_N_8_MUX : std_logic ;
signal ADD_N_3_0 : std_logic ;
signal D_N_6_4 : std_logic ;
signal R_N_3_MUX_2 : std_logic ;
signal ADD_I6_MUX : std_logic ;
signal D_N_3_MUX : std_logic ;
signal ADD_N_12_MUX_0 : std_logic ;
signal I20_UN5_CO1 : std_logic ;
signal D_N_4_7 : std_logic ;
signal D_I5_MUX_2 : std_logic ;
signal R_N_2_1 : std_logic ;
signal N414 : std_logic ;
signal ADD_30X30_SLOW_I28_S_0 : std_logic ;
signal D_N_5_11 : std_logic ;
signal D_I5_MUX : std_logic ;
signal ADD_N_11_MUX_0_0 : std_logic ;
signal R_N_2_0 : std_logic ;
signal D_N_5_MUX : std_logic ;
signal ADD_B0_0 : std_logic ;
signal N390_1 : std_logic ;
signal ADD_N_13_MUX : std_logic ;
signal D_I6_MUX_1 : std_logic ;
signal D_N_5_15 : std_logic ;
signal ADD_M7_2_0 : std_logic ;
signal ADD_M7 : std_logic ;
signal I15_UN5_CO1 : std_logic ;
signal D_N_4_9 : std_logic ;
signal ADD_30X30_SLOW_I22_UN1_CO1_0 : std_logic ;
signal N390 : std_logic ;
signal D_N_8_MUX_2 : std_logic ;
signal ADD_30X30_SLOW_I22_UN1_CO1_0_0 : std_logic ;
signal D_N_7_MUX_1 : std_logic ;
signal R_N_3_MUX_3 : std_logic ;
signal ADD_N_7_MUX_0 : std_logic ;
signal I18_UN1_CO1_0 : std_logic ;
signal ADD_M5_I : std_logic ;
signal ADD_I4_MUX : std_logic ;
signal ADD_N_9_MUX : std_logic ;
signal ADD_30X30_SLOW_I19_CO1_158 : std_logic ;
signal ADD_30X30_SLOW_I20_UN1_CO1_0 : std_logic ;
signal I22_UN1_CO1 : std_logic ;
signal ADD_I4_MUX_0 : std_logic ;
signal N406 : std_logic ;
signal ADD_30X30_SLOW_I23_CO1_0_A0 : std_logic ;
signal I23_UN5_CO1 : std_logic ;
signal ADD_N_7_6 : std_logic ;
signal I19_UN5_CO1_157 : std_logic ;
signal RD_1_NE_5 : std_logic ;
signal RD_1_4 : std_logic ;
signal RD_1_NE_4 : std_logic ;
signal RD_1_NE_3 : std_logic ;
signal RD_1_NE_1 : std_logic ;
signal RD_1_NE_0 : std_logic ;
signal RD_1_7 : std_logic ;
signal UN7_OP_0_0 : std_logic ;
signal BRANCH_1_SQMUXA : std_logic ;
signal BRANCH_1_SQMUXA_1 : std_logic ;
signal JUMP : std_logic ;
signal UN3_DE_HOLD_PC : std_logic ;
signal LDLOCK2 : std_logic ;
signal UN23_HOLD_PC_0_5 : std_logic ;
signal PV_0 : std_logic ;
signal UN7_OP : std_logic ;
signal LDCHKRA : std_logic ;
signal UN1_LDCHECK1_1 : std_logic ;
signal LDLOCK2_2 : std_logic ;
signal R_N_3_MUX : std_logic ;
signal UN1_REG : std_logic ;
signal UN1_LDCHECK2 : std_logic ;
signal LDCHECK2 : std_logic ;
signal RD_NE : std_logic ;
signal LDCHECK1 : std_logic ;
signal PC5 : std_logic ;
signal N_4972 : std_logic ;
signal PC_5_SN_N_4_MUX : std_logic ;
signal UN3_DE_BRANCH_2 : std_logic ;
signal N_5795 : std_logic ;
signal CASA_RNIPE3A : std_logic ;
signal N_29 : std_logic ;
signal N_27 : std_logic ;
signal N_22 : std_logic ;
signal N_19 : std_logic ;
signal RST_I : std_logic ;
signal ET_1_IV : std_logic ;
signal ET_1_IV_0 : std_logic ;
signal N433 : std_logic ;
signal N614 : std_logic ;
signal N548 : std_logic ;
signal I151_UN1_Y : std_logic ;
signal N496 : std_logic ;
signal N481 : std_logic ;
signal I37_UN1_Y : std_logic ;
signal N478 : std_logic ;
signal N482 : std_logic ;
signal N_9134 : std_logic ;
signal N_57_I_I : std_logic ;
signal N_9141 : std_logic ;
signal N_95 : std_logic ;
signal ALURESULT_1_SQMUXA : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1_6_I : std_logic ;
signal UN6_RABPMISS : std_logic ;
signal UN9_RABPMISS : std_logic ;
signal N_4945 : std_logic ;
signal ENADDR_1_M : std_logic ;
signal N_6049 : std_logic ;
signal WREG_1 : std_logic ;
signal WREG_2 : std_logic ;
signal N_5567 : std_logic ;
signal N_5564 : std_logic ;
signal N_5566 : std_logic ;
signal N_5763 : std_logic ;
signal N_5768 : std_logic ;
signal N_5769 : std_logic ;
signal UN1_BRANCH70 : std_logic ;
signal BRANCH70 : std_logic ;
signal UN1_HOLD_PC_0_SQMUXA : std_logic ;
signal ICC_3_SQMUXA : std_logic ;
signal CWP_1_SQMUXA : std_logic ;
signal WY_RNIGIMA : std_logic ;
signal WY_RNIGIMA_1 : std_logic ;
signal ENADDR_0_SQMUXA_2 : std_logic ;
signal READ2 : std_logic ;
signal TRAP : std_logic ;
signal N526 : std_logic ;
signal N436 : std_logic ;
signal I67_UN1_Y : std_logic ;
signal N437 : std_logic ;
signal WR_1_SQMUXA_2 : std_logic ;
signal N794 : std_logic ;
signal PC4 : std_logic ;
signal N_5976 : std_logic ;
signal DATA_3_SQMUXA_1 : std_logic ;
signal ALURESULT_4_SQMUXA : std_logic ;
signal DATA_0_SQMUXA : std_logic ;
signal N_5728_1 : std_logic ;
signal DWT_1_SQMUXA_1 : std_logic ;
signal ALURESULT_8_SQMUXA : std_logic ;
signal ALURESULT_11_SQMUXA : std_logic ;
signal S_1_SQMUXA : std_logic ;
signal TRAP_0_SQMUXA_7 : std_logic ;
signal TRAP12 : std_logic ;
signal MEM_M3_E_1 : std_logic ;
signal N776_1_TZ : std_logic ;
signal I265_UN1_Y_1 : std_logic ;
signal N652 : std_logic ;
signal DATA_9_SQMUXA_1 : std_logic ;
signal I241_UN1_Y : std_logic ;
signal ADD_33X33_FAST_I274_Y_0 : std_logic ;
signal I271_UN1_Y : std_logic ;
signal ADD_33X33_FAST_I271_UN1_Y_0 : std_logic ;
signal UN1_RS1_I : std_logic ;
signal UN1_RS1_2 : std_logic ;
signal UN1_RS1_1 : std_logic ;
signal N_5566_3 : std_logic ;
signal WY_2_0_A3_2 : std_logic ;
signal N_5764 : std_logic ;
signal UN5_OP3 : std_logic ;
signal ENADDR_1_SQMUXA_1 : std_logic ;
signal ENADDR_1_SQMUXA_1_2 : std_logic ;
signal ENADDR_1_SQMUXA : std_logic ;
signal ENADDR_1_M_2 : std_logic ;
signal ET_1_IV_2 : std_logic ;
signal ENADDR_1_SQMUXA_0 : std_logic ;
signal SVT_1 : std_logic ;
signal SVT_1_IV_0 : std_logic ;
signal PS_1 : std_logic ;
signal PS_1_IV_1 : std_logic ;
signal DWT_0_SQMUXA : std_logic ;
signal DWT_1_SQMUXA_I : std_logic ;
signal DWT_0_SQMUXA_0 : std_logic ;
signal DWT_1_SQMUXA_4 : std_logic ;
signal WR_1_SQMUXA_2_0 : std_logic ;
signal WR_1_SQMUXA_1 : std_logic ;
signal WR_1_SQMUXA_0 : std_logic ;
signal NPC_1_SQMUXA_1_0_1 : std_logic ;
signal NPC_1_SQMUXA_1_0_0 : std_logic ;
signal N_5764_1 : std_logic ;
signal TRAP12_0_4 : std_logic ;
signal TRAP12_0_3 : std_logic ;
signal N776_1 : std_logic ;
signal ADD_33X33_FAST_I265_Y_1_0 : std_logic ;
signal WERR_1 : std_logic ;
signal N571 : std_logic ;
signal N579 : std_logic ;
signal N649 : std_logic ;
signal N665 : std_logic ;
signal SVT_M_1 : std_logic ;
signal PS_M_1 : std_logic ;
signal PS_1_IV_0 : std_logic ;
signal ENADDR_1_SQMUXA_1_1 : std_logic ;
signal DWT_1_SQMUXA : std_logic ;
signal UN23_HOLD_PC_0_3 : std_logic ;
signal UN23_HOLD_PC_0_2 : std_logic ;
signal UN23_HOLD_PC_0_1 : std_logic ;
signal UN23_HOLD_PC_0_0 : std_logic ;
signal UN1_RABPMISS_3 : std_logic ;
signal UN1_RABPMISS_2_0 : std_logic ;
signal UN1_RABPMISS_1 : std_logic ;
signal UN1_RABPMISS_2 : std_logic ;
signal ET_LI_M : std_logic ;
signal ET_1_IV_1 : std_logic ;
signal ET_1_IV_0_0 : std_logic ;
signal XC_INULL_0_SQMUXA : std_logic ;
signal I_77 : std_logic ;
signal I_86 : std_logic ;
signal I_82 : std_logic ;
signal D_I6_MUX : std_logic ;
signal I_92 : std_logic ;
signal ADD_I5_MUX_3 : std_logic ;
signal ADD_30X30_SLOW_I29_Y_0 : std_logic ;
signal ADD_30X30_SLOW_I26_S_0 : std_logic ;
signal CNT_3_SQMUXA_0 : std_logic ;
signal UN12_OP3 : std_logic ;
signal HOLD_PC_2_SQMUXA_0 : std_logic ;
signal PV_0_SQMUXA : std_logic ;
signal CNT_2_SQMUXA_0 : std_logic ;
signal HOLD_PC_0_SQMUXA_1 : std_logic ;
signal ADD_30X30_SLOW_I29_Y_0_0 : std_logic ;
signal I_65 : std_logic ;
signal TMP_M6_I_0 : std_logic ;
signal I_32 : std_logic ;
signal M5_0_3 : std_logic ;
signal I_23 : std_logic ;
signal M5_0_1 : std_logic ;
signal M5_0_0 : std_logic ;
signal I_9 : std_logic ;
signal I_56 : std_logic ;
signal N_14 : std_logic ;
signal N_6 : std_logic ;
signal M5_1_3 : std_logic ;
signal I_26 : std_logic ;
signal M5_1_1 : std_logic ;
signal M5_1_0 : std_logic ;
signal I_17 : std_logic ;
signal I_5 : std_logic ;
signal M5_2_3 : std_logic ;
signal I_28 : std_logic ;
signal M5_2_1 : std_logic ;
signal M5_2_0 : std_logic ;
signal M5_2 : std_logic ;
signal M5_1 : std_logic ;
signal I_40 : std_logic ;
signal M5_4_3 : std_logic ;
signal I_37 : std_logic ;
signal M5_4_1 : std_logic ;
signal M5_4_0 : std_logic ;
signal I_49 : std_logic ;
signal I_62 : std_logic ;
signal I_12 : std_logic ;
signal I_46 : std_logic ;
signal M5_3_3 : std_logic ;
signal I_35 : std_logic ;
signal M5_3_1 : std_logic ;
signal M5_3_0 : std_logic ;
signal I_7 : std_logic ;
signal ANNUL_0 : std_logic ;
signal RDATA_5_SQMUXA : std_logic ;
signal WY_1_2 : std_logic ;
signal WY_2_1 : std_logic ;
signal D_M5_0_A4_3_0 : std_logic ;
signal UN1_INST : std_logic ;
signal UN1_CTRL_ANNUL_0 : std_logic ;
signal JMPL_1 : std_logic ;
signal RETT_INST : std_logic ;
signal JMPL_2 : std_logic ;
signal BP_1_0 : std_logic ;
signal NOT_VALID : std_logic ;
signal UN9_ICC_CHECK_BP : std_logic ;
signal N_5496 : std_logic ;
signal RDATA_0_SQMUXA : std_logic ;
signal RDATA_2_SQMUXA : std_logic ;
signal CTRL_ANNUL_0 : std_logic ;
signal ANNUL_1 : std_logic ;
signal INHIBIT_CURRENT : std_logic ;
signal DE_BRANCH : std_logic ;
signal ADD_30X30_SLOW_I24_S_0 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_0_0 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_3 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_A0 : std_logic ;
signal PC4_0 : std_logic ;
signal UN1_FE_PC_1_SQMUXA : std_logic ;
signal UN13_DE_HOLD_PC : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1_6_0 : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1_5 : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1_3 : std_logic ;
signal UN1_RABPMISS_5 : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1_1 : std_logic ;
signal BRANCH_1 : std_logic ;
signal UN19_INST : std_logic ;
signal UN1_ICBPMISS : std_logic ;
signal INULL_153 : std_logic ;
signal JMPL_1_0 : std_logic ;
signal ICC_CHECK11 : std_logic ;
signal JMPL_0_0 : std_logic ;
signal LDLOCK : std_logic ;
signal ANNUL_NEXT_1_SQMUXA_1_7 : std_logic ;
signal UN1_RABPMISS_0 : std_logic ;
signal N_9080_I : std_logic ;
signal CWP_2_SQMUXA_1 : std_logic ;
signal PV_7 : std_logic ;
signal PV_4 : std_logic ;
signal UN13_EXBPMISS_1 : std_logic ;
signal PV_3 : std_logic ;
signal PV_1 : std_logic ;
signal N_6905 : std_logic ;
signal UN30_EXBPMISS : std_logic ;
signal ANNUL_ALL_152 : std_logic ;
signal NCIN_M_0 : std_logic ;
signal CIN6_2 : std_logic ;
signal CIN6_1 : std_logic ;
signal CIN_2_M_0 : std_logic ;
signal CIN7 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_5_TZ_2 : std_logic ;
signal ANNUL_CURRENT_6_4 : std_logic ;
signal ANNUL_CURRENT_6_2 : std_logic ;
signal ANNUL_CURRENT_6_1 : std_logic ;
signal HOLD_PC_2_M_0 : std_logic ;
signal UN5_EXBPMISS : std_logic ;
signal INULL_M_0_1 : std_logic ;
signal UN23_EXBPMISS : std_logic ;
signal N_9079_I : std_logic ;
signal WICC_1 : std_logic ;
signal PV_14_I_A8_0 : std_logic ;
signal PV : std_logic ;
signal WICC_1_0 : std_logic ;
signal RDATA_0_SQMUXA_0 : std_logic ;
signal ADD_M9_I_0 : std_logic ;
signal ADD_N_8_5 : std_logic ;
signal ADD_M7_0_0 : std_logic ;
signal UN6_RABPMISS_1 : std_logic ;
signal UN3_DE_BRANCH_1 : std_logic ;
signal UN3_DE_BRANCH_0 : std_logic ;
signal PV_14_I_A8_0_2 : std_logic ;
signal ANNUL_NEXT_1_SQMUXA_1_5 : std_logic ;
signal ANNUL_NEXT_1_SQMUXA_1_4 : std_logic ;
signal N_5566_2 : std_logic ;
signal ANNUL_NEXT_1_SQMUXA_1_0 : std_logic ;
signal ANNUL_NEXT_1_SQMUXA_1_2 : std_logic ;
signal PV_14_I_O8_0 : std_logic ;
signal ANNUL_2 : std_logic ;
signal ADD_M7_0_A4_1_1_0 : std_logic ;
signal ADD_N_10_MUX_0 : std_logic ;
signal Y_1_SQMUXA_2 : std_logic ;
signal ADD_M9_I_A4_0 : std_logic ;
signal RDATA_2_SQMUXA_0 : std_logic ;
signal ADD_M6_I_A4_1 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_A0_3 : std_logic ;
signal ME_NULLIFY2_2 : std_logic ;
signal ME_NULLIFY2_0_0 : std_logic ;
signal CASA_RNI0UCRH3 : std_logic ;
signal CASA_RNISELFES : std_logic ;
signal ME_NULLIFY2_0_TZ : std_logic ;
signal WICC : std_logic ;
signal N_6687 : std_logic ;
signal N_69 : std_logic ;
signal DWT_1_IV_0 : std_logic ;
signal DWT : std_logic ;
signal S_1_IV_0 : std_logic ;
signal PS_I_M_1 : std_logic ;
signal PS_I_M_2 : std_logic ;
signal ET_1_SQMUXA_1 : std_logic ;
signal S_M_0 : std_logic ;
signal ANNUL_ALL12_1 : std_logic ;
signal UN3_OP : std_logic ;
signal RDATA_1_SQMUXA_0 : std_logic ;
signal ADD_M7_I_0 : std_logic ;
signal ENADDR_0_SQMUXA_2_1 : std_logic ;
signal N_5486_3 : std_logic ;
signal ANNUL_3 : std_logic ;
signal ENADDR_0_SQMUXA_1 : std_logic ;
signal Y_0_SQMUXA_1 : std_logic ;
signal ENADDR_1_M_1 : std_logic ;
signal N_9138 : std_logic ;
signal N_99 : std_logic ;
signal TBA_1_SQMUXA_4 : std_logic ;
signal TBA_1_SQMUXA_3 : std_logic ;
signal FCNT_1_4 : std_logic ;
signal WR_1_SQMUXA : std_logic ;
signal INTACK6 : std_logic ;
signal S_3_SQMUXA : std_logic ;
signal ADD_30X30_SLOW_I15_S_0 : std_logic ;
signal ALURESULT_6_SQMUXA : std_logic ;
signal ALURESULT_10_SQMUXA : std_logic ;
signal LDLOCK_3_0 : std_logic ;
signal BICC_HOLD_3 : std_logic ;
signal N_5754 : std_logic ;
signal BICC_HOLD_BP : std_logic ;
signal WIM_1_SQMUXA_3 : std_logic ;
signal WIM_1_SQMUXA_2 : std_logic ;
signal WIM_1_SQMUXA_1_0 : std_logic ;
signal ICC_1_SQMUXA_0 : std_logic ;
signal WICC_0 : std_logic ;
signal NPC_1_SQMUXA_1 : std_logic ;
signal LOCK_1 : std_logic ;
signal UN1_ADDOUT_15_14 : std_logic ;
signal UN1_ADDOUT_15_12 : std_logic ;
signal UN1_ADDOUT_15_11 : std_logic ;
signal UN1_ADDOUT_15_6 : std_logic ;
signal UN1_ADDOUT_15_10 : std_logic ;
signal UN1_ADDOUT_15_5 : std_logic ;
signal UN1_ADDOUT_15_3 : std_logic ;
signal UN1_ADDOUT_15_0 : std_logic ;
signal UN14_EX_ADD_RES : std_logic ;
signal UN23_HOLD_PC_3_0 : std_logic ;
signal UN5_LDLOCK : std_logic ;
signal HOLD_PC_2 : std_logic ;
signal HOLD_PC_1_SQMUXA : std_logic ;
signal DE_FINS_HOLD_1 : std_logic ;
signal HOLD_PC_0_SQMUXA_2 : std_logic ;
signal HOLD_PC_0_SQMUXA_M : std_logic ;
signal Y_2_SQMUXA_1 : std_logic ;
signal UN61_PWRD_1_0 : std_logic ;
signal UN61_PWRD_1_1 : std_logic ;
signal DWT_1_SQMUXA_3 : std_logic ;
signal DWT_1_SQMUXA_2 : std_logic ;
signal ANNUL_ALL12_4_0 : std_logic ;
signal ET_0_SQMUXA : std_logic ;
signal ET_LI_M_0 : std_logic ;
signal ET : std_logic ;
signal PWD_0_SQMUXA_1_0 : std_logic ;
signal PWD_0_SQMUXA : std_logic ;
signal CWP_2_SQMUXA_0 : std_logic ;
signal Y9_1 : std_logic ;
signal Y15 : std_logic ;
signal TT_2_SQMUXA_2_0 : std_logic ;
signal TRAP_1_SQMUXA : std_logic ;
signal TT_2_SQMUXA : std_logic ;
signal ANNUL_4 : std_logic ;
signal Y11 : std_logic ;
signal PS : std_logic ;
signal ICC_2_SQMUXA_2 : std_logic ;
signal CWP_1_SQMUXA_0 : std_logic ;
signal ICC_2_SQMUXA_0 : std_logic ;
signal UN6_ANNUL_I_I_A5_1 : std_logic ;
signal ET_RNIHG083 : std_logic ;
signal PV_2 : std_logic ;
signal PRIVILEGED_INST_6 : std_logic ;
signal TRAP_0 : std_logic ;
signal RFE_1_1 : std_logic ;
signal RFE_1_2 : std_logic ;
signal IMM : std_logic ;
signal UN1_ADDOUT_16_7 : std_logic ;
signal UN1_ADDOUT_16_5 : std_logic ;
signal UN1_ADDOUT_16_6 : std_logic ;
signal UN1_ADDOUT_16_1 : std_logic ;
signal UN1_ADDOUT_16_3 : std_logic ;
signal TT_1_1 : std_logic ;
signal TT_1_0 : std_logic ;
signal TT_4_SQMUXA_1 : std_logic ;
signal TT_3_SQMUXA_1_0 : std_logic ;
signal TT_2_1 : std_logic ;
signal ILLEGAL_INST_7 : std_logic ;
signal UN22_PRIVILEGED_INST : std_logic ;
signal TT_2_0 : std_logic ;
signal IRQEN_I_A5_0 : std_logic ;
signal TRAP62 : std_logic ;
signal TRAP26 : std_logic ;
signal ANNUL_ALL3_5_0 : std_logic ;
signal Y10 : std_logic ;
signal Y6_0 : std_logic ;
signal ALURESULT_9_SQMUXA : std_logic ;
signal JMPL_RNI6R7E1_0 : std_logic ;
signal SU_M : std_logic ;
signal TT_8_SQMUXA_0 : std_logic ;
signal TICC : std_logic ;
signal ADD_33X33_FAST_I259_Y_2 : std_logic ;
signal I95_UN1_Y : std_logic ;
signal ADD_33X33_FAST_I259_Y_0 : std_logic ;
signal I155_UN1_Y : std_logic ;
signal N484 : std_logic ;
signal N_37 : std_logic ;
signal WREG_1_6 : std_logic ;
signal RD_1_5 : std_logic ;
signal WREG_1_4 : std_logic ;
signal WREG_1_2 : std_logic ;
signal WREG_1_1 : std_logic ;
signal RD_1_7_0 : std_logic ;
signal WREG_1_0_0 : std_logic ;
signal RD_1_1 : std_logic ;
signal WREG : std_logic ;
signal WREG_2_6 : std_logic ;
signal RD_1_4_0 : std_logic ;
signal WREG_2_4 : std_logic ;
signal WREG_2_2 : std_logic ;
signal WREG_2_1 : std_logic ;
signal RD_1_7_1 : std_logic ;
signal WREG_2_0 : std_logic ;
signal RD_1_1_0 : std_logic ;
signal WREG_0 : std_logic ;
signal RD_1_3 : std_logic ;
signal RD_1_0 : std_logic ;
signal SVT : std_logic ;
signal HOLD_PC_0_SQMUXA_M_0_1 : std_logic ;
signal HOLD_PC_0_SQMUXA : std_logic ;
signal HOLD_PC_2_M_0_1 : std_logic ;
signal ADD_33X33_FAST_I263_Y_0 : std_logic ;
signal N574 : std_logic ;
signal N567 : std_logic ;
signal N566 : std_logic ;
signal PS_M_0 : std_logic ;
signal UN1_WPH_3_0 : std_logic ;
signal WUNF : std_logic ;
signal WOVF : std_logic ;
signal LDBP2_1 : std_logic ;
signal DEBUG_888_E_0 : std_logic ;
signal ADD_33X33_FAST_I260_Y_3 : std_logic ;
signal I157_UN1_Y : std_logic ;
signal ADD_33X33_FAST_I260_Y_1 : std_logic ;
signal I213_UN1_Y : std_logic ;
signal N495 : std_logic ;
signal N498 : std_logic ;
signal ADD_33X33_FAST_I260_Y_0 : std_logic ;
signal ADD_33X33_FAST_I261_Y_1 : std_logic ;
signal I99_UN1_Y : std_logic ;
signal I159_UN1_Y : std_logic ;
signal ADD_33X33_FAST_I313_Y_0 : std_logic ;
signal ADD_33X33_FAST_I266_Y_0 : std_logic ;
signal N572 : std_logic ;
signal I169_UN1_Y : std_logic ;
signal WERR_0_0 : std_logic ;
signal ADD_33X33_FAST_I263_Y_1_0 : std_logic ;
signal N575 : std_logic ;
signal ADD_33X33_FAST_I265_Y_0 : std_logic ;
signal N578 : std_logic ;
signal N570 : std_logic ;
signal ADD_33X33_FAST_I267_Y_0 : std_logic ;
signal N656 : std_logic ;
signal N641 : std_logic ;
signal N640 : std_logic ;
signal ET_M : std_logic ;
signal DEBUG_1_SQMUXA_3_0 : std_logic ;
signal ADD_33X33_FAST_I261_Y_1_0 : std_logic ;
signal N497 : std_logic ;
signal N501 : std_logic ;
signal ADD_33X33_FAST_I262_Y_1 : std_logic ;
signal N565 : std_logic ;
signal ADD_33X33_FAST_I262_Y_0 : std_logic ;
signal N502 : std_logic ;
signal N499 : std_logic ;
signal ADD_33X33_FAST_I266_Y_1_0 : std_logic ;
signal N581 : std_logic ;
signal N573 : std_logic ;
signal ADD_33X33_FAST_I260_UN1_Y_0 : std_logic ;
signal N627 : std_logic ;
signal N643 : std_logic ;
signal RFE_0_2 : std_logic ;
signal WREG_3 : std_logic ;
signal WREG_4 : std_logic ;
signal RFE_0_1 : std_logic ;
signal RS1 : std_logic ;
signal WREG_1_0 : std_logic ;
signal XC_VECTT14 : std_logic ;
signal UN23_EXBPMISS_0 : std_logic ;
signal ADD_30X30_SLOW_I2_S_0 : std_logic ;
signal D_N_8_MUX : std_logic ;
signal D_M8_0_A4_1_0 : std_logic ;
signal ADD_N_10_MUX : std_logic ;
signal UN1_INTACK6_1_0 : std_logic ;
signal DEBUG_2_SQMUXA_0 : std_logic ;
signal ASI_1_SQMUXA_0 : std_logic ;
signal DATA_9_SQMUXA_0 : std_logic ;
signal UN25_EXBPMISS_0 : std_logic ;
signal UN47_CASAEN : std_logic ;
signal ADD_33X33_FAST_I268_Y_0 : std_logic ;
signal N658 : std_logic ;
signal N642 : std_logic ;
signal ADD_33X33_FAST_I264_Y_1 : std_logic ;
signal ADD_33X33_FAST_I264_Y_0 : std_logic ;
signal I221_UN1_Y : std_logic ;
signal N576 : std_logic ;
signal N569 : std_logic ;
signal N568 : std_logic ;
signal NULLIFY_0_SQMUXA_1_0 : std_logic ;
signal UN13_DE_HOLD_PC_0 : std_logic ;
signal ADD_M8_2 : std_logic ;
signal ADD_M8_0 : std_logic ;
signal ADD_M7_1_0 : std_logic ;
signal D_N_8 : std_logic ;
signal N_6701 : std_logic ;
signal ICC_0_SQMUXA_1_29 : std_logic ;
signal ICC_0_SQMUXA_1_20 : std_logic ;
signal ICC_0_SQMUXA_1_19 : std_logic ;
signal ICC_0_SQMUXA_1_25 : std_logic ;
signal ICC_0_SQMUXA_1_28 : std_logic ;
signal ICC_0_SQMUXA_1_16 : std_logic ;
signal ICC_0_SQMUXA_1_15 : std_logic ;
signal ICC_0_SQMUXA_1_23 : std_logic ;
signal ICC_0_SQMUXA_1_27 : std_logic ;
signal ICC_0_SQMUXA_1_12 : std_logic ;
signal ICC_0_SQMUXA_1_11 : std_logic ;
signal ICC_0_SQMUXA_1_21 : std_logic ;
signal ICC_0_SQMUXA_1_18 : std_logic ;
signal ICC_0_SQMUXA_1_13 : std_logic ;
signal ICC_0_SQMUXA_1_10 : std_logic ;
signal ICC_0_SQMUXA_1_7 : std_logic ;
signal ICC_0_SQMUXA_1_6 : std_logic ;
signal ICC_0_SQMUXA_1_4 : std_logic ;
signal N_9128 : std_logic ;
signal ICC_0_SQMUXA_1_1 : std_logic ;
signal N_18 : std_logic ;
signal N_39 : std_logic ;
signal N_32 : std_logic ;
signal ADD_33X33_FAST_I274_UN1_Y_0 : std_logic ;
signal N655 : std_logic ;
signal N654 : std_logic ;
signal ADD_33X33_FAST_I270_Y_0 : std_logic ;
signal N662 : std_logic ;
signal N647 : std_logic ;
signal N646 : std_logic ;
signal ADD_33X33_FAST_I268_UN1_Y_0 : std_logic ;
signal N659 : std_logic ;
signal ADD_30X30_SLOW_I4_S_0 : std_logic ;
signal ADD_33X33_FAST_I272_Y_0 : std_logic ;
signal N584 : std_logic ;
signal I181_UN1_Y : std_logic ;
signal I272_UN1_Y : std_logic ;
signal UN9_RABPMISS_1 : std_logic ;
signal WREG_6 : std_logic ;
signal WREG_4_0 : std_logic ;
signal RD_3 : std_logic ;
signal RD_2 : std_logic ;
signal WREG_5 : std_logic ;
signal WREG_2_3 : std_logic ;
signal RD_6 : std_logic ;
signal RD_5 : std_logic ;
signal WREG_0_0 : std_logic ;
signal RD_1_8 : std_logic ;
signal WREG_1_6_0 : std_logic ;
signal WREG_1_0_1 : std_logic ;
signal N_9096 : std_logic ;
signal WREG_1_3 : std_logic ;
signal RD_2_0 : std_logic ;
signal WREG_1_2_0 : std_logic ;
signal RD_1_8_0 : std_logic ;
signal WREG_1_1_0 : std_logic ;
signal RD_4 : std_logic ;
signal ADD_33X33_FAST_I270_UN1_Y_0 : std_logic ;
signal N663 : std_logic ;
signal RD_NE_5 : std_logic ;
signal RD_2_1 : std_logic ;
signal RD_3_0 : std_logic ;
signal RD_NE_3 : std_logic ;
signal N_9097 : std_logic ;
signal RD_NE_1 : std_logic ;
signal RD_7 : std_logic ;
signal RD_NE_0 : std_logic ;
signal RD_4_0 : std_logic ;
signal XC_EXCEPTION_1_0_A3_3_1 : std_logic ;
signal N_6702_2 : std_logic ;
signal Y08 : std_logic ;
signal N_72 : std_logic ;
signal N_71 : std_logic ;
signal N_74 : std_logic ;
signal N605 : std_logic ;
signal N613 : std_logic ;
signal ALUCIN : std_logic ;
signal ADD_33X33_FAST_I272_UN1_Y_0 : std_logic ;
signal N601 : std_logic ;
signal N609 : std_logic ;
signal N616 : std_logic ;
signal RS1_2 : std_logic ;
signal NN_1 : std_logic ;
signal EX_YMSB_1_M : std_logic ;
signal UN98_DBGM_1 : std_logic ;
signal UN98_DBGM_0 : std_logic ;
signal UN93_DBGM : std_logic ;
signal BP : std_logic ;
signal ANNUL_5 : std_logic ;
signal EDATA_1_SQMUXA : std_logic ;
signal UN4_ICC_M : std_logic ;
signal BP_0 : std_logic ;
signal N_77 : std_logic ;
signal N_79 : std_logic ;
signal ADD_30X30_SLOW_I3_S_0 : std_logic ;
signal I2_UN1_CO1 : std_logic ;
signal DATA_1_SQMUXA_3 : std_logic ;
signal DATA_8_SQMUXA : std_logic ;
signal S_M : std_logic ;
signal UN533_DBGUNIT : std_logic ;
signal DATA_10_SQMUXA : std_logic ;
signal SVT_M : std_logic ;
signal DATA_4_SQMUXA_1 : std_logic ;
signal ERR_M : std_logic ;
signal DWT_M : std_logic ;
signal ADD_30X30_SLOW_I6_UN1_CO1_1_0 : std_logic ;
signal ADD_30X30_SLOW_I6_UN1_CO1_0_A1_0 : std_logic ;
signal ILLEGAL_INST_7_IV_3 : std_logic ;
signal ILLEGAL_INST31 : std_logic ;
signal ILLEGAL_INST_7_IV_2 : std_logic ;
signal ILLEGAL_INST_1_SQMUXA : std_logic ;
signal ILLEGAL_INST_7_IV_0 : std_logic ;
signal ILLEGAL_INST_4_M : std_logic ;
signal FP_DISABLED3_1 : std_logic ;
signal CP_DISABLED_3_SQMUXA_2_1 : std_logic ;
signal ET_M_0 : std_logic ;
signal ADD_33X33_FAST_I292_Y_0 : std_logic ;
signal ERR_4_0 : std_logic ;
signal ALUOP_1_1_3 : std_logic ;
signal ALUOP_1_1_1 : std_logic ;
signal ALUADD_15_SQMUXA : std_logic ;
signal ALUADD_10_SQMUXA : std_logic ;
signal ALUADD_8_SQMUXA : std_logic ;
signal FP_DISABLED12 : std_logic ;
signal CP_DISABLED_6_SQMUXA_1 : std_logic ;
signal N_53_I : std_logic ;
signal N_89 : std_logic ;
signal MRESULT2_0_SQMUXA_0 : std_logic ;
signal ENADDR_147 : std_logic ;
signal ALUOP_0_1_4 : std_logic ;
signal ALUOP_0_1_2 : std_logic ;
signal ALUOP_0_1_3 : std_logic ;
signal ALUSEL11 : std_logic ;
signal ALUOP_0_1_1 : std_logic ;
signal ALUOP_0_1_0 : std_logic ;
signal ALUADD_13_SQMUXA : std_logic ;
signal ALUOP2 : std_logic ;
signal N_5817 : std_logic ;
signal N_5820 : std_logic ;
signal N_5818 : std_logic ;
signal N_54_I : std_logic ;
signal N_83 : std_logic ;
signal UN5_LDLOCK_0 : std_logic ;
signal UN60_DBGM_3 : std_logic ;
signal UN64_DBGM_1 : std_logic ;
signal UN93_DBGM_3 : std_logic ;
signal UN76_DBGM : std_logic ;
signal UN60_DBGM_1 : std_logic ;
signal UN81_DBGM : std_logic ;
signal N_60 : std_logic ;
signal N_61 : std_logic ;
signal N_62 : std_logic ;
signal N_5790 : std_logic ;
signal N_5788 : std_logic ;
signal N_5787 : std_logic ;
signal ADD_30X30_SLOW_I5_S_0 : std_logic ;
signal DWT_1_SQMUXA_0 : std_logic ;
signal DWT_0_SQMUXA_1 : std_logic ;
signal N_9148 : std_logic ;
signal N_9149 : std_logic ;
signal FP_DISABLED_4_0_1_0 : std_logic ;
signal ILLEGAL_INST16 : std_logic ;
signal CP_DISABLED_1_SQMUXA : std_logic ;
signal N_5823 : std_logic ;
signal N_5822 : std_logic ;
signal N_5821 : std_logic ;
signal N_61_I : std_logic ;
signal N_9144 : std_logic ;
signal CP_DISABLED_4_0_1_0 : std_logic ;
signal FP_DISABLED13 : std_logic ;
signal FP_DISABLED4 : std_logic ;
signal CP_DISABLED_11_SQMUXA : std_logic ;
signal TRAP12_0_1 : std_logic ;
signal TRAP_RNIPLMC2 : std_logic ;
signal ANNUL_6 : std_logic ;
signal TRAP_1 : std_logic ;
signal WR_1_SQMUXA_3 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_9 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_7 : std_logic ;
signal ILLEGAL_INST36_2 : std_logic ;
signal ILLEGAL_INST36_3 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_8 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_4 : std_logic ;
signal UN1_ILLEGAL_INST33_2 : std_logic ;
signal ILLEGAL_INST39 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_3 : std_logic ;
signal ILLEGAL_INST35 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA_1 : std_logic ;
signal INST_6 : std_logic ;
signal INST_5 : std_logic ;
signal INST_23_4 : std_logic ;
signal INST_7_3 : std_logic ;
signal INST_13 : std_logic ;
signal CIN15 : std_logic ;
signal INST_21 : std_logic ;
signal INST_31 : std_logic ;
signal UN3_NOTAG : std_logic ;
signal G_7_1 : std_logic ;
signal CIN_1_SQMUXA_1 : std_logic ;
signal CIN_3_SQMUXA : std_logic ;
signal ALURESULT_13_SQMUXA_0 : std_logic ;
signal ANNUL_ALL_4_I_0 : std_logic ;
signal N_6311 : std_logic ;
signal N_6310 : std_logic ;
signal UN88_DBGM_2 : std_logic ;
signal UN88_DBGM_1 : std_logic ;
signal UN93_DBGM_6 : std_logic ;
signal UN93_DBGM_1 : std_logic ;
signal UN93_DBGM_5 : std_logic ;
signal UN93_DBGM_0 : std_logic ;
signal ALUOP_6_SQMUXA_0 : std_logic ;
signal ALUOP_6_SQMUXA_2 : std_logic ;
signal UN1_ILLEGAL_INST33_0 : std_logic ;
signal PRIVILEGED_INST_0_SQMUXA_1 : std_logic ;
signal ALUOP_5_SQMUXA_0 : std_logic ;
signal UN19_RD_2 : std_logic ;
signal UN19_RD_0 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
signal UN76_DBGM_1 : std_logic ;
signal UN76_DBGM_0 : std_logic ;
signal UN88_DBGM_3 : std_logic ;
signal UN1_ICC_CHECK5_1_0 : std_logic ;
signal ICC_CHECK9 : std_logic ;
signal ICC_CHECK5 : std_logic ;
signal ALURESULT_11_SQMUXA_0 : std_logic ;
signal N_9127 : std_logic ;
signal UN1_ILLEGAL_INST11_2 : std_logic ;
signal ILLEGAL_INST12 : std_logic ;
signal ILLEGAL_INST15 : std_logic ;
signal UN1_ILLEGAL_INST11_1 : std_logic ;
signal ILLEGAL_INST14_0 : std_logic ;
signal N_5822_2 : std_logic ;
signal ILLEGAL_INST11 : std_logic ;
signal ANNUL_ALL_4_I_A4_1_0 : std_logic ;
signal MEXC : std_logic ;
signal TRAP_2 : std_logic ;
signal ALUOP_5_SQMUXA_1_6 : std_logic ;
signal ALUSEL18 : std_logic ;
signal NN_153 : std_logic ;
signal ALUOP_5_SQMUXA_1_5 : std_logic ;
signal ALUOP_5_SQMUXA_1_2 : std_logic ;
signal INST_26 : std_logic ;
signal ILLEGAL_INST10_2 : std_logic ;
signal ALUADD_7_SQMUXA_1 : std_logic ;
signal ALUOP_5_SQMUXA_1_1 : std_logic ;
signal UN72_DBGM_0 : std_logic ;
signal ALUSEL13_2 : std_logic ;
signal ALUSEL13_0 : std_logic ;
signal INST_8 : std_logic ;
signal ALUOP_2_1_4 : std_logic ;
signal ALUOP_2_1_2 : std_logic ;
signal ALUADD_7_SQMUXA : std_logic ;
signal ALUOP_2_1_0 : std_logic ;
signal ALUOP_9_SQMUXA_2_0 : std_logic ;
signal ALUOP_9_SQMUXA_2 : std_logic ;
signal CIN_3_SQMUXA_1 : std_logic ;
signal CIN_3_SQMUXA_0 : std_logic ;
signal UN561_DBGUNIT : std_logic ;
signal UN1_ICC_CHECK5_1 : std_logic ;
signal ICC_CHECK10 : std_logic ;
signal ICC_CHECK6 : std_logic ;
signal UN70_PWRD_0 : std_logic ;
signal PV_5 : std_logic ;
signal PWD : std_logic ;
signal ILLEGAL_INST36_0 : std_logic ;
signal INST_17 : std_logic ;
signal ALUSEL24_0 : std_logic ;
signal ALUSEL4_3 : std_logic ;
signal ALUSEL16_0 : std_logic ;
signal INST_19_0 : std_logic ;
signal ALUSEL3_2 : std_logic ;
signal INST_12 : std_logic ;
signal CIN5_0 : std_logic ;
signal ALUSEL3_1 : std_logic ;
signal DATA_8_SQMUXA_1 : std_logic ;
signal DATA_8_SQMUXA_3 : std_logic ;
signal DEBUG_1_SQMUXA_1_0 : std_logic ;
signal ILLEGAL_INST34_2 : std_logic ;
signal INST_1_0 : std_logic ;
signal INST_9_3 : std_logic ;
signal INST_22 : std_logic ;
signal ILLEGAL_INST34_1 : std_logic ;
signal INST_20 : std_logic ;
signal INST_32 : std_logic ;
signal INST_10 : std_logic ;
signal ALURESULT_13_SQMUXA_4 : std_logic ;
signal ALURESULT_13_SQMUXA_2 : std_logic ;
signal ALURESULT_13_SQMUXA_1 : std_logic ;
signal NN_4 : std_logic ;
signal DE_FINS_HOLD_1_0 : std_logic ;
signal CALL_HOLD10 : std_logic ;
signal ILLEGAL_INST_4_M_0 : std_logic ;
signal ALURESULT_11_SQMUXA_4 : std_logic ;
signal N_9137 : std_logic ;
signal CIN5_1 : std_logic ;
signal BPDATA6_5 : std_logic ;
signal BPDATA6_4 : std_logic ;
signal BPDATA6_3 : std_logic ;
signal RD_4_1 : std_logic ;
signal RD_5_0 : std_logic ;
signal BPDATA6_0 : std_logic ;
signal RD_2_2 : std_logic ;
signal NN_154 : std_logic ;
signal RD_7_0 : std_logic ;
signal WREG_7 : std_logic ;
signal UN572_DBGUNIT : std_logic ;
signal DSUEN_144 : std_logic ;
signal ICC_CHECK_BP_0 : std_logic ;
signal NN_155 : std_logic ;
signal TRAP_1_SQMUXA_1_0 : std_logic ;
signal UN5_TRAP_148 : std_logic ;
signal D_M5_5_0 : std_logic ;
signal CALL_HOLD7 : std_logic ;
signal UN1_WRITE_REG31_1_3_2_TZ_0_0 : std_logic ;
signal ICC_CHECK5_4 : std_logic ;
signal UN1_WRITE_REG31_1_3_2_TZ_0 : std_logic ;
signal N_5827_1 : std_logic ;
signal BICC_HOLD_1 : std_logic ;
signal BICC_HOLD_0 : std_logic ;
signal N_5766_2 : std_logic ;
signal N_108 : std_logic ;
signal LDCHECK1_2 : std_logic ;
signal LDCHECK1_5_I_A6_0_0 : std_logic ;
signal LDCHECK2_2_SQMUXA_1_2 : std_logic ;
signal N_5767 : std_logic ;
signal LDCHECK1_1 : std_logic ;
signal LDCHECK1_5_I_A6_1_1 : std_logic ;
signal LDCHECK1_0 : std_logic ;
signal ICC_CHECK5_0 : std_logic ;
signal TRAP12_A0_1_0 : std_logic ;
signal IPEND_0_A3_1 : std_logic ;
signal IRQEN2 : std_logic ;
signal IRQEN : std_logic ;
signal UN16_OP_1 : std_logic ;
signal UN16_OP_2 : std_logic ;
signal INTACK_1 : std_logic ;
signal INTACK_0 : std_logic ;
signal WICC_1_0_0 : std_logic ;
signal WICC_1_0_A5_1_0 : std_logic ;
signal N_5561 : std_logic ;
signal LDCHECK2_2_SQMUXA_1_1 : std_logic ;
signal ADD_M5_2_1 : std_logic ;
signal ADD_M1_4 : std_logic ;
signal MISCOUT_11_SQMUXA_0 : std_logic ;
signal LDCHKEX_0 : std_logic ;
signal UN1_ILLEGAL_INST8_1_0 : std_logic ;
signal INST_27 : std_logic ;
signal ILLEGAL_INST9 : std_logic ;
signal INST_29 : std_logic ;
signal ALUADD_13_SQMUXA_2 : std_logic ;
signal ALUADD_13_SQMUXA_0 : std_logic ;
signal ALUADD_13_SQMUXA_3 : std_logic ;
signal N_5820_1 : std_logic ;
signal N_5822_1 : std_logic ;
signal UN3_OP_0 : std_logic ;
signal CIN7_0 : std_logic ;
signal N_5823_1 : std_logic ;
signal INST_13_0 : std_logic ;
signal INST_22_0 : std_logic ;
signal UN1_TRAP_0_SQMUXA_1_0 : std_logic ;
signal TRAP54 : std_logic ;
signal TRAP_0_SQMUXA_3 : std_logic ;
signal INST_17_0 : std_logic ;
signal ALUADD_7_SQMUXA_0 : std_logic ;
signal ALUADD_7_SQMUXA_2 : std_logic ;
signal ALUADD_8_SQMUXA_0 : std_logic ;
signal INST_7_1 : std_logic ;
signal INST_7_0 : std_logic ;
signal NN_156 : std_logic ;
signal WICC_1_0_A5_0 : std_logic ;
signal D_M4_I_0 : std_logic ;
signal ADD_M6_2_0 : std_logic ;
signal Y_0_SQMUXA_3 : std_logic ;
signal Y_0_SQMUXA_2 : std_logic ;
signal ALUSEL16_2 : std_logic ;
signal RD_0_SQMUXA_0 : std_logic ;
signal RD_0_SQMUXA_1 : std_logic ;
signal UN61_PWRD_3 : std_logic ;
signal UN61_PWRD_2 : std_logic ;
signal ADD_M6_1_0 : std_logic ;
signal INST_1_2 : std_logic ;
signal CP_DISABLED_11_SQMUXA_1 : std_logic ;
signal ILLEGAL_INST37_2 : std_logic ;
signal ILLEGAL_INST12_0 : std_logic ;
signal Y6 : std_logic ;
signal INST_8_4_0 : std_logic ;
signal UN1_TRAP_0_SQMUXA_0 : std_logic ;
signal TRAP_0_SQMUXA_1_2_0 : std_logic ;
signal TRAP_0_SQMUXA_1_2 : std_logic ;
signal TRAP_0_SQMUXA_2 : std_logic ;
signal LDBP_1_SQMUXA_0 : std_logic ;
signal WY_2_0_A3_0 : std_logic ;
signal UN11_OP : std_logic ;
signal FORCE_A2_0 : std_logic ;
signal ICC_CHECK_3_0_A3_1 : std_logic ;
signal ICC_CHECK10_1 : std_logic ;
signal LDCHECK1_5_I_A6_2_2 : std_logic ;
signal ILLEGAL_INST15_0 : std_logic ;
signal D_M5_2_0 : std_logic ;
signal D_M5_0_A4_2_0 : std_logic ;
signal DATA_2_SQMUXA_1_1 : std_logic ;
signal DATA_2_SQMUXA_1_0 : std_logic ;
signal DATA_5_SQMUXA_0 : std_logic ;
signal ICC_CHECK7_1_0 : std_logic ;
signal ADD_M4_0 : std_logic ;
signal ADD_M6_0_0 : std_logic ;
signal ADD_M6_0 : std_logic ;
signal ALUOP_9_SQMUXA_1 : std_logic ;
signal Y11_0 : std_logic ;
signal SIGNED_1 : std_logic ;
signal DATA_4_SQMUXA_1_0 : std_logic ;
signal INST_20_0 : std_logic ;
signal Y9_3 : std_logic ;
signal Y6_3 : std_logic ;
signal TRAP_0_SQMUXA_3_0 : std_logic ;
signal NN_5 : std_logic ;
signal DWT_0_SQMUXA_0_0 : std_logic ;
signal D_M4_I_1_0 : std_logic ;
signal LOCK_0_A3_0 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_A0_3_2 : std_logic ;
signal TT_2 : std_logic ;
signal TT_1 : std_logic ;
signal NN_157 : std_logic ;
signal NN_6 : std_logic ;
signal NN_7 : std_logic ;
signal Y6_1 : std_logic ;
signal UN358_DBGUNIT_1 : std_logic ;
signal ERROR : std_logic ;
signal NALIGN : std_logic ;
signal TRAP_0_SQMUXA_1_1 : std_logic ;
signal TRAP_0_SQMUXA_2_1 : std_logic ;
signal TRAP_0_SQMUXA_2_0 : std_logic ;
signal TRAP26_0 : std_logic ;
signal Y10_3_0 : std_logic ;
signal INST_2_0 : std_logic ;
signal UN171_DBGUNIT_1 : std_logic ;
signal UN171_DBGUNIT_0 : std_logic ;
signal INST_4_2 : std_logic ;
signal INST_4_1 : std_logic ;
signal INST_1_0_0 : std_logic ;
signal D_M5_0_A4_0_0 : std_logic ;
signal UN575_DBGUNIT_2 : std_logic ;
signal UN575_DBGUNIT_1 : std_logic ;
signal UN7_RD_0 : std_logic ;
signal UN24_CASAEN_5 : std_logic ;
signal NN_8 : std_logic ;
signal NN_9 : std_logic ;
signal UN24_CASAEN_3 : std_logic ;
signal UN24_CASAEN_4 : std_logic ;
signal UN24_CASAEN_1 : std_logic ;
signal NN_10 : std_logic ;
signal NN_11 : std_logic ;
signal NN_12 : std_logic ;
signal NN_13 : std_logic ;
signal NN_14 : std_logic ;
signal NN_15 : std_logic ;
signal UN6_IRL_1 : std_logic ;
signal UN6_IRL_0 : std_logic ;
signal RETT_1 : std_logic ;
signal RETT : std_logic ;
signal RETT_0 : std_logic ;
signal RETT_0_0 : std_logic ;
signal RETT_2 : std_logic ;
signal RETT_3 : std_logic ;
signal UN36_OP3_0 : std_logic ;
signal ADD_N_9_7 : std_logic ;
signal ADD_N_5_I : std_logic ;
signal ADD_M9_I : std_logic ;
signal ADD_M9_I_M3 : std_logic ;
signal ADD_M6_I : std_logic ;
signal ADD_I6_MUX_0 : std_logic ;
signal CASA_RNI6NHE8N1 : std_logic ;
signal ADD_30X30_SLOW_I6_UN1_CO1_0 : std_logic ;
signal ADD_30X30_SLOW_I6_UN1_CO1_0_A1 : std_logic ;
signal ADD_30X30_SLOW_I6_UN1_CO1_0_A2 : std_logic ;
signal D_N_4 : std_logic ;
signal ADD_N_8_MUX_0 : std_logic ;
signal ADD_N_10_MUX_2 : std_logic ;
signal ADD_M1_3 : std_logic ;
signal ADD_M8_I : std_logic ;
signal D_N_9_9 : std_logic ;
signal D_N_4_5 : std_logic ;
signal ADD_30X30_SLOW_I24_UN1_CO1_0_A0 : std_logic ;
signal ADD_M7_0_A4_1 : std_logic ;
signal ADD_30X30_SLOW_I20_UN1_CO1_0_0 : std_logic ;
signal D_N_8_MUX_4 : std_logic ;
signal D_N_6_8 : std_logic ;
signal ADD_M7_I : std_logic ;
signal D_N_9_6 : std_logic ;
signal D_N_8_3 : std_logic ;
signal ADD_M1 : std_logic ;
signal D_N_8_MUX_3 : std_logic ;
signal ADD_M1_0 : std_logic ;
signal D_N_6_5 : std_logic ;
signal D_N_8_MUX_1 : std_logic ;
signal ADD_N_9_MUX_2 : std_logic ;
signal N410 : std_logic ;
signal ADD_30X30_SLOW_I25_CO1_A6 : std_logic ;
signal D_N_8_MUX_0 : std_logic ;
signal D_N_4_0 : std_logic ;
signal ADD_M1_2 : std_logic ;
signal ADD_I5_MUX : std_logic ;
signal I10_UN1_CO1 : std_logic ;
signal ADD_M3_0_0 : std_logic ;
signal D_N_6 : std_logic ;
signal ADD_30X30_SLOW_I14_S_0 : std_logic ;
signal ADD_M1_1 : std_logic ;
signal N772_1 : std_logic ;
signal I263_UN1_Y_1 : std_logic ;
signal N648 : std_logic ;
signal N768_1 : std_logic ;
signal N768_1_TZ : std_logic ;
signal N_9215 : std_logic ;
signal N_9201 : std_logic ;
signal N_9187 : std_logic ;
signal N_9173 : std_logic ;
signal CNT_3_SQMUXA : std_logic ;
signal ANNUL_7 : std_logic ;
signal CNT_2_SQMUXA : std_logic ;
signal N_9159 : std_logic ;
signal N_12_MUX : std_logic ;
signal ANNUL_NEXT_16 : std_logic ;
signal I8_UN1_CO1 : std_logic ;
signal UN1_RABPMISS : std_logic ;
signal UN1_RABPMISS_4 : std_logic ;
signal ANNUL_NEXT_2_SQMUXA_1 : std_logic ;
signal PV_6 : std_logic ;
signal N_6901 : std_logic ;
signal N_6902 : std_logic ;
signal N374 : std_logic ;
signal WY_1_1 : std_logic ;
signal CTRL_ANNUL : std_logic ;
signal BP_1 : std_logic ;
signal NOBP_1 : std_logic ;
signal UN1_CALL_HOLD4_3 : std_logic ;
signal WICC_1_1 : std_logic ;
signal WICC_1_2 : std_logic ;
signal ANNUL_CURRENT_6 : std_logic ;
signal ME_SIGNED_1 : std_logic ;
signal RDATA_3_SQMUXA : std_logic ;
signal RDATA_3_SQMUXA_2 : std_logic ;
signal RDATA_1_SQMUXA : std_logic ;
signal HOLD_PC_0_SQMUXA_M_0 : std_logic ;
signal UN28_ANNUL_CURRENT : std_logic ;
signal DWT_1 : std_logic ;
signal RDATA199 : std_logic ;
signal RDATA200 : std_logic ;
signal N_67 : std_logic ;
signal S_1_IV : std_logic ;
signal S_I_M : std_logic ;
signal MRESULT2_2_SQMUXA_1 : std_logic ;
signal UN6_ANNUL : std_logic ;
signal TRAP_3 : std_logic ;
signal N_6898 : std_logic ;
signal RDATA_4_SQMUXA : std_logic ;
signal N_98 : std_logic ;
signal TBA_1_SQMUXA : std_logic ;
signal N_9147 : std_logic ;
signal ANNUL_2_I_149 : std_logic ;
signal NN_16 : std_logic ;
signal TT_6_SQMUXA : std_logic ;
signal N_6870 : std_logic ;
signal WIM_1_SQMUXA : std_logic ;
signal NN_17 : std_logic ;
signal TRAP_1_0 : std_logic ;
signal TT_6_SQMUXA_1 : std_logic ;
signal N_52 : std_logic ;
signal N_9136 : std_logic ;
signal N_9153 : std_logic ;
signal N_9152 : std_logic ;
signal UN1_ADDOUT_16 : std_logic ;
signal UN1_ADDOUT_14 : std_logic ;
signal UN1_ADDOUT_15 : std_logic ;
signal CWP_0_SQMUXA : std_logic ;
signal UN1_XC_INULL_0_SQMUXA : std_logic ;
signal XC_WREG_2_SQMUXA : std_logic ;
signal NN_18 : std_logic ;
signal UN78_WPH : std_logic ;
signal ET_0_SQMUXA_0 : std_logic ;
signal CWP_2_SQMUXA : std_logic ;
signal NN_19 : std_logic ;
signal UN77_WPH : std_logic ;
signal LDLOCK_2 : std_logic ;
signal ANNUL_ALL10_1 : std_logic ;
signal ANNUL_ALL3 : std_logic ;
signal WERR_RNO : std_logic ;
signal RFE_1 : std_logic ;
signal NN_158 : std_logic ;
signal N764 : std_logic ;
signal I211_UN1_Y : std_logic ;
signal I259_UN1_Y : std_logic ;
signal N_9326 : std_logic ;
signal UN1_INTACK6_1 : std_logic ;
signal DE_INULL_1 : std_logic ;
signal JMPL_3 : std_logic ;
signal JMPL_4 : std_logic ;
signal ANNUL_1_0 : std_logic ;
signal N625 : std_logic ;
signal N796 : std_logic ;
signal N782 : std_logic ;
signal RD_1_6 : std_logic ;
signal RD_1_6_0 : std_logic ;
signal NULLIFY_0_SQMUXA_1 : std_logic ;
signal N808 : std_logic ;
signal N784 : std_logic ;
signal N770 : std_logic ;
signal I217_UN1_Y : std_logic ;
signal I262_UN1_Y : std_logic ;
signal RFE : std_logic ;
signal I260_UN1_Y : std_logic ;
signal N799 : std_logic ;
signal N_6905_1 : std_logic ;
signal ILLEGAL_INST_4_SQMUXA : std_logic ;
signal I267_UN1_Y : std_logic ;
signal N657 : std_logic ;
signal N672 : std_logic ;
signal N778 : std_logic ;
signal N778_1_TZ : std_logic ;
signal ASI_1_SQMUXA : std_logic ;
signal UN25_EXBPMISS : std_logic ;
signal N674 : std_logic ;
signal ICC_0_SQMUXA_1 : std_logic ;
signal N774 : std_logic ;
signal I264_UN1_Y : std_logic ;
signal N631 : std_logic ;
signal N805 : std_logic ;
signal N_6704 : std_logic ;
signal N_6706 : std_logic ;
signal N788 : std_logic ;
signal I235_UN1_Y : std_logic ;
signal UN1_ILLEGAL_INST33_1 : std_logic ;
signal N786 : std_logic ;
signal N678 : std_logic ;
signal I231_UN1_Y : std_logic ;
signal N644 : std_logic ;
signal I269_UN1_Y : std_logic ;
signal N651 : std_logic ;
signal N635 : std_logic ;
signal N811 : std_logic ;
signal CWP_1_SN_N_4 : std_logic ;
signal UN98_DBGM : std_logic ;
signal UN60_DBGM : std_logic ;
signal UN89_DBGM : std_logic ;
signal N645 : std_logic ;
signal N661 : std_logic ;
signal N676 : std_logic ;
signal I0_UN1_CO1 : std_logic ;
signal N_80 : std_logic ;
signal WIM_1_SQMUXA_0 : std_logic ;
signal DATA_2_SQMUXA_1 : std_logic ;
signal MRESULT2_1_SQMUXA : std_logic ;
signal N552 : std_logic ;
signal ERR_4 : std_logic ;
signal UN88_DBGM : std_logic ;
signal N_88 : std_logic ;
signal ALUADD_11_SQMUXA : std_logic ;
signal ALUOP_6_SQMUXA : std_logic ;
signal ALUOP_5_SQMUXA : std_logic ;
signal MRESULT2_0_SQMUXA : std_logic ;
signal N_82 : std_logic ;
signal UN72_DBGM : std_logic ;
signal ADDR_1_SQMUXA : std_logic ;
signal ADDR_2_SQMUXA : std_logic ;
signal N_5785 : std_logic ;
signal N_9150 : std_logic ;
signal N_5806 : std_logic ;
signal N_5831 : std_logic ;
signal N_5830 : std_logic ;
signal N_9143 : std_logic ;
signal UN1_ILLEGAL_INST33 : std_logic ;
signal N_6308 : std_logic ;
signal N_5789 : std_logic ;
signal DSUEN_0 : std_logic ;
signal UN371_DBGUNIT : std_logic ;
signal CRDY_135 : std_logic ;
signal UN147_DBGUNIT : std_logic ;
signal ILLEGAL_INST34 : std_logic ;
signal N_46 : std_logic ;
signal ALURESULT_12_SQMUXA : std_logic ;
signal UN8_OP : std_logic ;
signal TICC_EXCEPTION : std_logic ;
signal BRANCH_2 : std_logic ;
signal UN1_WRITE_REG31_1_3 : std_logic ;
signal UN1_WRITE_REG31_1_3_2 : std_logic ;
signal WRITE_REG_1_SQMUXA : std_logic ;
signal UN19_RD : std_logic ;
signal FP_DISABLED_4 : std_logic ;
signal FP_DISABLED_4_1_TZ : std_logic ;
signal CP_DISABLED_4 : std_logic ;
signal CP_DISABLED_4_1_TZ : std_logic ;
signal UN1_ICC_CHECK5 : std_logic ;
signal IMM9 : std_logic ;
signal NOBP_0_SQMUXA : std_logic ;
signal CALL_HOLD4 : std_logic ;
signal NOBP_0_SQMUXA_1 : std_logic ;
signal N_45 : std_logic ;
signal NN_20 : std_logic ;
signal ALURESULT_7_SQMUXA : std_logic ;
signal UN164_DBGUNIT : std_logic ;
signal PWD_142 : std_logic ;
signal UN61_PWRD : std_logic ;
signal PRIVILEGED_INST_0_SQMUXA : std_logic ;
signal ILLEGAL_INST13 : std_logic ;
signal UN7_RD : std_logic ;
signal ILLEGAL_INST33 : std_logic ;
signal N_5826 : std_logic ;
signal N_55_I : std_logic ;
signal CIN5 : std_logic ;
signal LDCHECK1_5_SQMUXA : std_logic ;
signal FINS_0_SQMUXA : std_logic ;
signal BPDATA6 : std_logic ;
signal CP_DISABLED_11_SQMUXA_3 : std_logic ;
signal UN1_TRAP_0_SQMUXA_1 : std_logic ;
signal N_5827 : std_logic ;
signal ILLEGAL_INST13_4 : std_logic ;
signal N_5825 : std_logic ;
signal DATA_1_SQMUXA : std_logic ;
signal N_60_I : std_logic ;
signal UN5_IRL : std_logic ;
signal ICC_CHECK_BP : std_logic ;
signal UN3_OP_1 : std_logic ;
signal INTACK : std_logic ;
signal N_5556 : std_logic ;
signal N_5559 : std_logic ;
signal ET_0 : std_logic ;
signal LDCHECK2_2_SQMUXA_1 : std_logic ;
signal ALUSEL4_1 : std_logic ;
signal N_5359 : std_logic ;
signal ILLEGAL_INST16_1 : std_logic ;
signal UN49_CASAEN : std_logic ;
signal UN4_OP3 : std_logic ;
signal MISCOUT149 : std_logic ;
signal N_6699 : std_logic ;
signal ILLEGAL_INST37 : std_logic ;
signal RESULT_1 : std_logic ;
signal TRAP53 : std_logic ;
signal ILLEGAL_INST11_1 : std_logic ;
signal INST_7 : std_logic ;
signal INST_9 : std_logic ;
signal LOCK : std_logic ;
signal N_59 : std_logic ;
signal ILLEGAL_INST38_3 : std_logic ;
signal UN3_OP_3 : std_logic ;
signal N_5556_1 : std_logic ;
signal INST_0_2_1 : std_logic ;
signal ICC_CHECK8 : std_logic ;
signal UN5_OP_1 : std_logic ;
signal N_5559_1 : std_logic ;
signal UN7_OP_3 : std_logic ;
signal LDBP_1_SQMUXA : std_logic ;
signal ALUADD_0_SQMUXA : std_logic ;
signal RD_0_SQMUXA : std_logic ;
signal ICC_CHECK9_2 : std_logic ;
signal READ_1_SQMUXA : std_logic ;
signal READ2_0 : std_logic ;
signal UN4_OP : std_logic ;
signal SIGNED : std_logic ;
signal N_5776_I : std_logic ;
signal NN_159 : std_logic ;
signal NN_160 : std_logic ;
signal INST_2_1 : std_logic ;
signal LOGICOUT19 : std_logic ;
signal INST_1_0_1 : std_logic ;
signal NN_161 : std_logic ;
signal UN171_DBGUNIT : std_logic ;
signal ILLEGAL_INST9_1 : std_logic ;
signal NN_162 : std_logic ;
signal EXC : std_logic ;
signal PV_8 : std_logic ;
signal UN4_EXC : std_logic ;
signal TRAP_0_SQMUXA_2_2 : std_logic ;
signal INST_2_1_0 : std_logic ;
signal INST_3_1 : std_logic ;
signal N_5757 : std_logic ;
signal N_5828 : std_logic ;
signal N_5809 : std_logic ;
signal WICC_2 : std_logic ;
signal NN_21 : std_logic ;
signal NN_22 : std_logic ;
signal UN576_DBGUNIT : std_logic ;
signal NN_23 : std_logic ;
signal NN_24 : std_logic ;
signal NN_25 : std_logic ;
signal I28_UN5_CO1 : std_logic ;
signal ADD_30X30_SLOW_I28_UN1_CO1_0 : std_logic ;
signal UN8_OP3 : std_logic ;
signal UN11_OP3 : std_logic ;
signal NN_26 : std_logic ;
signal N406_0 : std_logic ;
signal I16_UN1_CO1 : std_logic ;
signal I16_UN1_CO1_0 : std_logic ;
signal TT_2_SQMUXA_2 : std_logic ;
signal I20_UN1_CO1_0 : std_logic ;
signal N_5804 : std_logic ;
signal NN_27 : std_logic ;
signal I25_UN5_CO1 : std_logic ;
signal N394 : std_logic ;
signal N394_0 : std_logic ;
signal N402 : std_logic ;
signal I22_UN1_CO1_0 : std_logic ;
signal I24_UN1_CO1 : std_logic ;
signal I26_UN1_CO1_0 : std_logic ;
signal INST_28 : std_logic ;
signal N_15 : std_logic ;
signal ILLEGAL_INST8_1 : std_logic ;
signal TRAP12_A0_1 : std_logic ;
signal ADD_M7_1_0_0 : std_logic ;
signal D_N_5_1 : std_logic ;
signal TMP_N_5 : std_logic ;
signal ILLEGAL_INST12_TZ_TZ : std_logic ;
signal D_I5_MUX_3 : std_logic ;
signal NULLIFY_0_SQMUXA_141 : std_logic ;
signal UN1_ILLEGAL_INST8_1 : std_logic ;
signal MEM_N_3_MUX : std_logic ;
signal ADD_M3_3 : std_logic ;
signal D_N_8_10 : std_logic ;
signal D_I5_MUX_5 : std_logic ;
signal ADD_I5_MUX_1 : std_logic ;
signal D_I6_MUX_2 : std_logic ;
signal D_N_9_10 : std_logic ;
signal D_N_8_8 : std_logic ;
signal ADD_I5_MUX_0 : std_logic ;
signal ADD_M7_0_0_TZ : std_logic ;
signal R_N_3_MUX_7 : std_logic ;
signal D_I6_MUX_0 : std_logic ;
signal D_I5_MUX_6 : std_logic ;
signal N_5485_145 : std_logic ;
signal CASA_138 : std_logic ;
signal N382 : std_logic ;
signal ADD_I6_MUX_1 : std_logic ;
signal D_I4_MUX_0 : std_logic ;
signal D_I7_MUX : std_logic ;
signal D_I4_MUX : std_logic ;
signal N386 : std_logic ;
signal N802 : std_logic ;
signal N817 : std_logic ;
signal N792_1 : std_logic ;
signal N587 : std_logic ;
signal N595 : std_logic ;
signal N792_1_TZ : std_logic ;
signal N602 : std_logic ;
signal I199_UN1_Y : std_logic ;
signal I273_UN1_Y_1 : std_logic ;
signal ILLEGAL_INST38 : std_logic ;
signal MEXC_1_SQMUXA_1 : std_logic ;
signal LD_1_SQMUXA_TZ : std_logic ;
signal INST_0_2 : std_logic ;
signal NULLIFY_1_SQMUXA_2_151 : std_logic ;
signal NULLIFY_1_SQMUXA : std_logic ;
signal LD_2 : std_logic ;
signal WREG_8 : std_logic ;
signal N814 : std_logic ;
signal N603 : std_logic ;
signal N611 : std_logic ;
signal N398 : std_logic ;
signal N362 : std_logic ;
signal I14_UN1_CO1 : std_logic ;
signal I6_UN1_CO1 : std_logic ;
signal N370 : std_logic ;
signal N366 : std_logic ;
signal I12_UN1_CO1 : std_logic ;
signal N378 : std_logic ;
signal INTACK_3 : std_logic ;
signal LD_3 : std_logic ;
signal N_5520 : std_logic ;
signal RDATA_6_SQMUXA : std_logic ;
signal N_7639 : std_logic ;
signal ERR : std_logic ;
signal TT_0_SQMUXA : std_logic ;
signal N_7851 : std_logic ;
signal N_7837 : std_logic ;
signal N_7838 : std_logic ;
signal N_7841 : std_logic ;
signal N_7631 : std_logic ;
signal N_7633 : std_logic ;
signal N_7636 : std_logic ;
signal NN_28 : std_logic ;
signal N_7230 : std_logic ;
signal N_7231 : std_logic ;
signal N_7232 : std_logic ;
signal N_7235 : std_logic ;
signal N_7237 : std_logic ;
signal N_7239 : std_logic ;
signal N_7240 : std_logic ;
signal N_7241 : std_logic ;
signal N_7245 : std_logic ;
signal N_7248 : std_logic ;
signal N_7249 : std_logic ;
signal N_7250 : std_logic ;
signal N_7254 : std_logic ;
signal N_7256 : std_logic ;
signal N_7257 : std_logic ;
signal N_7259 : std_logic ;
signal N_7260 : std_logic ;
signal N_7261 : std_logic ;
signal N493 : std_logic ;
signal N485 : std_logic ;
signal N488 : std_logic ;
signal N660 : std_logic ;
signal I191_UN1_Y : std_logic ;
signal N594 : std_logic ;
signal N542 : std_logic ;
signal I145_UN1_Y : std_logic ;
signal I204_UN1_Y : std_logic ;
signal I237_UN1_Y : std_logic ;
signal N666 : std_logic ;
signal I248_UN1_Y : std_logic ;
signal N534 : std_logic ;
signal N421 : std_logic ;
signal N425 : std_logic ;
signal N424 : std_logic ;
signal N516 : std_logic ;
signal N513 : std_logic ;
signal N512 : std_logic ;
signal N586 : std_logic ;
signal N580 : std_logic ;
signal I249_UN1_Y : std_logic ;
signal I177_UN1_Y : std_logic ;
signal N522 : std_logic ;
signal I125_UN1_Y : std_logic ;
signal I185_UN1_Y : std_logic ;
signal N596 : std_logic ;
signal N589 : std_logic ;
signal N670 : std_logic ;
signal N538 : std_logic ;
signal N415 : std_logic ;
signal N418 : std_logic ;
signal N517 : std_logic ;
signal N500 : std_logic ;
signal ALUOP2_1 : std_logic ;
signal WICC_3 : std_logic ;
signal N_5460 : std_logic ;
signal N_5458 : std_logic ;
signal N_5459 : std_logic ;
signal N_5461 : std_logic ;
signal BRANCH_2_0 : std_logic ;
signal BRANCH_6 : std_logic ;
signal N_5462 : std_logic ;
signal BRANCH_4 : std_logic ;
signal BRANCH_8 : std_logic ;
signal N_5463 : std_logic ;
signal N_6678 : std_logic ;
signal N_6688 : std_logic ;
signal N_6683 : std_logic ;
signal UN5_BRANCH : std_logic ;
signal N_5269 : std_logic ;
signal LDBP2_2 : std_logic ;
signal N_5334 : std_logic ;
signal SU : std_logic ;
signal DATA_5_SQMUXA_1 : std_logic ;
signal NN_29 : std_logic ;
signal Y_1_SQMUXA_1 : std_logic ;
signal NN_30 : std_logic ;
signal INVOP2_1 : std_logic ;
signal DATA_0_SQMUXA_2 : std_logic ;
signal ADDR_0_SQMUXA : std_logic ;
signal N_6679 : std_logic ;
signal N_6684 : std_logic ;
signal N_6689 : std_logic ;
signal NN_31 : std_logic ;
signal N_5275 : std_logic ;
signal N_5340 : std_logic ;
signal N_5372 : std_logic ;
signal EDATA_2_SQMUXA : std_logic ;
signal N_6329 : std_logic ;
signal NN_32 : std_logic ;
signal N_6541 : std_logic ;
signal N_6573 : std_logic ;
signal DATA_2_SQMUXA_2 : std_logic ;
signal N_5343 : std_logic ;
signal N_5375 : std_logic ;
signal ADDR_3_SQMUXA : std_logic ;
signal N_6544 : std_logic ;
signal N_6576 : std_logic ;
signal NN_33 : std_logic ;
signal N_6661 : std_logic ;
signal N_6652 : std_logic ;
signal TBA_1_SN_N_3 : std_logic ;
signal N_6789 : std_logic ;
signal NN_34 : std_logic ;
signal N_6810 : std_logic ;
signal LD_4 : std_logic ;
signal N_5280 : std_logic ;
signal N_5345 : std_logic ;
signal N_5377 : std_logic ;
signal N_5391 : std_logic ;
signal N_6546 : std_logic ;
signal N_6578 : std_logic ;
signal XC_RESULT_SN_N_6 : std_logic ;
signal N_6791 : std_logic ;
signal NN_35 : std_logic ;
signal N_6812 : std_logic ;
signal N_5346 : std_logic ;
signal N_5378 : std_logic ;
signal N_6682 : std_logic ;
signal N_5917 : std_logic ;
signal FPC_130 : std_logic ;
signal N_9 : std_logic ;
signal ALURESULT_5_SQMUXA : std_logic ;
signal N_6802 : std_logic ;
signal NN_36 : std_logic ;
signal N_6823 : std_logic ;
signal EDATA_3_SQMUXA : std_logic ;
signal N_6316 : std_logic ;
signal NN_37 : std_logic ;
signal N_6348 : std_logic ;
signal NN_38 : std_logic ;
signal NN_39 : std_logic ;
signal N_6380 : std_logic ;
signal N_6444 : std_logic ;
signal N_6412 : std_logic ;
signal ALURESULT_2_SQMUXA : std_logic ;
signal N_6168 : std_logic ;
signal NN_40 : std_logic ;
signal N_6317 : std_logic ;
signal NN_41 : std_logic ;
signal N_6323 : std_logic ;
signal NN_42 : std_logic ;
signal N_6324 : std_logic ;
signal NN_43 : std_logic ;
signal N_6338 : std_logic ;
signal NN_44 : std_logic ;
signal N_6343 : std_logic ;
signal NN_45 : std_logic ;
signal N_6349 : std_logic ;
signal N_6356 : std_logic ;
signal NN_46 : std_logic ;
signal N_6375 : std_logic ;
signal NN_47 : std_logic ;
signal N_6381 : std_logic ;
signal N_6388 : std_logic ;
signal N_6445 : std_logic ;
signal N_6413 : std_logic ;
signal N_6451 : std_logic ;
signal N_6419 : std_logic ;
signal N_6452 : std_logic ;
signal N_6420 : std_logic ;
signal N_6439 : std_logic ;
signal N_6320 : std_logic ;
signal NN_48 : std_logic ;
signal N_6352 : std_logic ;
signal NN_49 : std_logic ;
signal N_6384 : std_logic ;
signal N_6448 : std_logic ;
signal N_6416 : std_logic ;
signal N_6632 : std_logic ;
signal N_6115 : std_logic ;
signal NN_50 : std_logic ;
signal N_6631 : std_logic ;
signal N_5288 : std_logic ;
signal N_6172 : std_logic ;
signal NN_51 : std_logic ;
signal N_6554 : std_logic ;
signal N_6586 : std_logic ;
signal N_5270 : std_logic ;
signal XC_TRAP_ADDRESS_2_SQMUXA : std_logic ;
signal RSTATE_7_SQMUXA : std_logic ;
signal UN1_INTACK6_4 : std_logic ;
signal NN_52 : std_logic ;
signal N_5293 : std_logic ;
signal N_6790 : std_logic ;
signal NN_53 : std_logic ;
signal N_6811 : std_logic ;
signal ANNUL_1_1 : std_logic ;
signal FPC_132 : std_logic ;
signal EX_SARI_1_1 : std_logic ;
signal LDBP1 : std_logic ;
signal N_6804 : std_logic ;
signal NN_54 : std_logic ;
signal N_6825 : std_logic ;
signal N_5918 : std_logic ;
signal FPC_131 : std_logic ;
signal N_6796 : std_logic ;
signal NN_55 : std_logic ;
signal N_6817 : std_logic ;
signal N_5283 : std_logic ;
signal N_5273 : std_logic ;
signal N_5919 : std_logic ;
signal N_5913 : std_logic ;
signal FPC_126 : std_logic ;
signal N_5897 : std_logic ;
signal ALURESULT_0_SQMUXA : std_logic ;
signal UN6_XC_EXCEPTION : std_logic ;
signal I_89 : std_logic ;
signal FPC_118 : std_logic ;
signal FPC_128 : std_logic ;
signal FPC_110 : std_logic ;
signal N_5901 : std_logic ;
signal FPC_114 : std_logic ;
signal I_20 : std_logic ;
signal N_6056 : std_logic ;
signal N_6060 : std_logic ;
signal N_6078 : std_logic ;
signal I_43 : std_logic ;
signal N_9229 : std_logic ;
signal N_5905 : std_logic ;
signal N_6081 : std_logic ;
signal N_5351 : std_logic ;
signal N_5383 : std_logic ;
signal N_5912 : std_logic ;
signal FPC_125 : std_logic ;
signal N_5445 : std_logic ;
signal N_5449 : std_logic ;
signal NN_56 : std_logic ;
signal N_6654 : std_logic ;
signal N_5447 : std_logic ;
signal NN_57 : std_logic ;
signal XC_WREG_1 : std_logic ;
signal N_6520 : std_logic ;
signal NN_58 : std_logic ;
signal N_6663 : std_logic ;
signal N_5272 : std_logic ;
signal N_5369 : std_logic ;
signal N_5337 : std_logic ;
signal N_5898 : std_logic ;
signal FPC_111 : std_logic ;
signal N_6538 : std_logic ;
signal N_6570 : std_logic ;
signal N_6681 : std_logic ;
signal WICC_1_3 : std_logic ;
signal WICC_1_4 : std_logic ;
signal N_57 : std_logic ;
signal Y14 : std_logic ;
signal NN_59 : std_logic ;
signal N_5914 : std_logic ;
signal FPC_127 : std_logic ;
signal N_5893 : std_logic ;
signal FPC_106 : std_logic ;
signal N_6177 : std_logic ;
signal N_6209 : std_logic ;
signal N_6145 : std_logic ;
signal N_6273 : std_logic ;
signal N_6241 : std_logic ;
signal N_6054 : std_logic ;
signal N_6064 : std_logic ;
signal N_6076 : std_logic ;
signal I_70 : std_logic ;
signal NN_60 : std_logic ;
signal N_5355 : std_logic ;
signal N_5387 : std_logic ;
signal N_5916 : std_logic ;
signal FPC_129 : std_logic ;
signal N_6556 : std_logic ;
signal N_6588 : std_logic ;
signal NN_61 : std_logic ;
signal N_6801 : std_logic ;
signal N_6822 : std_logic ;
signal N_6174 : std_logic ;
signal N_6206 : std_logic ;
signal N_6142 : std_logic ;
signal N_6270 : std_logic ;
signal N_6238 : std_logic ;
signal N_6344 : std_logic ;
signal NN_62 : std_logic ;
signal N_6472 : std_logic ;
signal N_6440 : std_logic ;
signal N_5350 : std_logic ;
signal N_5382 : std_logic ;
signal NN_63 : std_logic ;
signal N_6551 : std_logic ;
signal N_6583 : std_logic ;
signal NN_64 : std_logic ;
signal N_6326 : std_logic ;
signal NN_65 : std_logic ;
signal NN_66 : std_logic ;
signal NN_67 : std_logic ;
signal N_6628 : std_logic ;
signal N_6560 : std_logic ;
signal Y_1_SQMUXA_1_0 : std_logic ;
signal LD_1_0 : std_logic ;
signal LD_5 : std_logic ;
signal NN_68 : std_logic ;
signal IRL_134 : std_logic ;
signal ET_1 : std_logic ;
signal N_5385 : std_logic ;
signal N_5353 : std_logic ;
signal N_6919 : std_logic ;
signal NN_69 : std_logic ;
signal TT_1_SQMUXA_1 : std_logic ;
signal TT2_SN_N_2 : std_logic ;
signal N_5333 : std_logic ;
signal N_5365 : std_logic ;
signal N_6534 : std_logic ;
signal N_6566 : std_logic ;
signal N_5344 : std_logic ;
signal N_5376 : std_logic ;
signal N_6545 : std_logic ;
signal N_6577 : std_logic ;
signal N_6582 : std_logic ;
signal N_6550 : std_logic ;
signal N_5915 : std_logic ;
signal MEXC_RNO : std_logic ;
signal ERR_RNO : std_logic ;
signal N_5352 : std_logic ;
signal N_5384 : std_logic ;
signal N_6325 : std_logic ;
signal NN_70 : std_logic ;
signal N_5358 : std_logic ;
signal N_5390 : std_logic ;
signal N_6559 : std_logic ;
signal N_6591 : std_logic ;
signal N_6309 : std_logic ;
signal N_6797 : std_logic ;
signal NN_71 : std_logic ;
signal N_6167 : std_logic ;
signal N_6199 : std_logic ;
signal N_6135 : std_logic ;
signal N_6793 : std_logic ;
signal N_6814 : std_logic ;
signal N_6818 : std_logic ;
signal N_6124 : std_logic ;
signal N_6220 : std_logic ;
signal N_6553 : std_logic ;
signal N_6585 : std_logic ;
signal NN_72 : std_logic ;
signal N_6552 : std_logic ;
signal N_6584 : std_logic ;
signal N_6144 : std_logic ;
signal N_5287 : std_logic ;
signal N_6331 : std_logic ;
signal NN_73 : std_logic ;
signal N_6332 : std_logic ;
signal NN_74 : std_logic ;
signal N_6334 : std_logic ;
signal NN_75 : std_logic ;
signal N_6341 : std_logic ;
signal NN_76 : std_logic ;
signal N_6459 : std_logic ;
signal N_6427 : std_logic ;
signal N_6460 : std_logic ;
signal N_6428 : std_logic ;
signal N_6462 : std_logic ;
signal N_6430 : std_logic ;
signal N_6123 : std_logic ;
signal N_5362 : std_logic ;
signal N_5330 : std_logic ;
signal N_6125 : std_logic ;
signal PS_0_SQMUXA : std_logic ;
signal ANNUL_ALL3_2 : std_logic ;
signal PIL_0_SQMUXA : std_logic ;
signal UN1_INTACK6_4_1 : std_logic ;
signal N_5268 : std_logic ;
signal N_6143 : std_logic ;
signal N_6148 : std_logic ;
signal N_6180 : std_logic ;
signal N_6116 : std_logic ;
signal N_6244 : std_logic ;
signal N_6212 : std_logic ;
signal N_6531 : std_logic ;
signal N_6563 : std_logic ;
signal N_6521 : std_logic ;
signal NN_77 : std_logic ;
signal N_5336 : std_logic ;
signal N_5368 : std_logic ;
signal N_6537 : std_logic ;
signal N_6569 : std_logic ;
signal N_6571 : std_logic ;
signal N_6539 : std_logic ;
signal N_5386 : std_logic ;
signal N_5354 : std_logic ;
signal N_6555 : std_logic ;
signal N_6587 : std_logic ;
signal N_5361 : std_logic ;
signal N_5329 : std_logic ;
signal N_6530 : std_logic ;
signal N_6562 : std_logic ;
signal N_5891 : std_logic ;
signal FPC_104 : std_logic ;
signal NN_78 : std_logic ;
signal SIGNED_0 : std_logic ;
signal SIGNED_2 : std_logic ;
signal N_5521 : std_logic ;
signal MADDRESS_72 : std_logic ;
signal CALL_HOLD5 : std_logic ;
signal NN_79 : std_logic ;
signal WREG_1_5 : std_logic ;
signal WICC_1_5 : std_logic ;
signal RS1MOD : std_logic ;
signal NN_80 : std_logic ;
signal PRIVILEGED_INST_1_SQMUXA : std_logic ;
signal UN1_PRIVILEGED_INST_1_SQMUXA : std_logic ;
signal SU_0 : std_logic ;
signal WREG_1_7 : std_logic ;
signal WREG_9 : std_logic ;
signal UN30_RS1OPT : std_logic ;
signal N_5429 : std_logic ;
signal NN_81 : std_logic ;
signal NN_82 : std_logic ;
signal BRANCH_3 : std_logic ;
signal NN_83 : std_logic ;
signal UN13_BRANCH : std_logic ;
signal NN_163 : std_logic ;
signal N_5380 : std_logic ;
signal N_6319 : std_logic ;
signal NN_84 : std_logic ;
signal N_6346 : std_logic ;
signal NN_85 : std_logic ;
signal N_6351 : std_logic ;
signal N_6383 : std_logic ;
signal N_6447 : std_logic ;
signal N_6415 : std_logic ;
signal N_6327 : std_logic ;
signal NN_86 : std_logic ;
signal N_6330 : std_logic ;
signal NN_87 : std_logic ;
signal N_6418 : std_logic ;
signal N_6424 : std_logic ;
signal N_6339 : std_logic ;
signal NN_88 : std_logic ;
signal N_6435 : std_logic ;
signal N_6159 : std_logic ;
signal N_6191 : std_logic ;
signal N_6127 : std_logic ;
signal N_6255 : std_logic ;
signal N_6223 : std_logic ;
signal N_6333 : std_logic ;
signal NN_89 : std_logic ;
signal N_6120 : std_logic ;
signal N_6422 : std_logic ;
signal N_6263 : std_logic ;
signal N_6231 : std_logic ;
signal N_6340 : std_logic ;
signal NN_90 : std_logic ;
signal N_6581 : std_logic ;
signal N_6549 : std_logic ;
signal N_6433 : std_logic ;
signal N_6117 : std_logic ;
signal N_6126 : std_logic ;
signal N_6131 : std_logic ;
signal SARI_0 : std_logic ;
signal N_6146 : std_logic ;
signal N_6178 : std_logic ;
signal N_6114 : std_logic ;
signal N_6242 : std_logic ;
signal N_6210 : std_logic ;
signal N_5348 : std_logic ;
signal N_6138 : std_logic ;
signal N_6342 : std_logic ;
signal NN_91 : std_logic ;
signal N_6374 : std_logic ;
signal MADDRESS_97 : std_logic ;
signal N_6406 : std_logic ;
signal N_6318 : std_logic ;
signal NN_92 : std_logic ;
signal N_6350 : std_logic ;
signal MADDRESS_73 : std_logic ;
signal N_6382 : std_logic ;
signal N_6446 : std_logic ;
signal N_6414 : std_logic ;
signal N_6137 : std_logic ;
signal NN_93 : std_logic ;
signal NN_94 : std_logic ;
signal NN_95 : std_logic ;
signal MCASA_1 : std_logic ;
signal N_5332 : std_logic ;
signal N_5364 : std_logic ;
signal N_6533 : std_logic ;
signal N_6565 : std_logic ;
signal N_6053 : std_logic ;
signal NN_96 : std_logic ;
signal N_6075 : std_logic ;
signal N_6150 : std_logic ;
signal MADDRESS_75 : std_logic ;
signal N_6182 : std_logic ;
signal N_6118 : std_logic ;
signal N_6246 : std_logic ;
signal N_6214 : std_logic ;
signal N_6154 : std_logic ;
signal MADDRESS_79 : std_logic ;
signal N_6186 : std_logic ;
signal N_6122 : std_logic ;
signal N_6250 : std_logic ;
signal N_6218 : std_logic ;
signal N_6536 : std_logic ;
signal N_6568 : std_logic ;
signal N_5450 : std_logic ;
signal N_6633 : std_logic ;
signal N_6166 : std_logic ;
signal N_6198 : std_logic ;
signal N_6134 : std_logic ;
signal N_6262 : std_logic ;
signal N_6230 : std_logic ;
signal N_5900 : std_logic ;
signal FPC_113 : std_logic ;
signal NN_97 : std_logic ;
signal N_5289 : std_logic ;
signal N_5357 : std_logic ;
signal N_5389 : std_logic ;
signal N_6558 : std_logic ;
signal N_6590 : std_logic ;
signal N_6803 : std_logic ;
signal N_6824 : std_logic ;
signal EX_YMSB_1 : std_logic ;
signal YMSB : std_logic ;
signal N_6080 : std_logic ;
signal N_9262 : std_logic ;
signal AOP2_2_SQMUXA : std_logic ;
signal AOP1_1_SQMUXA : std_logic ;
signal NN_98 : std_logic ;
signal NN_99 : std_logic ;
signal N_5292 : std_logic ;
signal N_6067 : std_logic ;
signal FPC_117 : std_logic ;
signal N_5904 : std_logic ;
signal NN_100 : std_logic ;
signal N_7246 : std_logic ;
signal FPC_119 : std_logic ;
signal N_6069 : std_logic ;
signal N_5906 : std_logic ;
signal N_7247 : std_logic ;
signal NN_101 : std_logic ;
signal FPC_121 : std_logic ;
signal N_5908 : std_logic ;
signal I_53 : std_logic ;
signal N_6071 : std_logic ;
signal N_5488 : std_logic ;
signal N_6079 : std_logic ;
signal N_7236 : std_logic ;
signal DE_INULL : std_logic ;
signal JMPL_5 : std_logic ;
signal JMPL_1_1 : std_logic ;
signal RETT_1_0 : std_logic ;
signal N_5439 : std_logic ;
signal N_5438 : std_logic ;
signal N_5430 : std_logic ;
signal N_9091 : std_logic ;
signal N_6934 : std_logic ;
signal ASI_1_SQMUXA_1 : std_logic ;
signal NN_102 : std_logic ;
signal N_43 : std_logic ;
signal N461 : std_logic ;
signal N460 : std_logic ;
signal N_7238 : std_logic ;
signal N_7637 : std_logic ;
signal N_7634 : std_logic ;
signal N_6920 : std_logic ;
signal NN_103 : std_logic ;
signal N_6062 : std_logic ;
signal FPC_112 : std_logic ;
signal RSTATE_1_SQMUXA : std_logic ;
signal PWD_0_SQMUXA_1 : std_logic ;
signal IPEND : std_logic ;
signal CWP_3_SQMUXA : std_logic ;
signal I_13 : std_logic ;
signal PWD_RNO : std_logic ;
signal N_7746 : std_logic ;
signal N_6561 : std_logic ;
signal PS_RNO : std_logic ;
signal N_7380 : std_logic ;
signal S_RNO : std_logic ;
signal N_7379 : std_logic ;
signal SU_1 : std_logic ;
signal SU2 : std_logic ;
signal N_6518 : std_logic ;
signal N_6629 : std_logic ;
signal N_6664 : std_logic ;
signal NN_104 : std_logic ;
signal N_6655 : std_logic ;
signal BRANCH_7 : std_logic ;
signal BRANCH_3_0 : std_logic ;
signal ANNUL_ALL : std_logic ;
signal RETT_1_1 : std_logic ;
signal RETT_1_2 : std_logic ;
signal TRAP_4 : std_logic ;
signal ICC_0_SQMUXA : std_logic ;
signal CWP_3_SQMUXA_0 : std_logic ;
signal ERROR_RNO : std_logic ;
signal N_7833 : std_logic ;
signal NERROR_1 : std_logic ;
signal ERROR_0_SQMUXA : std_logic ;
signal ICC_0_SQMUXA_0 : std_logic ;
signal NN_105 : std_logic ;
signal NN_106 : std_logic ;
signal XC_INULL_1_SQMUXA_150 : std_logic ;
signal TRAP_1_1 : std_logic ;
signal N_9140 : std_logic ;
signal NN_107 : std_logic ;
signal NN_108 : std_logic ;
signal N_6918 : std_logic ;
signal N_6914 : std_logic ;
signal NN_109 : std_logic ;
signal N_6869 : std_logic ;
signal N463 : std_logic ;
signal N_6061 : std_logic ;
signal N_5890 : std_logic ;
signal ET_2 : std_logic ;
signal N_6634 : std_logic ;
signal N_5674 : std_logic ;
signal N_5610 : std_logic ;
signal N_5578 : std_logic ;
signal N428 : std_logic ;
signal N_5694 : std_logic ;
signal N_5630 : std_logic ;
signal N_5598 : std_logic ;
signal N_5677 : std_logic ;
signal N_5613 : std_logic ;
signal N_5581 : std_logic ;
signal NN_110 : std_logic ;
signal N_5673 : std_logic ;
signal N_5609 : std_logic ;
signal N_5577 : std_logic ;
signal Y16 : std_logic ;
signal Y6_1_0 : std_logic ;
signal N_5446 : std_logic ;
signal N_6519 : std_logic ;
signal N_7638 : std_logic ;
signal N_7635 : std_logic ;
signal N_6889 : std_logic ;
signal N_6880 : std_logic ;
signal UN1_WCWP : std_logic ;
signal WCWP : std_logic ;
signal LOGICOUT22 : std_logic ;
signal N_6540 : std_logic ;
signal N_6572 : std_logic ;
signal N_5371 : std_logic ;
signal N_5339 : std_logic ;
signal N_5274 : std_logic ;
signal N_6686 : std_logic ;
signal N_6676 : std_logic ;
signal NCIN : std_logic ;
signal N_9135 : std_logic ;
signal N_5681 : std_logic ;
signal N_5279 : std_logic ;
signal N_5617 : std_logic ;
signal N_5585 : std_logic ;
signal N449 : std_logic ;
signal N448 : std_logic ;
signal N_5278 : std_logic ;
signal N_5695 : std_logic ;
signal N_5631 : std_logic ;
signal N_5599 : std_logic ;
signal N_6386 : std_logic ;
signal N_6450 : std_logic ;
signal N_6322 : std_logic ;
signal N_6354 : std_logic ;
signal NN_111 : std_logic ;
signal N_6548 : std_logic ;
signal N_6580 : std_logic ;
signal N_5379 : std_logic ;
signal N_5347 : std_logic ;
signal UN1_CIN_0_SQMUXA : std_logic ;
signal RETT_1_3 : std_logic ;
signal N_5370 : std_logic ;
signal N_5338 : std_logic ;
signal N_5899 : std_logic ;
signal N_5290 : std_logic ;
signal N_5689 : std_logic ;
signal N_5625 : std_logic ;
signal N_5593 : std_logic ;
signal N473 : std_logic ;
signal N472 : std_logic ;
signal N_6713 : std_logic ;
signal UN390_DBGUNIT : std_logic ;
signal N_5682 : std_logic ;
signal N_5618 : std_logic ;
signal N_5586 : std_logic ;
signal N452 : std_logic ;
signal N515 : std_logic ;
signal N455 : std_logic ;
signal N458 : std_logic ;
signal N454 : std_logic ;
signal N457 : std_logic ;
signal N451 : std_logic ;
signal LOCK_2 : std_logic ;
signal ENADDR_0_SQMUXA_1_0 : std_logic ;
signal DATA_9_SQMUXA_143 : std_logic ;
signal N_6574 : std_logic ;
signal MCASA : std_logic ;
signal N_9156 : std_logic ;
signal N_5678 : std_logic ;
signal N_5614 : std_logic ;
signal N_5291 : std_logic ;
signal N_5597 : std_logic ;
signal N_5286 : std_logic ;
signal N439 : std_logic ;
signal N440 : std_logic ;
signal N_5582 : std_logic ;
signal N431 : std_logic ;
signal N_5284 : std_logic ;
signal N_5276 : std_logic ;
signal I244_UN1_Y : std_logic ;
signal N430 : std_logic ;
signal N_5575 : std_logic ;
signal N_5607 : std_logic ;
signal N_5671 : std_logic ;
signal N_5271 : std_logic ;
signal N_5250 : std_logic ;
signal N_7253 : std_logic ;
signal N_5629 : std_logic ;
signal N_5693 : std_logic ;
signal NN_112 : std_logic ;
signal N_6074 : std_logic ;
signal FPC_124 : std_logic ;
signal N_5285 : std_logic ;
signal N_5911 : std_logic ;
signal N_6542 : std_logic ;
signal DATA_1_SQMUXA_2 : std_logic ;
signal STEP_0 : std_logic ;
signal N_7252 : std_logic ;
signal RSTATE_0_SQMUXA : std_logic ;
signal RSTATE_0_SQMUXA_0 : std_logic ;
signal N_6808 : std_logic ;
signal N_6787 : std_logic ;
signal N_5373 : std_logic ;
signal N_5341 : std_logic ;
signal FPC_116 : std_logic ;
signal N_6066 : std_logic ;
signal N_6575 : std_logic ;
signal N_6543 : std_logic ;
signal LDCHECK2_0_SQMUXA : std_logic ;
signal LDCHECK1_1_SQMUXA_1 : std_logic ;
signal LDCHECK2_0_SQMUXA_1 : std_logic ;
signal LDCHECK2_1_SQMUXA : std_logic ;
signal UN1_IMM_0_SQMUXA : std_logic ;
signal UN1_CALL_HOLD7_2 : std_logic ;
signal UN3_OP2 : std_logic ;
signal N_6809 : std_logic ;
signal N_6788 : std_logic ;
signal N_6363 : std_logic ;
signal N_5374 : std_logic ;
signal N_5342 : std_logic ;
signal N_5903 : std_logic ;
signal N_5277 : std_logic ;
signal TRAP_0_SQMUXA_6 : std_logic ;
signal TRAP_0_SQMUXA : std_logic ;
signal UN1_TRAP_0_SQMUXA_2 : std_logic ;
signal MADDRESS_74 : std_logic ;
signal TRAP_1_SQMUXA_1 : std_logic ;
signal N_6795 : std_logic ;
signal N_6816 : std_logic ;
signal N_6821 : std_logic ;
signal N_6800 : std_logic ;
signal N_6819 : std_logic ;
signal N_6798 : std_logic ;
signal N_6813 : std_logic ;
signal N_6792 : std_logic ;
signal NN_113 : std_logic ;
signal NN_114 : std_logic ;
signal NN_115 : std_logic ;
signal BRANCH_5 : std_logic ;
signal BRANCH_1_SQMUXA_0 : std_logic ;
signal I_14_1 : std_logic ;
signal UN3_REG : std_logic ;
signal I_13_0 : std_logic ;
signal N_6119 : std_logic ;
signal N_5267 : std_logic ;
signal N_6321 : std_logic ;
signal NN_116 : std_logic ;
signal N_6353 : std_logic ;
signal N_6385 : std_logic ;
signal N_6417 : std_logic ;
signal N_6915 : std_logic ;
signal N_6921 : std_logic ;
signal N_5448 : std_logic ;
signal N_5669 : std_logic ;
signal N_6213 : std_logic ;
signal N_6181 : std_logic ;
signal N_6245 : std_logic ;
signal N_6149 : std_logic ;
signal N_6437 : std_logic ;
signal N_6235 : std_logic ;
signal N_6139 : std_logic ;
signal N_6203 : std_logic ;
signal N_6267 : std_logic ;
signal N_6171 : std_logic ;
signal N_5605 : std_logic ;
signal N_5573 : std_logic ;
signal N412 : std_logic ;
signal N_5363 : std_logic ;
signal N_5331 : std_logic ;
signal N_6532 : std_logic ;
signal N_6564 : std_logic ;
signal N_6215 : std_logic ;
signal N_6407 : std_logic ;
signal N_6471 : std_logic ;
signal N_6183 : std_logic ;
signal N_6247 : std_logic ;
signal N_6151 : std_logic ;
signal MADDRESS_76 : std_logic ;
signal N_7840 : std_logic ;
signal N_7835 : std_logic ;
signal N_7839 : std_logic ;
signal N_7834 : std_logic ;
signal N_7632 : std_logic ;
signal UN2_IRL : std_logic ;
signal N_5687 : std_logic ;
signal I59_UN1_Y : std_logic ;
signal N520 : std_logic ;
signal N442 : std_logic ;
signal N_5584 : std_logic ;
signal N_5616 : std_logic ;
signal N_5680 : std_logic ;
signal N_5583 : std_logic ;
signal I129_UN1_Y : std_logic ;
signal N585 : std_logic ;
signal N593 : std_logic ;
signal N527 : std_logic ;
signal N523 : std_logic ;
signal N_5679 : std_logic ;
signal N_6225 : std_logic ;
signal N_6129 : std_logic ;
signal N_6193 : std_logic ;
signal N_6257 : std_logic ;
signal N_6161 : std_logic ;
signal MADDRESS_86 : std_logic ;
signal N_5615 : std_logic ;
signal N_6226 : std_logic ;
signal N_6130 : std_logic ;
signal N_6194 : std_logic ;
signal N_6258 : std_logic ;
signal N_6162 : std_logic ;
signal N_5623 : std_logic ;
signal N_5591 : std_logic ;
signal N521 : std_logic ;
signal I63_UN1_Y : std_logic ;
signal N514 : std_logic ;
signal I117_UN1_Y : std_logic ;
signal I121_UN1_Y : std_logic ;
signal FPC_108 : std_logic ;
signal I_14_0 : std_logic ;
signal N_5895 : std_logic ;
signal BRANCH_2_1 : std_logic ;
signal BRANCH_6_0 : std_logic ;
signal BRANCH_7_0 : std_logic ;
signal BRANCH_8_0 : std_logic ;
signal BRANCH_4_0 : std_logic ;
signal N_5467 : std_logic ;
signal N_5470 : std_logic ;
signal NN_117 : std_logic ;
signal N_5468 : std_logic ;
signal N_5469 : std_logic ;
signal NN_118 : std_logic ;
signal NN_119 : std_logic ;
signal N_5465 : std_logic ;
signal N_5466 : std_logic ;
signal N_6660 : std_logic ;
signal NN_120 : std_logic ;
signal N_6651 : std_logic ;
signal IRL_70 : std_logic ;
signal N_6057 : std_logic ;
signal FPC_107 : std_logic ;
signal N_5894 : std_logic ;
signal N511 : std_logic ;
signal N_6369 : std_logic ;
signal MADDRESS_92 : std_logic ;
signal N_6442 : std_logic ;
signal N_6474 : std_logic ;
signal N_6240 : std_logic ;
signal N_6208 : std_logic ;
signal N_6272 : std_logic ;
signal N_6176 : std_logic ;
signal N_6815 : std_logic ;
signal N_6794 : std_logic ;
signal N_6879 : std_logic ;
signal N_6888 : std_logic ;
signal ET_0_SQMUXA_1 : std_logic ;
signal S_0_SQMUXA : std_logic ;
signal N_6635 : std_logic ;
signal ESU : std_logic ;
signal N_6535 : std_logic ;
signal N_6567 : std_logic ;
signal N_5366 : std_logic ;
signal N_5576 : std_logic ;
signal N_5608 : std_logic ;
signal N_5672 : std_logic ;
signal N_5574 : std_logic ;
signal N_5606 : std_logic ;
signal N_5670 : std_logic ;
signal BRANCH_2_2 : std_logic ;
signal BRANCH_6_1 : std_logic ;
signal BRANCH_7_1 : std_logic ;
signal BRANCH_8_1 : std_logic ;
signal BRANCH_4_1 : std_logic ;
signal BRANCH_3_1 : std_logic ;
signal N_5474 : std_logic ;
signal N_5477 : std_logic ;
signal N_5475 : std_logic ;
signal N_5476 : std_logic ;
signal N_5472 : std_logic ;
signal N_5473 : std_logic ;
signal N_6436 : std_logic ;
signal N530 : std_logic ;
signal N434 : std_logic ;
signal N_6425 : std_logic ;
signal N_6393 : std_logic ;
signal N_6457 : std_logic ;
signal N_6361 : std_logic ;
signal MADDRESS_84 : std_logic ;
signal N524 : std_logic ;
signal N_6881 : std_logic ;
signal N_6890 : std_logic ;
signal I_14 : std_logic ;
signal N_5796 : std_logic ;
signal N_9085_I : std_logic ;
signal N_9084_I : std_logic ;
signal N_6630 : std_logic ;
signal VWCWP : std_logic ;
signal UN27_OP : std_logic ;
signal N_6876 : std_logic ;
signal N_6873 : std_logic ;
signal N_6874 : std_logic ;
signal N_6875 : std_logic ;
signal N_6871 : std_logic ;
signal N_6872 : std_logic ;
signal N_6443 : std_logic ;
signal N_6475 : std_logic ;
signal N_6379 : std_logic ;
signal MADDRESS_102 : std_logic ;
signal READ : std_logic ;
signal N_5032 : std_logic ;
signal N_6933 : std_logic ;
signal NN_121 : std_logic ;
signal SU_2 : std_logic ;
signal RETT_4 : std_logic ;
signal N_7836 : std_logic ;
signal N_6935 : std_logic ;
signal NN_122 : std_logic ;
signal N_6936 : std_logic ;
signal NN_123 : std_logic ;
signal N_6937 : std_logic ;
signal NN_124 : std_logic ;
signal NN_125 : std_logic ;
signal MEXC_1_SQMUXA : std_logic ;
signal PV_9 : std_logic ;
signal BPIMISS : std_logic ;
signal BPIMISS_0 : std_logic ;
signal UN6_EXBPMISS : std_logic ;
signal CTRL_PV : std_logic ;
signal N_9266 : std_logic ;
signal N_9297 : std_logic ;
signal PCHELD : std_logic ;
signal BPIMISS_1 : std_logic ;
signal WOVF_EXC_0_SQMUXA_1 : std_logic ;
signal WOVF_EXC_1_SQMUXA : std_logic ;
signal LD_6 : std_logic ;
signal ENADDR_0_SQMUXA_3 : std_logic ;
signal NN_126 : std_logic ;
signal TT_1_SQMUXA_1_1 : std_logic ;
signal N_6923 : std_logic ;
signal NN_127 : std_logic ;
signal NULLIFY2_0_SQMUXA_137 : std_logic ;
signal UN17_FP_DISABLED : std_logic ;
signal TRAP_5 : std_logic ;
signal DE_RADDR1_0_SQMUXA : std_logic ;
signal RFE2 : std_logic ;
signal RFE_1_I_M : std_logic ;
signal DE_RADDR1_1_SQMUXA : std_logic ;
signal RFE1 : std_logic ;
signal RFE_I_M : std_logic ;
signal N_7255 : std_logic ;
signal NOBPMISS_146 : std_logic ;
signal NOBP : std_logic ;
signal BP_1_1 : std_logic ;
signal I189_UN1_Y : std_logic ;
signal N600 : std_logic ;
signal I133_UN1_Y : std_logic ;
signal N531 : std_logic ;
signal N_5896 : std_logic ;
signal FPC_109 : std_logic ;
signal N_6059 : std_logic ;
signal N_5367 : std_logic ;
signal N_5335 : std_logic ;
signal N597 : std_logic ;
signal N535 : std_logic ;
signal I197_UN1_Y : std_logic ;
signal N539 : std_logic ;
signal N_5910 : std_logic ;
signal FPC_123 : std_logic ;
signal NN_128 : std_logic ;
signal I_59 : std_logic ;
signal N_6073 : std_logic ;
signal N_5381 : std_logic ;
signal N_5349 : std_logic ;
signal N_5683 : std_logic ;
signal N_5907 : std_logic ;
signal FPC_120 : std_logic ;
signal NN_129 : std_logic ;
signal N_6070 : std_logic ;
signal N_5587 : std_logic ;
signal N_5619 : std_logic ;
signal N525 : std_logic ;
signal N583 : std_logic ;
signal N_7244 : std_logic ;
signal N_5892 : std_logic ;
signal FPC_105 : std_logic ;
signal UN1_WRITE_REG31 : std_logic ;
signal WREG_1_8 : std_logic ;
signal WRITE_REG : std_logic ;
signal UN387_DBGUNIT : std_logic ;
signal N_7233 : std_logic ;
signal N_6055 : std_logic ;
signal N_7242 : std_logic ;
signal N_7234 : std_logic ;
signal N_7258 : std_logic ;
signal N_6239 : std_logic ;
signal N_6207 : std_logic ;
signal N_6271 : std_logic ;
signal N_6175 : std_logic ;
signal N_7251 : std_logic ;
signal N_7243 : std_logic ;
signal N_6557 : std_logic ;
signal N_6589 : std_logic ;
signal N_5388 : std_logic ;
signal N_5356 : std_logic ;
signal N_5909 : std_logic ;
signal FPC_122 : std_logic ;
signal NN_130 : std_logic ;
signal N_6072 : std_logic ;
signal N_5580 : std_logic ;
signal N_5676 : std_logic ;
signal I_74 : std_logic ;
signal N_6077 : std_logic ;
signal N_6820 : std_logic ;
signal N_6799 : std_logic ;
signal N_5612 : std_logic ;
signal WERR_0 : std_logic ;
signal CIN : std_logic ;
signal N_4977 : std_logic ;
signal N407 : std_logic ;
signal N_5571 : std_logic ;
signal N_5603 : std_logic ;
signal N_5667 : std_logic ;
signal N_5572 : std_logic ;
signal N_5668 : std_logic ;
signal N_5604 : std_logic ;
signal N543 : std_logic ;
signal N604 : std_logic ;
signal I250_UN1_Y : std_logic ;
signal N546 : std_logic ;
signal I149_UN1_Y : std_logic ;
signal I206_UN1_Y : std_logic ;
signal I201_UN1_Y : std_logic ;
signal I193_UN1_Y : std_logic ;
signal N_6336 : std_logic ;
signal NN_131 : std_logic ;
signal N_6368 : std_logic ;
signal MADDRESS_91 : std_logic ;
signal N_6400 : std_logic ;
signal N_6432 : std_logic ;
signal ALUADD : std_logic ;
signal N_5282 : std_logic ;
signal N_5588 : std_logic ;
signal I51_UN1_Y : std_logic ;
signal N_5684 : std_logic ;
signal N_6441 : std_logic ;
signal N_6473 : std_logic ;
signal N_6377 : std_logic ;
signal MADDRESS_100 : std_logic ;
signal N_5620 : std_logic ;
signal ICC_CHECK7_1 : std_logic ;
signal UN5_OP : std_logic ;
signal NN_132 : std_logic ;
signal N_6662 : std_logic ;
signal N_6653 : std_logic ;
signal N_6657 : std_logic ;
signal NN_133 : std_logic ;
signal N_6648 : std_logic ;
signal N_6806 : std_logic ;
signal N_6785 : std_logic ;
signal N_6658 : std_logic ;
signal NN_134 : std_logic ;
signal N_6649 : std_logic ;
signal N_6807 : std_logic ;
signal N_6786 : std_logic ;
signal N469 : std_logic ;
signal N_5592 : std_logic ;
signal N470 : std_logic ;
signal N_5624 : std_logic ;
signal N_5688 : std_logic ;
signal N_5281 : std_logic ;
signal N_6133 : std_logic ;
signal N_6431 : std_logic ;
signal N_6547 : std_logic ;
signal N_6579 : std_logic ;
signal N_6463 : std_logic ;
signal N_6335 : std_logic ;
signal NN_135 : std_logic ;
signal FPC_115 : std_logic ;
signal N_5902 : std_logic ;
signal N_6063 : std_logic ;
signal N_6065 : std_logic ;
signal ALUSEL12 : std_logic ;
signal N_5596 : std_logic ;
signal N_6650 : std_logic ;
signal NN_136 : std_logic ;
signal N_6659 : std_logic ;
signal N_5692 : std_logic ;
signal N_6216 : std_logic ;
signal N_6184 : std_logic ;
signal N_6248 : std_logic ;
signal N_6152 : std_logic ;
signal MADDRESS_77 : std_logic ;
signal N_5628 : std_logic ;
signal NN_137 : std_logic ;
signal N_6217 : std_logic ;
signal N_6121 : std_logic ;
signal N_6185 : std_logic ;
signal N_6249 : std_logic ;
signal N_6153 : std_logic ;
signal N504 : std_logic ;
signal N532 : std_logic ;
signal N427 : std_logic ;
signal N540 : std_logic ;
signal N598 : std_logic ;
signal N536 : std_logic ;
signal N533 : std_logic ;
signal N664 : std_logic ;
signal I247_UN1_Y : std_logic ;
signal N529 : std_logic ;
signal N528 : std_logic ;
signal I109_UN1_Y : std_logic ;
signal N507 : std_logic ;
signal N610 : std_logic ;
signal I243_UN1_Y : std_logic ;
signal N599 : std_logic ;
signal N537 : std_logic ;
signal N582 : std_logic ;
signal N541 : std_logic ;
signal N506 : std_logic ;
signal N503 : std_logic ;
signal N479 : std_logic ;
signal UN1_ADDOUT_140 : std_logic ;
signal N_6160 : std_logic ;
signal N_6192 : std_logic ;
signal N_6128 : std_logic ;
signal N_6256 : std_logic ;
signal N_6224 : std_logic ;
signal N_6164 : std_logic ;
signal N_6196 : std_logic ;
signal N_6132 : std_logic ;
signal N_6260 : std_logic ;
signal N_6228 : std_logic ;
signal SHLEFT : std_logic ;
signal N_6200 : std_logic ;
signal N_6136 : std_logic ;
signal N_6264 : std_logic ;
signal N_6232 : std_logic ;
signal N_6355 : std_logic ;
signal MADDRESS_78 : std_logic ;
signal N_6370 : std_logic ;
signal MADDRESS_93 : std_logic ;
signal N_6387 : std_logic ;
signal N_6402 : std_logic ;
signal N_6466 : std_logic ;
signal N_6434 : std_logic ;
signal N_6147 : std_logic ;
signal N_6179 : std_logic ;
signal N_6243 : std_logic ;
signal N_6211 : std_logic ;
signal N_6204 : std_logic ;
signal N_6140 : std_logic ;
signal N_6268 : std_logic ;
signal N_6236 : std_logic ;
signal N_6082 : std_logic ;
signal N_6376 : std_logic ;
signal MADDRESS_99 : std_logic ;
signal N_6408 : std_logic ;
signal N_6358 : std_logic ;
signal N_6390 : std_logic ;
signal N_6357 : std_logic ;
signal N_6389 : std_logic ;
signal N_6453 : std_logic ;
signal N_6421 : std_logic ;
signal N_6156 : std_logic ;
signal MADDRESS_81 : std_logic ;
signal N_6188 : std_logic ;
signal N_6252 : std_logic ;
signal N_6155 : std_logic ;
signal MADDRESS_80 : std_logic ;
signal N_6187 : std_logic ;
signal N_6251 : std_logic ;
signal N_6219 : std_logic ;
signal N_6364 : std_logic ;
signal MADDRESS_87 : std_logic ;
signal N_6366 : std_logic ;
signal MADDRESS_89 : std_logic ;
signal N_6373 : std_logic ;
signal MADDRESS_96 : std_logic ;
signal N_6395 : std_logic ;
signal N_6396 : std_logic ;
signal N_6398 : std_logic ;
signal N_6405 : std_logic ;
signal N_6469 : std_logic ;
signal N_6157 : std_logic ;
signal N_6189 : std_logic ;
signal N_6253 : std_logic ;
signal N_6221 : std_logic ;
signal N_6173 : std_logic ;
signal MADDRESS_98 : std_logic ;
signal N_6205 : std_logic ;
signal N_6141 : std_logic ;
signal N_6269 : std_logic ;
signal N_6237 : std_logic ;
signal N_6378 : std_logic ;
signal MADDRESS_101 : std_logic ;
signal N_6410 : std_logic ;
signal N_6359 : std_logic ;
signal MADDRESS_82 : std_logic ;
signal N_6362 : std_logic ;
signal MADDRESS_85 : std_logic ;
signal N_6391 : std_logic ;
signal N_6394 : std_logic ;
signal N_6455 : std_logic ;
signal N_6423 : std_logic ;
signal N_6456 : std_logic ;
signal N_6458 : std_logic ;
signal N_6426 : std_logic ;
signal N_6392 : std_logic ;
signal N_6371 : std_logic ;
signal N_6403 : std_logic ;
signal N_6467 : std_logic ;
signal N_6365 : std_logic ;
signal N_6397 : std_logic ;
signal N_6461 : std_logic ;
signal N_6429 : std_logic ;
signal N_6454 : std_logic ;
signal N_6401 : std_logic ;
signal N_6337 : std_logic ;
signal N_6465 : std_logic ;
signal N_6158 : std_logic ;
signal N_6190 : std_logic ;
signal N_6254 : std_logic ;
signal N_6222 : std_logic ;
signal N_6163 : std_logic ;
signal MADDRESS_88 : std_logic ;
signal N_6195 : std_logic ;
signal N_6259 : std_logic ;
signal N_6227 : std_logic ;
signal N_6328 : std_logic ;
signal NN_138 : std_logic ;
signal N_6360 : std_logic ;
signal MADDRESS_83 : std_logic ;
signal N_6170 : std_logic ;
signal N_6202 : std_logic ;
signal N_6266 : std_logic ;
signal N_6234 : std_logic ;
signal N_6470 : std_logic ;
signal N_6438 : std_logic ;
signal N_6165 : std_logic ;
signal N_6197 : std_logic ;
signal N_6261 : std_logic ;
signal N_6229 : std_logic ;
signal N_6169 : std_logic ;
signal MADDRESS_94 : std_logic ;
signal N_6201 : std_logic ;
signal N_6265 : std_logic ;
signal N_6233 : std_logic ;
signal N_5690 : std_logic ;
signal N_5626 : std_logic ;
signal N_5594 : std_logic ;
signal N476 : std_logic ;
signal N475 : std_logic ;
signal I41_UN1_Y : std_logic ;
signal N509 : std_logic ;
signal N505 : std_logic ;
signal N508 : std_logic ;
signal N_5602 : std_logic ;
signal N_5570 : std_logic ;
signal N404 : std_logic ;
signal N409 : std_logic ;
signal N606 : std_logic ;
signal N398_0 : std_logic ;
signal N397 : std_logic ;
signal N401 : std_logic ;
signal N400 : std_logic ;
signal N_6449 : std_logic ;
signal N577 : std_logic ;
signal I173_UN1_Y : std_logic ;
signal I113_UN1_Y : std_logic ;
signal N_6058 : std_logic ;
signal N_5595 : std_logic ;
signal N_5627 : std_logic ;
signal N_5691 : std_logic ;
signal NN_139 : std_logic ;
signal N_6404 : std_logic ;
signal N_6372 : std_logic ;
signal N_6468 : std_logic ;
signal MADDRESS_95 : std_logic ;
signal N_6411 : std_logic ;
signal N_6347 : std_logic ;
signal NN_140 : std_logic ;
signal N_5666 : std_logic ;
signal N591 : std_logic ;
signal I187_UN1_Y : std_logic ;
signal N590 : std_logic ;
signal I91_UN1_Y : std_logic ;
signal N550 : std_logic ;
signal I152_UN1_Y : std_logic ;
signal N551 : std_logic ;
signal I203_UN1_Y : std_logic ;
signal N544 : std_logic ;
signal N545 : std_logic ;
signal I87_UN1_Y : std_logic ;
signal N607 : std_logic ;
signal N_6464 : std_logic ;
signal N_6409 : std_logic ;
signal N_6345 : std_logic ;
signal NN_141 : std_logic ;
signal N_6399 : std_logic ;
signal N_6367 : std_logic ;
signal MADDRESS_90 : std_logic ;
signal EENADDR_136 : std_logic ;
signal FBRANCH_155 : std_logic ;
signal RBRANCH_156 : std_logic ;
signal MEXC_1 : std_logic ;
signal WY_2 : std_logic ;
signal TSTOP_139 : std_logic ;
signal STEP_1 : std_logic ;
signal ERRORN_I_154 : std_logic ;
signal NN_142 : std_logic ;
signal NN_143 : std_logic ;
signal NN_144 : std_logic ;
signal NN_145 : std_logic ;
signal NN_146 : std_logic ;
signal NN_147 : std_logic ;
signal NN_148 : std_logic ;
signal NN_149 : std_logic ;
signal NN_164 : std_logic ;
signal NN_165 : std_logic ;
signal NN_150 : std_logic ;
signal WDATA_38 : std_logic ;
signal WDATA_39 : std_logic ;
signal WDATA_40 : std_logic ;
signal WDATA_41 : std_logic ;
signal WDATA_42 : std_logic ;
signal WDATA_43 : std_logic ;
signal WDATA_44 : std_logic ;
signal WDATA_45 : std_logic ;
signal WDATA_46 : std_logic ;
signal WDATA_47 : std_logic ;
signal WDATA_48 : std_logic ;
signal WDATA_49 : std_logic ;
signal WDATA_50 : std_logic ;
signal WDATA_51 : std_logic ;
signal WDATA_52 : std_logic ;
signal WDATA_53 : std_logic ;
signal WDATA_54 : std_logic ;
signal WDATA_55 : std_logic ;
signal WDATA_56 : std_logic ;
signal WDATA_57 : std_logic ;
signal WDATA_58 : std_logic ;
signal WDATA_59 : std_logic ;
signal WDATA_60 : std_logic ;
signal WDATA_61 : std_logic ;
signal WDATA_62 : std_logic ;
signal WDATA_63 : std_logic ;
signal WDATA_64 : std_logic ;
signal WDATA_65 : std_logic ;
signal WDATA_66 : std_logic ;
signal WDATA_67 : std_logic ;
signal WDATA_68 : std_logic ;
signal N_5700 : std_logic ;
signal N_5699 : std_logic ;
signal N_5698 : std_logic ;
signal N_5697 : std_logic ;
signal N_5696 : std_logic ;
signal N_5695_0 : std_logic ;
signal N_5694_0 : std_logic ;
signal N_5693_0 : std_logic ;
signal N_5692_0 : std_logic ;
signal N_5691_0 : std_logic ;
signal N_5690_0 : std_logic ;
signal N_5689_0 : std_logic ;
signal N_5688_0 : std_logic ;
signal N_5687_0 : std_logic ;
signal N_5686 : std_logic ;
signal N_5685 : std_logic ;
signal N_5684_0 : std_logic ;
signal N_5683_0 : std_logic ;
signal N_5682_0 : std_logic ;
signal N_5681_0 : std_logic ;
signal N_5680_0 : std_logic ;
signal N_5679_0 : std_logic ;
signal N_5678_0 : std_logic ;
signal N_5677_0 : std_logic ;
signal N_5676_0 : std_logic ;
signal N_5675 : std_logic ;
signal N_5674_0 : std_logic ;
signal N_5673_0 : std_logic ;
signal N_5672_0 : std_logic ;
signal N_5671_0 : std_logic ;
signal N_5670_0 : std_logic ;
signal N_5669_0 : std_logic ;
signal N_5668_0 : std_logic ;
signal N_5667_0 : std_logic ;
signal N_5666_0 : std_logic ;
signal N_5665 : std_logic ;
signal N_5664 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_4 : std_logic ;
signal N_5 : std_logic ;
signal N_6_0 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_9_1 : std_logic ;
signal N_10 : std_logic ;
signal N_11 : std_logic ;
signal N_12 : std_logic ;
signal N_13 : std_logic ;
signal N_14_0 : std_logic ;
signal N_15_0 : std_logic ;
signal N_16 : std_logic ;
signal N_17 : std_logic ;
signal N_18_0 : std_logic ;
signal N_20 : std_logic ;
signal N_21 : std_logic ;
signal N_23 : std_logic ;
signal N_24 : std_logic ;
signal N_25 : std_logic ;
signal N_26 : std_logic ;
signal N_28 : std_logic ;
signal NN_151 : std_logic ;
signal NN_152 : std_logic ;
begin
\R.A.CTRL.INST_0[24]_REG_Z7976\: DFN1E1 port map (
Q => INST_0(24),
CLK => ramclk_c,
D => INST_0_0(24),
E => holdn);
\R.D.INST_0_0_0[20]_REG_Z7978\: DFN1 port map (
Q => INST_0_0(20),
CLK => ramclk_c,
D => INST_0_0_0_RNI2E7IV3(20));
\R.D.INST_0_1_0[21]_REG_Z7980\: DFN1 port map (
Q => INST_0_1(21),
CLK => ramclk_c,
D => INST_0_0_0_RNI5H7IV3(21));
\R.D.INST_0_0_0[21]_REG_Z7982\: DFN1 port map (
Q => INST_0_0(21),
CLK => ramclk_c,
D => INST_0_0_0_RNI5H7IV3(21));
\R.X.RSTATE_0[1]_REG_Z7984\: DFN1E1 port map (
Q => RSTATE_0(1),
CLK => ramclk_c,
D => RSTATE_1(1),
E => holdn);
\R.E.ALUOP_0[0]_REG_Z7986\: DFN1E1 port map (
Q => ALUOP_0(0),
CLK => ramclk_c,
D => ALUOP(0),
E => holdn);
\R.E.ALUOP_0[2]_REG_Z7988\: DFN1E1 port map (
Q => ALUOP_0(2),
CLK => ramclk_c,
D => ALUOP(2),
E => holdn);
\R.A.RSEL2_0[0]_REG_Z7990\: DFN1E1 port map (
Q => RSEL2_0(0),
CLK => ramclk_c,
D => N_6046,
E => holdn);
\R.A.RSEL2_1[1]_REG_Z7992\: DFN1E1 port map (
Q => RSEL2_1(1),
CLK => ramclk_c,
D => N_6048,
E => holdn);
\R.A.RSEL2_0[1]_REG_Z7994\: DFN1E1 port map (
Q => RSEL2_0(1),
CLK => ramclk_c,
D => N_6048,
E => holdn);
\R.X.NPC_0[0]_REG_Z7996\: DFN1E1 port map (
Q => NPC_0(0),
CLK => ramclk_c,
D => N_6711,
E => N_9263);
\R.A.RSEL1_0[0]_REG_Z7998\: DFN1E1 port map (
Q => RSEL1_0(0),
CLK => ramclk_c,
D => OSEL(0),
E => holdn);
\R.A.RSEL1_1[1]_REG_Z8000\: DFN1E1 port map (
Q => RSEL1_1(1),
CLK => ramclk_c,
D => N_6040,
E => holdn);
\R.A.RSEL1_0[1]_REG_Z8002\: DFN1E1 port map (
Q => RSEL1_0(1),
CLK => ramclk_c,
D => N_6040,
E => holdn);
\R.D.INST_0_0_0[19]_REG_Z8004\: DFN1 port map (
Q => INST_0_0(19),
CLK => ramclk_c,
D => INST_0_0_0_RNIQ35IV3(19));
\R.D.INST_0_0_0[30]_REG_Z8006\: DFN1 port map (
Q => INST_0_0(30),
CLK => ramclk_c,
D => INST_0_0_0_RNI60DGV3(30));
\R.E.LDBP2_0_REG_Z8008\: DFN1E1 port map (
Q => LDBP2_0,
CLK => ramclk_c,
D => LDBP2,
E => holdn);
\R.E.INVOP2_0_REG_Z8010\: DFN1E1 port map (
Q => INVOP2_0,
CLK => ramclk_c,
D => INVOP2,
E => holdn);
\R.E.LDBP1_0_REG_Z8012\: DFN1E1 port map (
Q => LDBP1_0,
CLK => ramclk_c,
D => LDBP,
E => holdn);
\R.M.CTRL.WY_RNIM6V8\: NOR2A port map (
Y => Y08_0,
A => WY,
B => WY_0);
\R.M.CTRL.WY_RNIGIMA_0\: NOR3A port map (
Y => WY_1_0,
A => WY_1,
B => WY,
C => WY_0);
\R.M.CTRL.WY_RNIGIMA_2\: NOR3 port map (
Y => WY_1_0_0,
A => WY_1,
B => WY,
C => WY_0);
\R.E.SARI_RNIBILG\: MX2 port map (
Y => EX_SARI_1_1_0,
A => SARI,
B => EX_SARI_1,
S => LDBP1_0);
\R.D.INST_0_0_0[12]_REG_Z8018\: DFN1 port map (
Q => INST_0_0(12),
CLK => ramclk_c,
D => INST_0_0_0_RNI2EPM14(12));
\R.E.JMPL_RNICI2B_1\: NOR2A port map (
Y => ALURESULT_0_SQMUXA_0,
A => N_67_1,
B => JMPL);
\R.X.NPC_RNIOO311_1[1]\: NOR2B port map (
Y => ADDR_1_SQMUXA_0_0,
A => ADDR_1_SQMUXA_0,
B => ADDR_2_SQMUXA_2);
\R.X.NPC_RNIOO311[1]\: NOR2B port map (
Y => ADDR_2_SQMUXA_0_0,
A => ADDR_2_SQMUXA_0,
B => ADDR_2_SQMUXA_2);
\R.E.ALUOP_RNI6R7E1[0]\: NOR2B port map (
Y => ALURESULT_7_SQMUXA_0_0,
A => ALURESULT_7_SQMUXA_0,
B => LOGICOUT21_1);
\R.E.ALUOP_RNILL0F1[0]\: NOR2B port map (
Y => ALURESULT_8_SQMUXA_0,
A => N_101,
B => ALURESULT_9_SQMUXA_1);
\R.A.CTRL.INST_RNIDP2P2_0[30]\: NOR2B port map (
Y => AOP1_1_SQMUXA_0,
A => ALUSEL4,
B => FP_DISABLED14);
\R.E.CTRL.INST_RNI3UQ12_0[14]\: NOR3B port map (
Y => ALURESULT_10_SQMUXA_0,
A => ALURESULT_9_SQMUXA_1,
B => LOGICOUT20,
C => MISCOUT73);
\R.X.NPC_RNI7PIB1[2]\: NOR2B port map (
Y => ADDR_3_SQMUXA_0,
A => UN1_DBGUNIT_1,
B => ANNUL_ALL12);
\R.E.SHLEFT_1_REG_Z8028\: DFN1E1 port map (
Q => SHLEFT_1,
CLK => ramclk_c,
D => SHCNT_1_SQMUXA,
E => holdn);
\R.E.SHLEFT_0_REG_Z8030\: DFN1E1 port map (
Q => SHLEFT_0,
CLK => ramclk_c,
D => SHCNT_1_SQMUXA,
E => holdn);
\R.E.CTRL.INST_RNI1IBM2[21]\: NOR3C port map (
Y => ALURESULT_12_SQMUXA_0,
A => ALURESULT_12_SQMUXA_2,
B => ALURESULT_12_SQMUXA_1,
C => ALURESULT_12_SQMUXA_5);
\R.E.JMPL_RNI6R7E1\: OR2 port map (
Y => JMPL_0,
A => MISCOUT_11_SQMUXA,
B => JMPL);
\R.M.DCI.ENADDR_RNI1CD05_0\: NOR2B port map (
Y => MRESULT2_1_SQMUXA_0_0,
A => MRESULT2_1_SQMUXA_0,
B => MRESULT2_1_SQMUXA_2);
\R.X.CTRL.WREG_RNIBEQJ7\: NOR3C port map (
Y => BPDATA6_0_0,
A => BPDATA6_7,
B => BPDATA6_6,
C => BPDATA6_10);
\R.E.ALUOP_RNIJN8D1[0]\: NOR2A port map (
Y => EDATA_3_SQMUXA_0,
A => UN1_LOGICOUT21,
B => UN8_CASAEN);
DATA_3_SQMUXA_1_0_0_Z8036: NOR3C port map (
Y => DATA_3_SQMUXA_1_0_0,
A => DATA_9_SQMUXA_1_0,
B => DATA_3_SQMUXA_1_0,
C => UN498_DBGUNIT);
DATA_5_SQMUXA_1_0_Z8037: NOR2B port map (
Y => DATA_5_SQMUXA_1_0,
A => DATA_5_SQMUXA,
B => UN498_DBGUNIT);
\R.X.RSTATE_RNI4PVV1_0[1]\: NOR2 port map (
Y => MRESULT2_2_SQMUXA_1_0,
A => DSUEN_0_SQMUXA,
B => UN8_CASAEN);
\R.E.JMPL_RNIO5781\: NOR3B port map (
Y => ALURESULT_1_SQMUXA_0,
A => ALURESULT_2_SQMUXA_1_0,
B => EX_SHCNT_1(0),
C => JMPL);
\R.X.RSTATE_RNI57TC6_0[1]\: NOR2B port map (
Y => NPC_1_SQMUXA_1_0,
A => NPC_1_SQMUXA,
B => ANNUL_ALL13_160);
\R.E.JMPL_RNIO5781_1\: NOR3A port map (
Y => ALURESULT_2_SQMUXA_0,
A => ALURESULT_2_SQMUXA_1_0,
B => JMPL,
C => EX_SHCNT_1(0));
\R.A.CTRL.INST_RNIRAT7B[30]\: NOR2 port map (
Y => UN1_AOP2_1_SQMUXA_0,
A => AOP2_1_SQMUXA,
B => CIN_0_SQMUXA);
\R.E.CTRL.INST_RNIPHRK1[22]\: NOR2B port map (
Y => JUMP_0,
A => JUMP_2,
B => JUMP_1);
\R.X.RSTATE_0_RNI896D82[1]\: OR2 port map (
Y => UN1_INTACK6_2_0_0,
A => UN1_INTACK6_2_0,
B => ADDR_1_SQMUXA_1);
\R.X.CTRL.WY_RNIBQM132\: NOR2B port map (
Y => Y_1_SQMUXA_0,
A => WY_1,
B => ICNT_1_2);
\R.X.RSTATE_0_RNIM7VEA2[1]\: OR2 port map (
Y => UN1_INTACK6_3_0_0,
A => UN1_INTACK6_3_0,
B => Y_0_SQMUXA);
\R.X.RSTATE_0_RNINRQG02[1]\: NOR2B port map (
Y => UN6_XC_EXCEPTION_0,
A => XC_EXCEPTION_1,
B => rst);
\R.X.RSTATE_0_RNI2NVTJ5[1]\: NOR3B port map (
Y => UN3_DE_HOLD_PC_0,
A => rst,
B => HOLD_PC_159,
C => XC_EXCEPTION_1);
\R.X.RSTATE_0_RNIRD8D86[1]\: NOR3A port map (
Y => UN1_DE_HOLD_PC_1_0_0,
A => UN1_DE_HOLD_PC_1_0,
B => XC_EXCEPTION_1,
C => HOLD_PC_159);
\R.X.RSTATE_0_RNIK8HPR7[1]\: NOR3C port map (
Y => UN2_RSTN_5_0_0,
A => UN2_RSTN_5_2,
B => UN2_RSTN_5_0,
C => UN2_RSTN_5_3);
\R.E.SHCNT_RNIEL4T[1]\: MX2 port map (
Y => EX_SHCNT_1_0(1),
A => SHCNT(1),
B => N_5251,
S => LDBP2_0);
\R.E.SHCNT_RNIGN4T[2]\: MX2 port map (
Y => EX_SHCNT_1_0(2),
A => SHCNT(2),
B => N_5252,
S => LDBP2_0);
\R.E.SHCNT_RNIIP4T[3]\: MX2 port map (
Y => EX_SHCNT_1_0(3),
A => SHCNT(3),
B => N_5253,
S => LDBP2_0);
\R.E.SHCNT_RNIKR4T[4]\: MX2 port map (
Y => EX_SHCNT_1_0(4),
A => SHCNT(4),
B => N_5254,
S => LDBP2_0);
\R.A.BP_RNI05DQI\: NOR2 port map (
Y => PC_5_SN_N_4_MUX_0,
A => RA_BPMISS_1,
B => EX_BPMISS_1);
\R.X.RSTATE_0_RNIK8HPR7_0[1]\: NOR3C port map (
Y => UN1_DE_BRANCH_1_0_0,
A => UN2_RSTN_5_2,
B => UN1_DE_BRANCH_1_0,
C => UN2_RSTN_5_3);
\R.A.CTRL.INST_RNIO8F0L_0[30]\: NOR2A port map (
Y => AOP2_2_SQMUXA_0,
A => AOP1_1_SQMUXA_0,
B => Y(0));
\R.E.MULSTEP_RNI542E\: OR2B port map (
Y => N_57_0,
A => MULSTEP,
B => WY_0);
\R.E.ALUOP_0_RNIC17O[2]\: NOR2A port map (
Y => N_9325_0,
A => ALUOP_0(2),
B => ALUOP(1));
\R.E.JMPL_RNICI2B\: OR2A port map (
Y => N_9_0,
A => ALURESULT14,
B => JMPL);
\R.X.RSTATE_RNI57TC6[1]\: NOR2B port map (
Y => Y_1_SQMUXA_2_0,
A => Y_1_SQMUXA,
B => ANNUL_ALL13_160);
NPC_1_SQMUXA_1_0_RNIOHT56_0: AOI1B port map (
Y => TBA_1_SN_N_3_0,
A => TBA_1_SQMUXA_0,
B => WIM_1_SQMUXA_1,
C => rst);
\R.E.MULSTEP_RNI542E_1\: NOR2A port map (
Y => Y14_0,
A => WY_0,
B => MULSTEP);
\R.A.CTRL.INST_RNIPDAM_0[30]\: NOR2A port map (
Y => FP_DISABLED14_0,
A => INST(31),
B => INST(30));
\R.X.RSTATE_0_RNI17OKR6[1]\: NOR2A port map (
Y => PC4_0_0,
A => PC4_2,
B => HOLD_PC_159);
NPC_1_SQMUXA_1_0_1_RNIS0N47: NOR2B port map (
Y => XC_TRAP_ADDRESS_2_SQMUXA_0,
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => PC_1_SQMUXA);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIG2MSJ3_1\: NOR2A port map (
Y => N_9266_0,
A => holdn,
B => HOLD_PC_159);
\R.E.BP_RNIL1O68_0\: NOR2A port map (
Y => EX_BPMISS_1_0_0,
A => EX_BPMISS_1_0,
B => BRANCH);
\R.A.BP_RNIB3LJA_0\: NOR2A port map (
Y => RA_BPMISS_1_0,
A => RA_BPMISS_1_1,
B => BRANCH_0);
\R.M.CTRL.LD_RNI407L7\: OR2 port map (
Y => LD_0,
A => LD,
B => dco_i_3(132));
\R.X.MEXC_1_SQMUXA_0\: NOR2 port map (
Y => MEXC_1_SQMUXA_0,
A => dco_i_3(132),
B => holdn);
\R.X.RSTATE_0_RNI329022[1]\: AO1D port map (
Y => XC_RESULT_SN_N_6_0,
A => ANNUL_ALL4,
B => RSTATE(0),
C => RSTATE_0(1));
\R.X.CTRL.LD_RNI2RF2\: NOR2A port map (
Y => LD_0_0,
A => LD_1,
B => ANNUL);
DATA_0_SQMUXA_0_0_Z8074: NOR2B port map (
Y => DATA_0_SQMUXA_0_0,
A => DATA_0_SQMUXA_0,
B => UN491_DBGUNIT);
DATA_1_SQMUXA_0_0_Z8075: NOR2B port map (
Y => DATA_1_SQMUXA_0_0,
A => DATA_1_SQMUXA_0,
B => UN491_DBGUNIT);
DATA_0_SQMUXA_2_0_Z8076: NOR2B port map (
Y => DATA_0_SQMUXA_2_0,
A => DATA_0_SQMUXA_1,
B => UN498_DBGUNIT);
DATA_4_SQMUXA_1_0_Z8077: NOR2B port map (
Y => DATA_4_SQMUXA_1_0_0,
A => DATA_4_SQMUXA,
B => UN498_DBGUNIT);
\COMB.DIAGREAD.UN533_DBGUNIT_0\: NOR3C port map (
Y => UN533_DBGUNIT_0,
A => daddr(21),
B => daddr(20),
C => daddr(22));
\R.E.ALUOP_RNIJN8D1_1[0]\: NOR2A port map (
Y => EDATA_2_SQMUXA_0,
A => N_109,
B => UN8_CASAEN);
\R.X.NPC_RNICM8932[1]\: AO1 port map (
Y => ADDR_0_SQMUXA_0,
A => ADDR_0_SQMUXA_0_0,
B => ADDR_2_SQMUXA_2,
C => ADDR_0_SQMUXA_1);
\R.X.DCI.SIZE_RNI01CUF[1]\: NOR2B port map (
Y => RDATA_6_SQMUXA_0,
A => ME_SIZE_1(1),
B => LD_0);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNI8OPJR3_0\: OA1A port map (
Y => MEXC_1_SQMUXA_1_0,
A => ready,
B => mds_1_1,
C => MEXC_1_SQMUXA_1_TZ);
\R.X.NPC_RNI2EGE[2]\: NOR3A port map (
Y => N_5359_0,
A => NPC(1),
B => NPC(2),
C => NPC_0(0));
\R.X.NPC_RNI3AM2[2]\: NOR2 port map (
Y => N_5391_0,
A => NPC(2),
B => NPC(1));
\R.D.INST_0_RNILD9N[31]\: NOR2 port map (
Y => CALL_HOLD5_0,
A => INST_0(31),
B => INST_0_0(30));
\R.X.RSTATE_0_RNIKF6L[1]\: NOR2B port map (
Y => ANNUL_ALL13_0,
A => RSTATE_0(1),
B => RSTATE(0));
\R.X.CTRL.TRAP_RNIC3T222\: NOR3 port map (
Y => ANNUL_ALL3_0,
A => UN70_PWRD,
B => DMODE,
C => UN54_PWRD);
\R.X.RSTATE_0_RNIKF6L_0[1]\: NOR2A port map (
Y => ANNUL_ALL12_0,
A => RSTATE_0(1),
B => RSTATE(0));
NPC_1_SQMUXA_1_0_RNI0SQF5_0: NOR2B port map (
Y => PC_1_SQMUXA_0,
A => DATA_4_SQMUXA,
B => WIM_1_SQMUXA_1);
\R.X.DEBUG_RNIB90D1_0\: NOR2A port map (
Y => PWD_0_SQMUXA_0,
A => ANNUL_ALL13_0,
B => UN358_DBGUNIT);
\R.X.DEBUG_RNIB90D1\: NOR2B port map (
Y => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
A => UN358_DBGUNIT,
B => ANNUL_ALL13_0);
\R.X.CTRL.WY_RNIHDU91\: NOR3B port map (
Y => Y_2_SQMUXA_1_0,
A => Y_0_SQMUXA_0,
B => ANNUL_ALL10,
C => WY_1);
\UN7_CADDR.ADD_M3_0_A3_0\: NOR2A port map (
Y => ADD_N_6_0,
A => ADD_M3_0_A3_0_0,
B => ADD_30X30_SLOW_I19_CO1_158);
\UN7_CADDR.ADD_M3_3\: OR2 port map (
Y => N_1_9,
A => ADD_N_4_0,
B => ADD_N_6_0);
\UN17_BADDR.ADD_30X30_SLOW_I18_UN1_CO1_1\: MX2B port map (
Y => I18_UN1_CO1,
A => N_16930,
B => D_I3_MUX_2,
S => N_16929);
\UN17_BADDR.ADD_30X30_SLOW_I18_UN1_CO1_1_D\: MX2 port map (
Y => N_16930,
A => INST_0(18),
B => INST_0(16),
S => ADD_N_11_MUX);
\UN17_BADDR.ADD_30X30_SLOW_I18_UN1_CO1_1_S\: NOR2A port map (
Y => N_16929,
A => D_N_9_3,
B => ADD_N_11_MUX);
\UN7_CADDR.ADD_M3_0_A3_0_0\: NOR2A port map (
Y => ADD_M3_0_A3_0_0,
A => ADD_N_10_MUX_1,
B => I19_UN5_CO1_157);
\UN17_BADDR.ADD_M8_0_A4_1_0\: NOR2B port map (
Y => ADD_M8_0_A4_1_0,
A => INST_0(21),
B => DE_INST_0_SQMUXA_0);
\R.F.PC_RNO_13[30]\: OA1A port map (
Y => TMPTT_N_6,
A => D_M5_0_A3_0,
B => ADD_30X30_SLOW_I25_CO1_0,
C => TMPTT_M3_0_A3_0_0);
\UN17_BADDR.ADD_M7_0\: NOR3B port map (
Y => ADD_N_11_MUX_0,
A => D_N_7_4,
B => INST_0_0(20),
C => ADD_N_11_MUX);
\UN17_BADDR.ADD_M3\: NOR3B port map (
Y => ADD_N_11_MUX,
A => D_N_9_3,
B => D_N_7_2,
C => ADD_N_2_3);
\R.D.CNT_RNIMP4O[1]\: NOR3B port map (
Y => DE_INST_0_SQMUXA_0,
A => INST_0(31),
B => INST_0_0(30),
C => CNT(1));
\UN17_BADDR.ADD_30X30_SLOW_I27_CO1_1\: OA1 port map (
Y => ADD_30X30_SLOW_I27_CO1_0,
A => N_1_1,
B => INST_0_1(21),
C => ADD_30X30_SLOW_I27_CO1_1_0);
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_0_A0\: NOR2B port map (
Y => N_1_1,
A => ADD_30X30_SLOW_I25_CO1_3_TZ,
B => I20_UN1_CO1);
\UN17_BADDR.ADD_M8_0_A4_1\: NOR3C port map (
Y => ADD_N_9_0,
A => UN7_OP_0,
B => WRITE_REG_4_SQMUXA_1,
C => ADD_M8_0_A4_1_0);
\UN17_BADDR.ADD_M8_0_A4\: NOR3A port map (
Y => ADD_N_14,
A => ADD_N_6,
B => ADD_N_18,
C => ADD_M8_0_O3_0);
\UN7_CADDR.ADD_30X30_SLOW_I27_S\: XOR3 port map (
Y => UN7_CADDR(27),
A => DPC(29),
B => INST_0(27),
C => I26_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I25_S\: AX1D port map (
Y => UN17_BADDR(25),
A => I24_UN5_CO1,
B => ADD_30X30_SLOW_I24_UN1_CO1_0,
C => ADD_30X30_SLOW_I25_S_0);
\R.F.PC_RNO[29]\: AO1 port map (
Y => PC_1(29),
A => TMP(29),
B => UN1_DE_BRANCH_1_0_0,
C => PC_1_IV_3(29));
\R.F.PC_RNO[27]\: AO1 port map (
Y => PC_1(27),
A => TMP(27),
B => UN1_DE_BRANCH_1_0_0,
C => PC_1_IV_3(27));
\R.F.PC_RNO[30]\: OR3 port map (
Y => PC_1(30),
A => PC_1_IV_2(30),
B => UN6_FE_NPC_M(28),
C => TMP_M(30));
\R.D.PC_RNINTFHA[7]\: OR3B port map (
Y => N_2_0,
A => D_N_8_2,
B => D_N_9_11,
C => D_M6_0_N_16);
\R.D.PC_RNIQLNRV[14]\: AO1 port map (
Y => D_N_9_12,
A => D_M8_0_A4_0,
B => D_N_5_0,
C => D_M8_0_0);
\R.F.PC_RNO_7[30]\: OR3A port map (
Y => D_N_6_3,
A => UN1_DE_BRANCH_1,
B => D_N_10_0,
C => D_N_11_1);
\UN7_CADDR.ADD_M4_1\: OA1C port map (
Y => ADD_N_8_MUX,
A => D_M5_0_A3_0,
B => ADD_N_3_0,
C => D_N_6_4);
\UN7_CADDR.ADD_M6_5\: MX2B port map (
Y => I26_UN1_CO1,
A => ADD_N_8_MUX,
B => R_N_3_MUX_2,
S => ADD_I6_MUX);
\UN7_CADDR.ADD_M2_8\: MX2C port map (
Y => ADD_N_3_0,
A => D_N_3_MUX,
B => N_1_9,
S => ADD_N_12_MUX_0);
\UN17_BADDR.ADD_M2_5\: MX2C port map (
Y => I20_UN5_CO1,
A => D_N_4_7,
B => D_I5_MUX_2,
S => ADD_N_11_MUX_0);
\R.D.PC_RNI2NV1M[12]\: MX2B port map (
Y => PC_RNI2NV1M(12),
A => PC_RNIJBJK9(9),
B => PC_RNIODSR1(12),
S => N_2_0);
\R.F.PC_RNO_2[30]\: MX2C port map (
Y => TMP_M(30),
A => R_N_2_1,
B => D_N_6_3,
S => PC_RNO_8(30));
\R.F.PC_RNO_15[30]\: XA1C port map (
Y => D_N_11_1,
A => N414,
B => ADD_30X30_SLOW_I28_S_0,
C => INST_0_0(30));
\R.F.PC_RNO_6[30]\: XNOR2 port map (
Y => R_N_2_1,
A => D_N_5_11,
B => TMPTT_N_6);
\R.D.PC_RNI4V73E1[15]\: MX2A port map (
Y => D_I5_MUX,
A => PC_RNI2NV1M(12),
B => PC_RNIEHHN1(15),
S => PC_RNIKMM9M(10));
\UN17_BADDR.ADD_M7_3\: MX2C port map (
Y => ADD_N_11_MUX_0_0,
A => R_N_2_0,
B => D_N_5_MUX,
S => ADD_B0_0);
\R.D.PC_RNI4P1EM[13]\: XOR2 port map (
Y => R_N_2_0,
A => DPC(13),
B => PC_RNI2NV1M(12));
\UN7_CADDR.ADD_30X30_SLOW_I15_CO1_1\: MX2A port map (
Y => N390_1,
A => D_N_9_12,
B => PC_RNIN3FJK(10),
S => ADD_N_13_MUX);
\R.D.INST_0_RNIA2HPN[11]\: MX2B port map (
Y => D_N_5_0,
A => D_I6_MUX_1,
B => PC_RNI2NV1M(12),
S => D_N_5_15);
\R.D.PC_RNICAV29[7]\: XA1A port map (
Y => D_M6_0_N_16,
A => DPC(7),
B => d_m6_0_N_7,
C => ADD_M7_2_0);
\UN17_BADDR.ADD_M8_0_0\: AO1D port map (
Y => ADD_m8_0_0,
A => DPC(6),
B => INST_0(4),
C => ADD_N_9_0);
\UN17_BADDR.ADD_M8_0_O3_0\: OA1A port map (
Y => ADD_M8_0_O3_0,
A => ADD_M7,
B => DPC(5),
C => INST_0(3));
\UN17_BADDR.ADD_30X30_SLOW_I15_UN5_CO1_0\: MX2C port map (
Y => I15_UN5_CO1,
A => D_N_4_9,
B => D_I5_MUX,
S => ADD_N_11_MUX_0_0);
\UN7_CADDR.ADD_30X30_SLOW_I25_CO1_0\: MX2A port map (
Y => ADD_30X30_SLOW_I25_CO1_0,
A => D_N_3_MUX,
B => ADD_30X30_SLOW_I22_UN1_CO1_0,
S => ADD_N_12_MUX_0);
\UN17_BADDR.ADD_M1_1\: XNOR2 port map (
Y => ADD_N_2_3,
A => DPC(18),
B => N390);
\UN7_CADDR.ADD_30X30_SLOW_I22_UN1_CO1_1\: MX2C port map (
Y => ADD_30X30_SLOW_I22_UN1_CO1_0,
A => D_N_8_MUX_2,
B => r_N_3_mux_4,
S => ADD_N_10_MUX_1);
\UN17_BADDR.ADD_30X30_SLOW_I22_UN1_CO1_1\: MX2C port map (
Y => ADD_30X30_SLOW_I22_UN1_CO1_0_0,
A => D_N_7_MUX_1,
B => R_N_3_MUX_3,
S => ADD_N_7_MUX_0);
\R.D.PC_RNI027BPG[21]\: MIN3 port map (
Y => R_N_3_MUX_3,
A => DPC(21),
B => INST_0_0(19),
C => I18_UN1_CO1);
\UN7_CADDR.ADD_30X30_SLOW_I18_UN1_CO1_1\: MX2B port map (
Y => I18_UN1_CO1_0,
A => INST_0(16),
B => D_I5_MUX_2,
S => ADD_M5_I);
\R.D.PC_RNIRLTCI5[20]\: AO18 port map (
Y => D_I5_MUX_2,
A => INST_0(18),
B => D_I3_MUX_2,
C => DPC(20));
\R.D.PC_RNIQOPNH5[19]\: MIN3 port map (
Y => D_I3_MUX_2,
A => DPC(19),
B => N390,
C => INST_0(17));
\UN17_BADDR.ADD_M8_0_A3_1\: NOR2A port map (
Y => ADD_N_18,
A => DPC(5),
B => ADD_M7);
\UN7_CADDR.ADD_M7\: AO18 port map (
Y => ADD_M7,
A => DPC(4),
B => ADD_I4_MUX,
C => INST_0(2));
\UN7_CADDR.ADD_M4\: MIN3 port map (
Y => ADD_I4_MUX,
A => INST_0(1),
B => ADD_N_9_MUX,
C => DPC(3));
\UN7_CADDR.ADD_M1_E\: NOR2B port map (
Y => ADD_N_9_MUX,
A => INST_0(0),
B => DPC(2));
\UN7_CADDR.ADD_30X30_SLOW_I19_CO1_0\: OA1 port map (
Y => ADD_30X30_SLOW_I19_CO1_158,
A => INST_0_0(19),
B => I18_UN1_CO1_0,
C => DPC(21));
\R.D.INST_0_0_0_RNIK4C51[19]\: NOR3A port map (
Y => UN7_OP_0,
A => INST_0(22),
B => INST_0_0(19),
C => INST_0_0(20));
\UN17_BADDR.ADD_30X30_SLOW_I20_UN1_CO1\: OR2 port map (
Y => I20_UN1_CO1,
A => ADD_30X30_SLOW_I20_UN1_CO1_0,
B => I20_UN5_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I22_UN1_CO1\: AO1A port map (
Y => I22_UN1_CO1,
A => ADD_I4_MUX_0,
B => INST_0_0(21),
C => ADD_30X30_SLOW_I22_UN1_CO1_0_0);
\UN17_BADDR.ADD_30X30_SLOW_I23_CO1\: AO1A port map (
Y => N406,
A => ADD_30X30_SLOW_I23_CO1_0_A0,
B => DPC(25),
C => I23_UN5_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I27_CO1\: OR2A port map (
Y => N414,
A => ADD_N_7_6,
B => ADD_30X30_SLOW_I27_CO1_0);
\UN17_BADDR.ADD_30X30_SLOW_I23_UN5_CO1\: NOR2B port map (
Y => I23_UN5_CO1,
A => I22_UN1_CO1,
B => INST_0(21));
\UN17_BADDR.ADD_30X30_SLOW_I24_UN5_CO1\: NOR2B port map (
Y => I24_UN5_CO1,
A => N406,
B => INST_0(21));
\R.F.PC_RNO_0[27]\: MX2 port map (
Y => TMP(27),
A => UN17_BADDR(25),
B => UN7_CADDR(25),
S => INST_0(30));
\R.F.PC_RNO_0[29]\: MX2 port map (
Y => TMP(29),
A => UN17_BADDR(27),
B => UN7_CADDR(27),
S => INST_0(30));
\UN17_BADDR.ADD_30X30_SLOW_I15_CO1\: OR2 port map (
Y => N390,
A => I15_UN5_CO1,
B => N390_1);
\UN7_CADDR.ADD_30X30_SLOW_I19_UN5_CO1\: NOR2B port map (
Y => I19_UN5_CO1_157,
A => I18_UN1_CO1_0,
B => INST_0(19));
\R.D.INST_0_RNIRI3I[23]\: NOR2B port map (
Y => WRITE_REG_4_SQMUXA_1,
A => INST_0(23),
B => INST_0_0(24));
\R.A.CTRL.RD_RNILIRCK[5]\: XO1 port map (
Y => RD_1_NE_5,
A => DE_RADDR2_1(5),
B => RD(5),
C => RD_1_4);
\R.A.CTRL.RD_RNI0BUMU[6]\: XO1 port map (
Y => RD_1_NE_4,
A => DE_RADDR2_1(6),
B => RD(6),
C => RD_1_NE_3);
\R.A.CTRL.RD_RNIJ31BK[1]\: OR3 port map (
Y => RD_1_NE_3,
A => RD_1_NE_1,
B => RD_1_NE_0,
C => RD_1_7);
\R.D.INST_0_0_0_RNIK6901[21]\: NOR3C port map (
Y => UN7_OP_0_0,
A => INST_0_0(24),
B => INST_0(23),
C => INST_0_0(21));
\R.E.CTRL.INST_RNIRD8D86[22]\: NOR3A port map (
Y => BRANCH_1_SQMUXA,
A => BRANCH_1_SQMUXA_1,
B => RA_BPMISS_1,
C => JUMP);
\R.X.RSTATE_0_RNI2NVTJ5_0[1]\: NOR3B port map (
Y => UN3_DE_HOLD_PC,
A => rst,
B => HOLD_PC_159,
C => XC_EXCEPTION_1);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIBR4DJ3\: OA1 port map (
Y => HOLD_PC_159,
A => LDLOCK2,
B => UN23_HOLD_PC_0_5,
C => PV_0);
\R.D.INST_0_0_0_RNI8BL52[21]\: NOR2B port map (
Y => UN7_OP,
A => UN7_OP_0_0,
B => UN7_OP_0);
\R.A.CTRL.LD_RNIFMMTU2\: NOR3C port map (
Y => LDLOCK2,
A => LDCHKRA,
B => UN1_LDCHECK1_1,
C => LDLOCK2_2);
\R.D.CNT_RNIU4QT2[1]\: NOR2B port map (
Y => R_N_3_MUX,
A => UN7_OP,
B => DE_INST_0_SQMUXA_0);
\R.A.CTRL.RD_RNINMA5A[4]\: XOR2 port map (
Y => RD_1_4,
A => RD(4),
B => DE_RADDR2_1(4));
\R.A.CTRL.RD_RNIBOUN6[7]\: XOR2 port map (
Y => RD_1_7,
A => RD(7),
B => UN1_REG);
\R.A.CTRL.RD_RNI840C22[5]\: NOR3A port map (
Y => UN1_LDCHECK2,
A => LDCHECK2,
B => RD_1_NE_4,
C => RD_1_NE_5);
\COMB.LOCK_GEN.LDCHECK1_5_I_A6_RNIDC0TT2\: AO1A port map (
Y => UN1_LDCHECK1_1,
A => RD_NE,
B => LDCHECK1,
C => UN1_LDCHECK2);
\R.F.BRANCH_RNI9QDGJK\: OA1A port map (
Y => RBRANCH_156,
A => PC5,
B => N_4972,
C => rst);
\R.F.BRANCH_RNIQ3K9F6\: AO1B port map (
Y => N_4972,
A => BRANCH_1_SQMUXA_1,
B => FBRANCH_155,
C => PC_5_SN_N_4_MUX);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIBGT54E\: AO1D port map (
Y => PC5,
A => UN3_DE_BRANCH_2,
B => HOLD_PC_159,
C => BRANCH_1_SQMUXA);
\R.X.RSTATE_0_RNINON4S5[1]\: NOR2A port map (
Y => BRANCH_1_SQMUXA_1,
A => UN3_DE_HOLD_PC,
B => EX_BPMISS_1);
\R.D.INST_0_RNIJRBM6[4]\: NOR2 port map (
Y => UN1_REG,
A => BADDR_2(6),
B => BADDR_2(5));
\R.D.CWP_RNI81U5A[1]\: NOR2A port map (
Y => DE_RADDR2_1(5),
A => N_5795,
B => UN1_REG);
\R.D.INST_0_RNIAU5B3[4]\: NOR2A port map (
Y => BADDR_2(6),
A => INST_0(4),
B => R_N_3_MUX);
\R.D.CWP_RNI2TN3A[0]\: XA1B port map (
Y => DE_RADDR2_1(4),
A => BADDR_2(6),
B => CWP(0),
C => UN1_REG);
\R.D.INST_0_RNI9T5B3[3]\: NOR2A port map (
Y => BADDR_2(5),
A => INST_0(3),
B => R_N_3_MUX);
\R.E.ALUOP_RNIU2NB[1]\: CLKINT port map (
Y => ALUOP(1),
A => ALUOP_0(1));
\R.X.RSTATE_RNI25HE[0]\: CLKINT port map (
Y => RSTATE(0),
A => RSTATE_0(0));
\R.M.CASA_RNIPE3A_0\: CLKINT port map (
Y => UN8_CASAEN,
A => CASA_RNIPE3A);
\R.A.RSEL1_RNI161E[2]\: CLKINT port map (
Y => RSEL1(2),
A => RSEL1_0(2));
\R.A.RSEL2_RNI294F[2]\: CLKINT port map (
Y => RSEL2(2),
A => RSEL2_0(2));
\UN1_R.W.S.CWP.I_15\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_1(0),
A => DWACT_ADD_CI_0_TMP(0),
B => CWP(1));
\UN58_RA.I_15\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_1_0(0),
A => DWACT_ADD_CI_0_TMP_0(0),
B => NCWP(1));
\UN6_FE_NPC.I_6\: NOR2B port map (
Y => N_29,
A => FE_PC(3),
B => FE_PC(2));
\UN6_FE_NPC.I_11\: NOR2B port map (
Y => N_27,
A => FE_PC(5),
B => DWACT_FINC_E(0));
\UN6_FE_NPC.I_25\: NOR2B port map (
Y => N_22,
A => FE_PC(10),
B => DWACT_FINC_E(4));
\UN6_FE_NPC.I_34\: NOR2B port map (
Y => N_19,
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(6));
\R.X.NERROR_RNIVKG4\: INV port map (
Y => errorn_i_4_i,
A => ERRORN_I_154);
\R.X.NPC_RNO[2]\: INV port map (
Y => RST_I,
A => rst);
\R.W.S.ET_RNO\: INV port map (
Y => ET_1_IV,
A => ET_1_IV_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I13_G0N\: AND2 port map (
Y => N433,
A => OP1_RNI0LF9(12),
B => OP2_RNI32MO(12));
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNO[17]\: AND2 port map (
Y => BPDATA_M_1(1),
A => ALUOP_RNICMFS2(0),
B => BPDATA(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I151_Y\: OR2 port map (
Y => N614,
A => N548,
B => I151_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I37_Y\: OR2 port map (
Y => N496,
A => N481,
B => I37_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I37_UN1_Y\: AND2 port map (
Y => I37_UN1_Y,
A => N478,
B => N482);
\COMB.LOGIC_OP.LOGICOUT_5_0_I_O3_0[1]\: OR2A port map (
Y => N_9134,
A => OP1_RNIDGL61(1),
B => N_57_I_I);
\COMB.LOGIC_OP.LOGICOUT_5_0_I_A5[1]\: AND2 port map (
Y => N_9141,
A => N_95,
B => N_9134);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I28_G0N\: AND2 port map (
Y => N478,
A => OP1_RNITH3H(27),
B => OP2_RNIHLKQ(27));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNO[6]\: AND2 port map (
Y => SHIFTIN_17_M(7),
A => ALURESULT_1_SQMUXA,
B => SHIFTIN_17(7));
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNO[18]\: AND2 port map (
Y => BPDATA_M_1(2),
A => ALUOP_RNICMFS2(0),
B => BPDATA(2));
ANNUL_NEXT_2_SQMUXA_1_6: OR2 port map (
Y => ANNUL_NEXT_2_SQMUXA_1_6_I,
A => UN6_RABPMISS,
B => UN9_RABPMISS);
\COMB.DBG_CACHE.DCI2.ENADDRS_IV\: OR2 port map (
Y => N_4945,
A => ENADDR_1_M,
B => DBGI_M(1));
\OSEL_1_I_O5[0]\: OR2A port map (
Y => N_6049,
A => WREG_1,
B => WREG_2);
\COMB.WICC_Y_GEN.WY_2_0_A3_0\: NOR2A port map (
Y => N_5567,
A => INST_0(21),
B => INST_0(23));
\COMB.WICC_Y_GEN.WY_2_0_O2\: OR2 port map (
Y => N_5564,
A => N_5566,
B => N_5567);
\COMB.LOCK_GEN.LDCHECK1_5_I_O6_0\: OR2 port map (
Y => N_5763,
A => N_5768,
B => N_5769);
UN1_BRANCH70_Z8211: AND2 port map (
Y => UN1_BRANCH70,
A => BRANCH70,
B => UN1_HOLD_PC_0_SQMUXA);
\COMB.V.F.PC_1_IV_1_RNO_0[8]\: AND2 port map (
Y => PC_5_M(8),
A => UN3_DE_HOLD_PC,
B => PC_5(8));
\COMB.V.W.S.ET_1_IV_1_RNO\: NOR2A port map (
Y => DBGI_I_M(34),
A => ICC_3_SQMUXA,
B => ddata(5));
\COMB.V.W.S.ET_1_IV_RNO\: NOR2A port map (
Y => RESULT_I_M(5),
A => CWP_1_SQMUXA,
B => RESULT(5));
\COMB.LOGIC_OP.Y_IV_1_RNO[16]\: AND2 port map (
Y => Y_M(16),
A => WY_RNIGIMA,
B => Y(16));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNO[13]\: AND2 port map (
Y => BPDATA_M(13),
A => ALUOP_RNICMFS2(2),
B => BPDATA(13));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[23]\: AND2 port map (
Y => Y_M(23),
A => WY_RNIGIMA_1,
B => Y(23));
\COMB.LOGIC_OP.Y_IV_1_RNO[23]\: AND2 port map (
Y => Y_M_0(23),
A => WY_RNIGIMA,
B => Y_0(23));
\DCI.ENADDR_0_SQMUXA_2\: NOR2A port map (
Y => ENADDR_0_SQMUXA_2,
A => READ2,
B => TRAP);
\COMB.LOGIC_OP.LOGICOUT_5[16]\: XOR2 port map (
Y => EADDRESS_1(16),
A => OP1_RNI8TF9(16),
B => OP2_RNIBAMO(16));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[15]\: AND2 port map (
Y => Y_M(15),
A => WY_RNIGIMA_1,
B => Y(15));
\COMB.LOGIC_OP.Y_IV_1_RNO[15]\: AND2 port map (
Y => Y_M_0(15),
A => WY_RNIGIMA,
B => Y_0(15));
\COMB.LOGIC_OP.LOGICOUT17_1\: NOR2 port map (
Y => N_95,
A => ALUOP_1(0),
B => ALUOP(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I67_Y\: OR2 port map (
Y => N526,
A => N436,
B => I67_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I67_UN1_Y\: AND2 port map (
Y => I67_UN1_Y,
A => N437,
B => N433);
WR_1_SQMUXA_2_Z8226: AND2 port map (
Y => WR_1_SQMUXA_2,
A => daddr(21),
B => daddr(20));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I307_Y\: XOR2 port map (
Y => EADDRESS(16),
A => EADDRESS_1(16),
B => N794);
\COMB.V.F.PC_1_IV_1_RNO_0[16]\: AND2 port map (
Y => PC_5_M(16),
A => UN3_DE_HOLD_PC,
B => PC_5(16));
\COMB.V.F.PC_1_IV_1_RNO[16]\: AND2 port map (
Y => PC_M(16),
A => PC4_0_0,
B => DPC(16));
\COMB.V.F.PC_1_IV_1_RNO[8]\: AND2 port map (
Y => PC_M(8),
A => PC4,
B => DPC(8));
\COMB.ALU_SELECT.ALURESULT_2_IV_RNO[1]\: AND2 port map (
Y => BPDATA_M(1),
A => N_5976,
B => BPDATA(1));
\COMB.FPSTDATA.EDATA2_0_IV_0_RNO_0[15]\: NOR2A port map (
Y => OP1_I_M(15),
A => UN8_CASAEN,
B => OP1(15));
\COMB.FPSTDATA.EDATA2_0_IV_0_RNO[15]\: NOR2A port map (
Y => EX_OP1_I_M(15),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI6RF9(15));
\COMB.DIAGREAD.DATA_0_IV_5_RNO_0[11]\: AND2 port map (
Y => TT_M(7),
A => DATA_3_SQMUXA_1,
B => TT(7));
\COMB.DIAGREAD.DATA_0_IV_5_RNO[11]\: AND2 port map (
Y => ADDR_M_0(11),
A => DATA_5_SQMUXA_1_0,
B => ADDR(11));
\COMB.LOGIC_OP.Y_IV_1_RNO[10]\: AND2 port map (
Y => Y_M(10),
A => WY_1_0,
B => Y(10));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[10]\: AND2 port map (
Y => Y_M_0(10),
A => WY_RNIGIMA_1,
B => Y_0(10));
\COMB.LOGIC_OP.Y_IV_1_RNO[5]\: AND2 port map (
Y => Y_M(5),
A => WY_1_0,
B => Y(5));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[5]\: AND2 port map (
Y => Y_M_0(5),
A => WY_RNIGIMA_1,
B => Y_0(5));
\COMB.LOGIC_OP.Y_IV_1_RNO[21]\: AND2 port map (
Y => Y_M(21),
A => WY_RNIGIMA,
B => Y(21));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[21]\: AND2 port map (
Y => Y_M_0(21),
A => WY_RNIGIMA_1,
B => Y_0(21));
\COMB.DIAGREAD.DATA_0_IV_4_RNO[3]\: AND2 port map (
Y => Y_M_0(3),
A => DATA_0_SQMUXA_2_0,
B => Y(3));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNO[11]\: AND2 port map (
Y => BPDATA_M_2(3),
A => ALURESULT_4_SQMUXA,
B => BPDATA(3));
\COMB.DIAGREAD.DATA_0_IV_1_RNO[23]\: AND2 port map (
Y => RFO_M(23),
A => DATA_0_SQMUXA,
B => data1(23));
\COMB.FPSTDATA.EDATA2_0_IV_RNO[21]\: NOR2A port map (
Y => BPDATA_I_M_1(5),
A => N_5728_1,
B => BPDATA(5));
\COMB.V.W.S.SVT_1_IV_RNO\: AND2 port map (
Y => RESULT_M_0(13),
A => RESULT(13),
B => DWT_1_SQMUXA_1);
\COMB.LOGIC_OP.Y_IV_1_RNO_0[16]\: AND2 port map (
Y => Y_M_0(16),
A => WY_RNIGIMA_1,
B => Y_0(16));
\COMB.DIAGREAD.DATA_0_IV_1_RNO[22]\: AND2 port map (
Y => RFO_M(22),
A => DATA_0_SQMUXA,
B => data1(22));
\COMB.DIAGREAD.DATA_0_IV_1_RNO[20]\: AND2 port map (
Y => RFO_M(20),
A => DATA_0_SQMUXA,
B => data1(20));
\COMB.V.F.PC_1_IV_1_RNO_0[9]\: AND2 port map (
Y => PC_5_M(9),
A => UN3_DE_HOLD_PC,
B => PC_5(9));
\COMB.V.F.PC_1_IV_1_RNO[9]\: AND2 port map (
Y => PC_M(9),
A => PC4,
B => DPC(9));
\R.X.RESULT_RNISQCTA[6]\: AND2 port map (
Y => BPDATA_M_2(6),
A => ALURESULT_4_SQMUXA,
B => BPDATA(6));
\COMB.V.F.PC_1_IV_1_RNO_0[13]\: AND2 port map (
Y => PC_5_M(13),
A => UN3_DE_HOLD_PC,
B => PC_5(13));
\COMB.V.F.PC_1_IV_1_RNO[13]\: AND2 port map (
Y => PC_M(13),
A => PC4_0_0,
B => DPC(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_6[24]\: OR2 port map (
Y => ALURESULT_6(31),
A => ALURESULT_8_SQMUXA,
B => ALURESULT_11_SQMUXA);
\COMB.LOGIC_OP.Y_IV_1_RNO[24]\: AND2 port map (
Y => Y_M(24),
A => WY_RNIGIMA,
B => Y(24));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[24]\: AND2 port map (
Y => Y_M_0(24),
A => WY_RNIGIMA_1,
B => Y_0(24));
\COMB.V.W.S.PS_1_IV_RNO\: AND2 port map (
Y => RESULT_M_0(6),
A => S_1_SQMUXA,
B => RESULT(6));
\COMB.MEM_TRAP.TRAP12_0_RNIN3S22\: AND2 port map (
Y => TRAP_0_SQMUXA_7,
A => TRAP12,
B => MEM_M3_E_1);
\UN7_CADDR.ADD_M3_0_A3\: NOR2A port map (
Y => ADD_N_4_0,
A => D_N_8_MUX_2,
B => ADD_N_10_MUX_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I265_Y_1_TZ\: OR2 port map (
Y => N776_1_TZ,
A => I265_UN1_Y_1,
B => N652);
\COMB.DIAGREAD.DATA_0_IV_2_RNO_0[7]\: AND2 port map (
Y => RFO_M(7),
A => DATA_0_SQMUXA,
B => data1(7));
\COMB.DIAGREAD.DATA_0_IV_2_RNO[7]\: AND2 port map (
Y => ASI_M(7),
A => DATA_9_SQMUXA_1,
B => ASI(7));
\COMB.LOGIC_OP.Y_IV_1_RNO[20]\: AND2 port map (
Y => Y_M(20),
A => WY_RNIGIMA,
B => Y(20));
\COMB.LOGIC_OP.Y_IV_1_RNO_0[20]\: AND2 port map (
Y => Y_M_0(20),
A => WY_RNIGIMA_1,
B => Y_0(20));
\COMB.ALU_SELECT.ALURESULT_2_IV[1]\: OR2 port map (
Y => ALURESULT(1),
A => BPDATA_M(1),
B => ALURESULT_2_IV_7(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I274_Y\: OR2 port map (
Y => N794,
A => I241_UN1_Y,
B => ADD_33X33_FAST_I274_Y_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I271_UN1_Y\: AND2 port map (
Y => I271_UN1_Y,
A => N614,
B => ADD_33X33_FAST_I271_UN1_Y_0);
\OSEL_1_I_A5_0_RNO[0]\: OR2B port map (
Y => UN1_RS1_I,
A => UN1_RS1_2,
B => UN1_RS1_1);
\COMB.FPSTDATA.EDATA2_0_IV[21]\: OR2 port map (
Y => edata2_0_iv(21),
A => BPDATA_I_M_1(5),
B => EDATA2_0_IV_1(21));
\COMB.WICC_Y_GEN.WY_2_0_A3\: AND2 port map (
Y => N_5566,
A => N_5566_3,
B => WY_2_0_A3_2);
\COMB.LOCK_GEN.LDCHECK1_5_I_A6\: AND2 port map (
Y => N_5764,
A => N_5763,
B => UN5_OP3);
\DCI.ENADDR_1_SQMUXA_1\: AND2 port map (
Y => ENADDR_1_SQMUXA_1,
A => ENADDR_0_SQMUXA_2,
B => ENADDR_1_SQMUXA_1_2);
\COMB.DBG_CACHE.DCI2.ENADDRS_IV_RNO\: AND2 port map (
Y => ENADDR_1_M,
A => ENADDR_1_SQMUXA,
B => ENADDR_1_M_2);
\COMB.V.W.S.ET_1_IV\: OR2 port map (
Y => ET_1_IV_0,
A => RESULT_I_M(5),
B => ET_1_IV_2);
\DCI.ENADDR_1_SQMUXA\: NOR2A port map (
Y => ENADDR_1_SQMUXA,
A => ENADDR_1_SQMUXA_0,
B => TRAP);
\COMB.V.W.S.SVT_1_IV\: OR2 port map (
Y => SVT_1,
A => RESULT_M_0(13),
B => SVT_1_IV_0);
\COMB.V.W.S.PS_1_IV\: OR2 port map (
Y => PS_1,
A => RESULT_M_0(6),
B => PS_1_IV_1);
\V.W.S.DWT_0_SQMUXA\: AND2 port map (
Y => DWT_0_SQMUXA,
A => DWT_1_SQMUXA_I,
B => DWT_0_SQMUXA_0);
\V.W.S.DWT_1_SQMUXA\: OR2B port map (
Y => DWT_1_SQMUXA_I,
A => DWT_1_SQMUXA_4,
B => ICNT_1_2);
WR_1_SQMUXA_2_0_Z8281: AND2 port map (
Y => WR_1_SQMUXA_2_0,
A => WR_1_SQMUXA_2,
B => WR_1_SQMUXA_1);
WR_1_SQMUXA_1_Z8282: NOR2A port map (
Y => WR_1_SQMUXA_1,
A => WR_1_SQMUXA_0,
B => daddr(22));
NPC_1_SQMUXA_1_0_1_Z8283: AND2 port map (
Y => NPC_1_SQMUXA_1_0_1,
A => N_5420_1,
B => NPC_1_SQMUXA_1_0_0);
NPC_1_SQMUXA_1_0_0_Z8284: NOR2 port map (
Y => NPC_1_SQMUXA_1_0_0,
A => daddr(21),
B => daddr(23));
\COMB.LOCK_GEN.LDCHECK1_5_I_A6_0_2\: AND2 port map (
Y => UN5_OP3,
A => N_5764_1,
B => INST_0(21));
\COMB.MEM_TRAP.TRAP12_0\: AND2 port map (
Y => TRAP12,
A => TRAP12_0_4,
B => TRAP12_0_3);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I265_Y_1\: AND2 port map (
Y => N776_1,
A => N776_1_TZ,
B => ADD_33X33_FAST_I265_Y_1_0);
\COMB.LOGIC_OP.Y_IV_1[16]\: OR2 port map (
Y => Y_IV_1(16),
A => Y_M(16),
B => Y_M_0(16));
\COMB.LOGIC_OP.Y_IV_1[24]\: OR2 port map (
Y => Y_IV_1(24),
A => Y_M(24),
B => Y_M_0(24));
\COMB.LOGIC_OP.Y_IV_1[21]\: OR2 port map (
Y => Y_IV_1(21),
A => Y_M(21),
B => Y_M_0(21));
\COMB.FPSTDATA.EDATA2_0_IV_1[21]\: OR2 port map (
Y => EDATA2_0_IV_1(21),
A => BPDATA_I_M(21),
B => EDATA2_0_IV_0(21));
\COMB.DIAGREAD.DATA_0_IV_2[7]\: OR2 port map (
Y => DATA_0_IV_2(7),
A => ASI_M(7),
B => RFO_M(7));
\COMB.DIAGREAD.DATA_0_IV_1[22]\: OR2 port map (
Y => DATA_0_IV_1(22),
A => DATA_0_IV_0(22),
B => RFO_M(22));
\COMB.DIAGREAD.DATA_0_IV_0[22]\: OR2 port map (
Y => DATA_0_IV_0(22),
A => RFO_M(54),
B => DATA_0_M_0(22));
\COMB.DIAGREAD.DATA_0_IV_5[11]\: OR2 port map (
Y => DATA_0_IV_5(11),
A => ADDR_M_0(11),
B => TT_M(7));
\COMB.DIAGREAD.DATA_0_IV_1[20]\: OR2 port map (
Y => DATA_0_IV_1(20),
A => DATA_0_IV_0(20),
B => RFO_M(20));
\COMB.DIAGREAD.DATA_0_IV_0[20]\: OR2 port map (
Y => DATA_0_IV_0(20),
A => RFO_M(52),
B => DATA_0_M_0(20));
\COMB.DIAGREAD.DATA_0_IV_1[23]\: OR2 port map (
Y => DATA_0_IV_1(23),
A => DATA_0_IV_0(23),
B => RFO_M(23));
\COMB.DIAGREAD.DATA_0_IV_0[23]\: OR2 port map (
Y => DATA_0_IV_0(23),
A => RFO_M(55),
B => DATA_0_M_0(23));
\COMB.DIAGREAD.DATA_0_IV_4[3]\: OR2 port map (
Y => DATA_0_IV_4(3),
A => DATA_0_IV_2(3),
B => Y_M_0(3));
\COMB.DIAGREAD.DATA_0_IV_2[3]\: OR2 port map (
Y => DATA_0_IV_2(3),
A => DATA_0_IV_0(3),
B => ASI_M(3));
\R.M.WERR_RNIR75K1\: AND2 port map (
Y => MEM_M3_E_1,
A => WERR_1,
B => holdn);
\COMB.ALU_SELECT.ALURESULT_1_IV_6[6]\: OR2 port map (
Y => ALURESULT_1_IV_6(6),
A => ALURESULT_1_IV_5(6),
B => LOGICOUT_M_0(6));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I265_Y_1_0\: AND2 port map (
Y => ADD_33X33_FAST_I265_Y_1_0,
A => N571,
B => N579);
\COMB.ALU_SELECT.ALURESULT_2_IV_7[1]\: OR2 port map (
Y => ALURESULT_2_IV_7(1),
A => ALURESULT_2_IV_6(1),
B => SHIFTIN_17_M(2));
\COMB.FPSTDATA.EDATA2_0_IV_0[15]\: OR2 port map (
Y => EDATA2_0_IV_0(15),
A => EX_OP1_I_M(15),
B => OP1_I_M(15));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I271_UN1_Y_0\: AND2 port map (
Y => ADD_33X33_FAST_I271_UN1_Y_0,
A => N649,
B => N665);
\COMB.LOGIC_OP.Y_IV_1[20]\: OR2 port map (
Y => Y_IV_1(20),
A => Y_M(20),
B => Y_M_0(20));
\COMB.LOGIC_OP.Y_IV_1[23]\: OR2 port map (
Y => Y_IV_1(23),
A => Y_M_0(23),
B => Y_M(23));
\COMB.LOGIC_OP.Y_IV_1[5]\: OR2 port map (
Y => Y_IV_1(5),
A => Y_M(5),
B => Y_M_0(5));
\COMB.LOGIC_OP.Y_IV_1[10]\: OR2 port map (
Y => Y_IV_1(10),
A => Y_M(10),
B => Y_M_0(10));
\COMB.LOGIC_OP.Y_IV_1[15]\: OR2 port map (
Y => Y_IV_1(15),
A => Y_M_0(15),
B => Y_M(15));
\OSEL_1_I_A5_0[0]_Z8313\: AND2 port map (
Y => OSEL_1_I_A5_0(0),
A => N_6049,
B => UN1_RS1_I);
\COMB.ALU_SELECT.ALURESULT_1_IV_4[14]\: OR2 port map (
Y => ALURESULT_1_IV_4(14),
A => ALURESULT_1_IV_2(14),
B => BPDATA_M_2(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_2[14]\: OR2 port map (
Y => ALURESULT_1_IV_2(14),
A => PC_M(14),
B => TBA_M_1(2));
\COMB.ALU_SELECT.ALURESULT_1_IV_5[17]\: OR2 port map (
Y => ALURESULT_1_IV_5(17),
A => ALURESULT_1_IV_3(17),
B => BPDATA_M_1(1));
\COMB.ALU_SELECT.ALURESULT_1_IV_3[17]\: OR2 port map (
Y => ALURESULT_1_IV_3(17),
A => BPDATA_M(17),
B => ALURESULT_1_IV_1(17));
\COMB.ALU_SELECT.ALURESULT_1_IV_4[11]\: OR2 port map (
Y => ALURESULT_1_IV_4(11),
A => ALURESULT_1_IV_2(11),
B => BPDATA_M_2(3));
\COMB.ALU_SELECT.ALURESULT_1_IV_2[11]\: OR2 port map (
Y => ALURESULT_1_IV_2(11),
A => PC_M(11),
B => TT_M_0(7));
\COMB.ALU_SELECT.ALURESULT_1_IV_5[18]\: OR2 port map (
Y => ALURESULT_1_IV_5(18),
A => ALURESULT_1_IV_3(18),
B => BPDATA_M_1(2));
\COMB.ALU_SELECT.ALURESULT_1_IV_3[18]\: OR2 port map (
Y => ALURESULT_1_IV_3(18),
A => BPDATA_M(18),
B => ALURESULT_1_IV_1(18));
\COMB.ALU_SELECT.ALURESULT_1_IV_7[13]\: OR2 port map (
Y => ALURESULT_1_IV_7(13),
A => BPDATA_M(13),
B => ALURESULT_1_IV_6(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_6[13]\: OR2 port map (
Y => ALURESULT_1_IV_6(13),
A => ALURESULT_1_IV_5(13),
B => ALURESULT_1_IV_4(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_7[6]\: OR2 port map (
Y => ALURESULT_1_IV_7(6),
A => SHIFTIN_17_M(7),
B => ALURESULT_1_IV_6(6));
\COMB.V.W.S.SVT_1_IV_0\: OR2 port map (
Y => SVT_1_IV_0,
A => SVT_M_1,
B => DBGI_M_3(42));
\COMB.V.W.S.PS_1_IV_1\: OR2 port map (
Y => PS_1_IV_1,
A => PS_M_1,
B => PS_1_IV_0);
\DCI.ENADDR_1_SQMUXA_1_2\: NOR2A port map (
Y => ENADDR_1_SQMUXA_1_2,
A => ENADDR_1_SQMUXA_1_1,
B => DSUEN_0_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_7[31]\: OR2 port map (
Y => ALURESULT_1_IV_7(31),
A => ALURESULT_1_IV_6(31),
B => ALURESULT_6(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6[31]\: OR2 port map (
Y => ALURESULT_1_IV_6(31),
A => ALURESULT_1_IV_5(31),
B => ALURESULT_1_IV_4(31));
\V.W.S.DWT_0_SQMUXA_0\: NOR2A port map (
Y => DWT_0_SQMUXA_0,
A => rst,
B => DWT_1_SQMUXA);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3\: OR2 port map (
Y => UN23_HOLD_PC_0_3,
A => UN23_HOLD_PC_0_2,
B => UN1_BRANCH70);
\COMB.IC_CTRL.UN23_HOLD_PC_0_2\: OR2 port map (
Y => UN23_HOLD_PC_0_2,
A => UN23_HOLD_PC_0_1,
B => UN23_HOLD_PC_0_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_7[30]\: OR2 port map (
Y => ALURESULT_1_IV_7(30),
A => ALURESULT_1_IV_6(30),
B => ALURESULT_6(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6[30]\: OR2 port map (
Y => ALURESULT_1_IV_6(30),
A => ALURESULT_1_IV_5(30),
B => ALURESULT_1_IV_4(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_3[30]\: OR2 port map (
Y => ALURESULT_1_IV_3(30),
A => ALURESULT_1_IV_1(30),
B => BPDATA_M_2(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_1[30]\: OR2 port map (
Y => ALURESULT_1_IV_1(30),
A => TBA_M_1(18),
B => ALURESULT_1_IV_0(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_7[24]\: OR2 port map (
Y => ALURESULT_1_IV_7(24),
A => ALURESULT_1_IV_6(24),
B => ALURESULT_6(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0[24]\: OR2 port map (
Y => ALURESULT_1_IV_6(24),
A => ALURESULT_1_IV_5(24),
B => ALURESULT_1_IV_4(24));
\COMB.V.F.PC_1_IV_1[13]\: OR2 port map (
Y => PC_1_IV_1(13),
A => PC_M(13),
B => PC_5_M(13));
\COMB.V.F.PC_1_IV_1[8]\: OR2 port map (
Y => PC_1_IV_1(8),
A => PC_M(8),
B => PC_5_M(8));
\COMB.V.F.PC_1_IV_1[16]\: OR2 port map (
Y => PC_1_IV_1(16),
A => PC_M(16),
B => PC_5_M(16));
\COMB.V.F.PC_1_IV_1[9]\: OR2 port map (
Y => PC_1_IV_1(9),
A => PC_M(9),
B => PC_5_M(9));
UN1_RABPMISS_3_Z8343: OR2 port map (
Y => UN1_RABPMISS_3,
A => UN1_RABPMISS_2_0,
B => ANNUL_NEXT_2_SQMUXA_1_6_I);
UN1_RABPMISS_2_0_Z8344: OR2 port map (
Y => UN1_RABPMISS_2_0,
A => UN1_RABPMISS_1,
B => UN1_RABPMISS_2);
\COMB.V.W.S.ET_1_IV_2\: OR2 port map (
Y => ET_1_IV_2,
A => ET_LI_M,
B => ET_1_IV_1);
\COMB.V.W.S.ET_1_IV_1\: OR2 port map (
Y => ET_1_IV_1,
A => DBGI_I_M(34),
B => ET_1_IV_0_0);
\COMB.V.W.S.ET_1_IV_0\: OR2A port map (
Y => ET_1_IV_0_0,
A => rst,
B => XC_INULL_0_SQMUXA);
\R.F.PC_RNO_1[27]\: AO1 port map (
Y => PC_1_IV_3(27),
A => I_77,
B => UN2_RSTN_5_0_0,
C => PC_1_IV_2(27));
\R.F.PC_RNO_2[27]\: OR3 port map (
Y => PC_1_IV_2(27),
A => UN6_EX_ADD_RES_M_1(28),
B => XC_TRAP_ADDRESS_M(27),
C => PC_1_IV_1(27));
\R.F.PC_RNO_5[27]\: AO1 port map (
Y => PC_1_IV_1(27),
A => PC_5(27),
B => UN3_DE_HOLD_PC,
C => PC_M(27));
\R.F.PC_RNO_1[29]\: AO1 port map (
Y => PC_1_IV_3(29),
A => I_86,
B => UN2_RSTN_5_0_0,
C => PC_1_IV_2(29));
\R.F.PC_RNO_2[29]\: OR3 port map (
Y => PC_1_IV_2(29),
A => UN6_EX_ADD_RES_M_1(30),
B => XC_TRAP_ADDRESS_M(29),
C => PC_1_IV_1(29));
\R.F.PC_RNO_5[29]\: AO1 port map (
Y => PC_1_IV_1(29),
A => PC_5(29),
B => UN3_DE_HOLD_PC,
C => PC_M(29));
\R.F.PC_RNO_1[28]\: AO1 port map (
Y => PC_1_IV_3(28),
A => I_82,
B => UN2_RSTN_5_0_0,
C => PC_1_IV_2(28));
\R.F.PC_RNO_2[28]\: OR3 port map (
Y => PC_1_IV_2(28),
A => UN6_EX_ADD_RES_M_1(29),
B => XC_TRAP_ADDRESS_M(28),
C => PC_1_IV_1(28));
\R.F.PC_RNO_5[28]\: AO1 port map (
Y => PC_1_IV_1(28),
A => PC_5(28),
B => UN3_DE_HOLD_PC,
C => PC_M(28));
\R.F.PC_RNO_1[26]\: OR3 port map (
Y => PC_1_IV_3(26),
A => PC_1_IV_1(26),
B => PC_1_IV_0(26),
C => UN6_FE_NPC_M(24));
\R.F.PC_RNO_2[26]\: AO1 port map (
Y => PC_1_IV_1(26),
A => PC_5(26),
B => UN3_DE_HOLD_PC,
C => PC_M(26));
\R.F.PC_RNO_3[26]\: AO1 port map (
Y => PC_1_IV_0(26),
A => EADDRESS(26),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(26));
\R.F.PC_RNO_0[30]\: OR3 port map (
Y => PC_1_IV_2(30),
A => UN6_EX_ADD_RES_M_1(31),
B => XC_TRAP_ADDRESS_M(30),
C => PC_1_IV_1(30));
\R.F.PC_RNO_5[30]\: AO1 port map (
Y => PC_1_IV_1(30),
A => PC_5(30),
B => UN3_DE_HOLD_PC,
C => PC_M(30));
\R.F.PC_RNO_2[31]\: MX2 port map (
Y => PC_1_IV_4_8(31),
A => PC_1_IV_A0_3(31),
B => PC_1_IV_A2_3(31),
S => D_I6_MUX);
\R.F.PC_RNO_1[31]\: OR3 port map (
Y => PC_1_IV_4_6(31),
A => PC_1_IV_4_3(31),
B => PC_1_IV_4_2(31),
C => PC_1_IV_4_5(31));
\R.F.PC_RNO_5[31]\: OA1 port map (
Y => PC_1_IV_4_5(31),
A => PC_1_IV_A1_3(31),
B => PC_1_IV_A3_3(31),
C => ADD_I6_MUX);
\R.F.PC_RNO_3[31]\: AO1 port map (
Y => PC_1_IV_4_3(31),
A => UN2_RSTN_5_0_0,
B => I_92,
C => PC_1_IV_0_0(31));
\R.F.PC_RNO_4[31]\: OR3 port map (
Y => PC_1_IV_4_2(31),
A => UN6_EX_ADD_RES_M_1(32),
B => XC_TRAP_ADDRESS_M(31),
C => PC_1_IV_4_1(31));
\R.F.PC_RNO_12[31]\: AO1 port map (
Y => PC_1_IV_4_1(31),
A => PC_5(31),
B => UN3_DE_HOLD_PC,
C => PC_M(31));
\UN17_BADDR.ADD_30X30_SLOW_I25_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I25_S_0,
A => DPC(27),
B => INST_0(21));
\R.F.PC_RNO_0[25]\: OR3 port map (
Y => PC_1_IV_2(25),
A => UN6_EX_ADD_RES_M_1(26),
B => XC_TRAP_ADDRESS_M(25),
C => PC_1_IV_1(25));
\R.F.PC_RNO_5[25]\: AO1 port map (
Y => PC_1_IV_1(25),
A => PC_5(25),
B => UN3_DE_HOLD_PC,
C => PC_M(25));
\R.F.PC_RNO_6[31]\: NOR3B port map (
Y => PC_1_IV_A0_3(31),
A => UN1_DE_BRANCH_1_0_0,
B => PC_1_IV_A1_1(31),
C => ADD_I6_MUX);
\R.D.INST_0_0_0_RNIB0OD2_0[30]\: NOR3B port map (
Y => PC_1_IV_A1_1(31),
A => INST_0_0(30),
B => ADD_I5_MUX_3,
C => ADD_30X30_SLOW_I29_Y_0);
\R.F.PC_RNO_7[31]\: NOR3B port map (
Y => PC_1_IV_A2_3(31),
A => UN1_DE_BRANCH_1,
B => PC_1_IV_A3_1(31),
C => ADD_I6_MUX);
\R.D.INST_0_0_0_RNIB0OD2[30]\: NOR3C port map (
Y => PC_1_IV_A3_1(31),
A => ADD_30X30_SLOW_I29_Y_0,
B => INST_0_0(30),
C => ADD_I5_MUX_3);
\R.X.DATA_0_RNO_0[28]\: AO1A port map (
Y => DATA_0_1_1_IV_0(28),
A => LD_0,
B => DATA_0(28),
C => DCO_M_1(124));
\UN7_CADDR.ADD_30X30_SLOW_I26_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I26_S_0,
A => DPC(28),
B => INST_0(26));
\R.D.CNT_RNO_0[1]\: NOR3C port map (
Y => CNT_3_SQMUXA_0,
A => UN12_OP3,
B => HOLD_PC_2_SQMUXA_0,
C => PV_0_SQMUXA);
\R.D.CNT_RNO_0[0]\: NOR2B port map (
Y => CNT_2_SQMUXA_0,
A => HOLD_PC_0_SQMUXA_1,
B => PV_0_SQMUXA);
\UN17_BADDR.ADD_30X30_SLOW_I29_Y_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I29_Y_0_0,
A => DPC(31),
B => INST_0(21));
\R.F.PC_RNO_22[30]\: NOR2 port map (
Y => TMPTT_M3_0_A3_0_0,
A => D_N_6_4,
B => ADD_I6_MUX);
\R.F.PC_RNO_2[24]\: AO1 port map (
Y => PC_1_IV_3(24),
A => I_65,
B => UN2_RSTN_5_0_0,
C => TMP_M(24));
\R.F.PC_RNO_0[24]\: AO1 port map (
Y => PC_1_IV_1(24),
A => PC_5(24),
B => UN3_DE_HOLD_PC,
C => PC_M(24));
\R.F.PC_RNO_1[24]\: AO1 port map (
Y => PC_1_IV_0(24),
A => EADDRESS(24),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(24));
\R.F.PC_RNO_0[22]\: OR3 port map (
Y => PC_1_IV_2(22),
A => PC_M(22),
B => PC_5_M(22),
C => PC_1_IV_0(22));
\R.F.PC_RNO_5[22]\: AO1 port map (
Y => PC_1_IV_0(22),
A => EADDRESS(22),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(22));
\R.F.PC_RNO_16[30]\: XAI1 port map (
Y => TMP_M6_I_0,
A => DPC(29),
B => INST_0(27),
C => INST_0_0(30));
\R.F.PC_RNO_2[20]\: OR3 port map (
Y => PC_1_IV_2(20),
A => UN6_EX_ADD_RES_M_1(21),
B => XC_TRAP_ADDRESS_M(20),
C => PC_1_IV_1(20));
\R.F.PC_RNO_6[20]\: AO1 port map (
Y => PC_1_IV_1(20),
A => PC_5(20),
B => UN3_DE_HOLD_PC_0,
C => PC_M(20));
\R.F.PC_RNO_1[13]\: AO1 port map (
Y => PC_1_IV_3(13),
A => I_32,
B => UN2_RSTN_5_0_0,
C => TMP_M(13));
\R.F.PC_RNO_0[13]\: AO1 port map (
Y => PC_1_IV_0(13),
A => EADDRESS(13),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(13));
\R.F.PC_RNO_2[10]\: AOI1 port map (
Y => M5_0_3,
A => I_23,
B => UN2_RSTN_5_0_0,
C => TMP_M(10));
\R.F.PC_RNO_0[10]\: AOI1 port map (
Y => M5_0_1,
A => PC_5(10),
B => UN3_DE_HOLD_PC_0,
C => PC_M(10));
\R.F.PC_RNO_1[10]\: AOI1 port map (
Y => M5_0_0,
A => EADDRESS(10),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(10));
\R.F.PC_RNO_2[5]\: AO1 port map (
Y => PC_1_IV_3(5),
A => I_9,
B => RSTATE_0_RNIK8HPR7_1(1),
C => UN7_CADDR_M(3));
\R.F.PC_RNO_0[5]\: AO1 port map (
Y => PC_1_IV_1(5),
A => PC_5(5),
B => UN3_DE_HOLD_PC_0,
C => PC_M(5));
\R.F.PC_RNO_1[5]\: AO1 port map (
Y => PC_1_IV_0(5),
A => XC_TRAP_ADDRESS(5),
B => UN6_XC_EXCEPTION_0,
C => UN6_EX_ADD_RES_M_1(6));
\R.F.PC_RNO_2[21]\: AO1 port map (
Y => PC_1_IV_3(21),
A => I_56,
B => UN2_RSTN_5_0_0,
C => TMP_M(21));
\R.F.PC_RNO_0[21]\: AO1 port map (
Y => PC_1_IV_1(21),
A => PC_5(21),
B => UN3_DE_HOLD_PC_0,
C => PC_M(21));
\R.F.PC_RNO_1[21]\: AO1 port map (
Y => PC_1_IV_0(21),
A => EADDRESS(21),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(21));
\R.F.PC_RNO_2[17]\: OR3 port map (
Y => NPC_IV_0_3_2(17),
A => N_14,
B => XC_TRAP_ADDRESS_M(17),
C => NPC_IV_0_3_1(17));
\R.F.PC_RNO_5[17]\: AO1 port map (
Y => NPC_IV_0_3_1(17),
A => N_6,
B => UN3_DE_HOLD_PC,
C => PC_M(17));
\R.F.PC_RNO_2[11]\: AOI1 port map (
Y => M5_1_3,
A => I_26,
B => UN2_RSTN_5_0_0,
C => TMP_M(11));
\R.F.PC_RNO_0[11]\: AOI1 port map (
Y => M5_1_1,
A => PC_5(11),
B => UN3_DE_HOLD_PC_0,
C => PC_M_0(11));
\R.F.PC_RNO_1[11]\: AOI1 port map (
Y => M5_1_0,
A => XC_TRAP_ADDRESS(11),
B => UN6_XC_EXCEPTION_0,
C => UN6_EX_ADD_RES_M_1(12));
\R.F.PC_RNO_2[2]\: AO1A port map (
Y => PC_1_IV_3(2),
A => FE_PC(2),
B => RSTATE_0_RNIK8HPR7_1(1),
C => UN7_CADDR_M(0));
\R.F.PC_RNO_0[2]\: AO1 port map (
Y => PC_1_IV_1(2),
A => PC_5(2),
B => UN3_DE_HOLD_PC_0,
C => PC_M(2));
\R.F.PC_RNO_1[2]\: AO1 port map (
Y => PC_1_IV_0(2),
A => XC_TRAP_ADDRESS(2),
B => UN6_XC_EXCEPTION_0,
C => UN6_EX_ADD_RES_M(3));
\R.F.PC_RNO_1[8]\: AO1 port map (
Y => PC_1_IV_3(8),
A => I_17,
B => RSTATE_0_RNIK8HPR7_1(1),
C => TMP_M(8));
\R.F.PC_RNO_0[8]\: AO1 port map (
Y => PC_1_IV_0(8),
A => EADDRESS(8),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(8));
\R.F.PC_RNO_2[3]\: AO1 port map (
Y => PC_1_IV_3(3),
A => I_5,
B => RSTATE_0_RNIK8HPR7_1(1),
C => UN7_CADDR_M(1));
\R.F.PC_RNO_0[3]\: AO1 port map (
Y => PC_1_IV_1(3),
A => PC_5(3),
B => UN3_DE_HOLD_PC_0,
C => PC_M(3));
\R.F.PC_RNO_1[3]\: AO1 port map (
Y => PC_1_IV_0(3),
A => XC_TRAP_ADDRESS(3),
B => UN6_XC_EXCEPTION_0,
C => UN6_EX_ADD_RES_M_1(4));
\R.F.PC_RNO_2[12]\: AOI1 port map (
Y => M5_2_3,
A => I_28,
B => UN2_RSTN_5_0_0,
C => TMP_M(12));
\R.F.PC_RNO_0[12]\: AOI1 port map (
Y => M5_2_1,
A => PC_5(12),
B => UN3_DE_HOLD_PC_0,
C => PC_M(12));
\R.F.PC_RNO_1[12]\: AOI1 port map (
Y => M5_2_0,
A => EADDRESS(12),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(12));
\R.F.PC_RNO_0[7]\: NOR3A port map (
Y => M5_2,
A => M5_1,
B => UN6_EX_ADD_RES_M_1(8),
C => XC_TRAP_ADDRESS_M(7));
\R.F.PC_RNO_3[7]\: AOI1 port map (
Y => M5_1,
A => PC_5(7),
B => UN3_DE_HOLD_PC_0,
C => PC_M(7));
\R.F.PC_RNO_1[16]\: AO1 port map (
Y => PC_1_IV_3(16),
A => I_40,
B => UN2_RSTN_5_0_0,
C => TMP_M(16));
\R.F.PC_RNO_0[16]\: AO1 port map (
Y => PC_1_IV_0(16),
A => EADDRESS(16),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(16));
\R.F.PC_RNO_2[15]\: AOI1 port map (
Y => M5_4_3,
A => I_37,
B => RSTATE_0_RNIK8HPR7_1(1),
C => TMP_M(15));
\R.F.PC_RNO_0[15]\: AOI1 port map (
Y => M5_4_1,
A => PC_5(15),
B => UN3_DE_HOLD_PC_0,
C => PC_M(15));
\R.F.PC_RNO_1[15]\: AOI1 port map (
Y => M5_4_0,
A => EADDRESS(15),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(15));
\R.F.PC_RNO_2[19]\: AO1 port map (
Y => PC_1_IV_3(19),
A => I_49,
B => UN2_RSTN_5_0_0,
C => TMP_M(19));
\R.F.PC_RNO_0[19]\: AO1 port map (
Y => PC_1_IV_1(19),
A => PC_5(19),
B => UN3_DE_HOLD_PC_0,
C => PC_M(19));
\R.F.PC_RNO_1[19]\: AO1 port map (
Y => PC_1_IV_0(19),
A => XC_TRAP_ADDRESS(19),
B => UN6_XC_EXCEPTION_0,
C => UN6_EX_ADD_RES_M_1(20));
\R.F.PC_RNO_2[9]\: OR3 port map (
Y => PC_1_IV_2(9),
A => UN6_EX_ADD_RES_M_1(10),
B => XC_TRAP_ADDRESS_M(9),
C => PC_1_IV_1(9));
\R.F.PC_RNO_2[23]\: AO1 port map (
Y => PC_1_IV_3(23),
A => I_62,
B => UN2_RSTN_5_0_0,
C => TMP_M(23));
\R.F.PC_RNO_0[23]\: AO1 port map (
Y => PC_1_IV_1(23),
A => PC_5(23),
B => UN3_DE_HOLD_PC_0,
C => PC_M(23));
\R.F.PC_RNO_1[23]\: AO1 port map (
Y => PC_1_IV_0(23),
A => EADDRESS(23),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(23));
\R.F.PC_RNO_2[6]\: AO1 port map (
Y => PC_1_IV_3(6),
A => I_12,
B => RSTATE_0_RNIK8HPR7_1(1),
C => UN7_CADDR_M(4));
\R.F.PC_RNO_0[6]\: AO1 port map (
Y => PC_1_IV_1(6),
A => PC_5(6),
B => UN3_DE_HOLD_PC_0,
C => PC_M(6));
\R.F.PC_RNO_1[6]\: AO1 port map (
Y => PC_1_IV_0(6),
A => EADDRESS(6),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(6));
\R.F.PC_RNO_2[18]\: AO1 port map (
Y => PC_1_IV_3(18),
A => I_46,
B => UN2_RSTN_5_0_0,
C => TMP_M(18));
\R.F.PC_RNO_0[18]\: AO1 port map (
Y => PC_1_IV_1(18),
A => PC_5(18),
B => UN3_DE_HOLD_PC_0,
C => PC_M(18));
\R.F.PC_RNO_1[18]\: AO1 port map (
Y => PC_1_IV_0(18),
A => EADDRESS(18),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(18));
\R.F.PC_RNO_2[14]\: AOI1 port map (
Y => M5_3_3,
A => I_35,
B => UN2_RSTN_5_0_0,
C => TMP_M(14));
\R.F.PC_RNO_0[14]\: AOI1 port map (
Y => M5_3_1,
A => PC_5(14),
B => UN3_DE_HOLD_PC_0,
C => PC_M_0(14));
\R.F.PC_RNO_1[14]\: AOI1 port map (
Y => M5_3_0,
A => EADDRESS(14),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(14));
\R.F.PC_RNO_2[4]\: AO1 port map (
Y => PC_1_IV_3(4),
A => I_7,
B => RSTATE_0_RNIK8HPR7_1(1),
C => UN7_CADDR_M(2));
\R.F.PC_RNO_0[4]\: AO1 port map (
Y => PC_1_IV_1(4),
A => PC_5(4),
B => UN3_DE_HOLD_PC_0,
C => PC_M(4));
\R.F.PC_RNO_1[4]\: AO1 port map (
Y => PC_1_IV_0(4),
A => EADDRESS(4),
B => UN1_DE_HOLD_PC_1_0_0,
C => XC_TRAP_ADDRESS_M(4));
\R.D.INULL_RNI4754O3\: AO1A port map (
Y => ANNUL_0,
A => HOLD_PC_159,
B => INULL_153,
C => ANNUL_ALL_152);
\R.F.PC_RNO_13[31]\: NOR3B port map (
Y => PC_1_IV_A1_3(31),
A => PC_1_IV_A1_1(31),
B => UN1_DE_BRANCH_1,
C => R_N_3_MUX_2);
\R.F.PC_RNO_14[31]\: NOR3C port map (
Y => PC_1_IV_A3_3(31),
A => R_N_3_MUX_2,
B => PC_1_IV_A3_1(31),
C => UN1_DE_BRANCH_1_0_0);
\R.X.DATA_0_RNO_1[15]\: AO1 port map (
Y => DATA_0_1_0_IV_0(15),
A => data_0_31,
B => RDATA_5_SQMUXA,
C => DATA_0_M(15));
\R.X.DATA_0_RNO_1[14]\: AO1A port map (
Y => DATA_0_1_0_IV_0(14),
A => LD_0,
B => DATA_0(14),
C => DCO_M_0(126));
\R.X.DATA_0_RNO_1[9]\: AO1 port map (
Y => DATA_0_1_0_IV_0(9),
A => data_0_25,
B => RDATA_5_SQMUXA,
C => DATA_0_M(9));
\R.X.DATA_0_RNO_1[8]\: AO1A port map (
Y => DATA_0_1_0_IV_0(8),
A => LD_0,
B => DATA_0(8),
C => DCO_M_0(120));
\R.X.DATA_0_RNO_1[11]\: AO1 port map (
Y => DATA_0_1_0_IV_0(11),
A => data_0_27,
B => RDATA_5_SQMUXA,
C => DATA_0_M(11));
\R.X.DATA_0_RNO_1[12]\: AO1 port map (
Y => DATA_0_1_0_IV_0(12),
A => data_0_0_28,
B => RDATA_5_SQMUXA,
C => DATA_0_M(12));
\R.X.DATA_0_RNO_0[18]\: OR3 port map (
Y => DATA_0_1_1_IV_1(18),
A => RDATA_8_M(8),
B => DATA_0_M(18),
C => RDATA_16_M(8));
\R.X.DATA_0_RNO_0[19]\: AO1A port map (
Y => DATA_0_1_1_IV_0(19),
A => LD_0,
B => DATA_0(19),
C => DCO_M_0(115));
\R.X.DATA_0_RNO_0[17]\: AO1A port map (
Y => DATA_0_1_1_IV_0(17),
A => LD_0,
B => DATA_0(17),
C => DCO_M_0(113));
\R.X.DATA_0_RNO_0[23]\: AO1A port map (
Y => DATA_0_1_1_IV_0(23),
A => LD_0,
B => DATA_0(23),
C => DCO_M_0(119));
\R.X.DATA_0_RNO_0[26]\: AO1A port map (
Y => DATA_0_1_1_IV_0(26),
A => LD_0,
B => DATA_0(26),
C => DCO_M_1(122));
\R.X.DATA_0_RNO_0[25]\: AO1A port map (
Y => DATA_0_1_1_IV_0(25),
A => LD_0,
B => DATA_0_0(25),
C => DCO_M_1(121));
\R.X.DATA_0_RNO_0[22]\: AO1A port map (
Y => DATA_0_1_1_IV_0(22),
A => LD_0,
B => DATA_0(22),
C => DCO_M_0(118));
\UN17_BADDR.ADD_30X30_SLOW_I28_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I28_S_0,
A => DPC(30),
B => INST_0(21));
\R.A.CTRL.WY_RNO_0\: NOR3C port map (
Y => WY_1_2,
A => WY_2_1,
B => D_M5_0_A4_3_0,
C => UN1_INST);
\R.D.INULL_RNO_0\: OA1B port map (
Y => UN1_CTRL_ANNUL_0,
A => JMPL_1,
B => RETT_INST,
C => JMPL_2);
\R.A.BP_RNO_0\: NOR2B port map (
Y => BP_1_0,
A => NOT_VALID,
B => UN9_ICC_CHECK_BP);
\R.X.DATA_0_RNO_1[2]\: AO1 port map (
Y => DATA_0_1_1_IV_2(2),
A => data_0_18,
B => N_5496,
C => DATA_0_1_1_IV_1(2));
\R.X.DATA_0_RNO_2[2]\: AO1 port map (
Y => DATA_0_1_1_IV_1(2),
A => data_0_0_26,
B => RDATA_0_SQMUXA,
C => DATA_0_1_1_IV_0(2));
\R.X.DATA_0_RNO_3[2]\: AO1A port map (
Y => DATA_0_1_1_IV_0(2),
A => LD_0,
B => DATA_0(2),
C => DCO_M(106));
\R.X.DATA_0_RNO_1[3]\: AO1 port map (
Y => DATA_0_1_1_IV_2(3),
A => data_0_0_19,
B => N_5496,
C => DATA_0_1_1_IV_1(3));
\R.X.DATA_0_RNO_2[3]\: AO1 port map (
Y => DATA_0_1_1_IV_1(3),
A => data_0_27,
B => RDATA_0_SQMUXA,
C => DATA_0_1_1_IV_0(3));
\R.X.DATA_0_RNO_3[3]\: AO1 port map (
Y => DATA_0_1_1_IV_0(3),
A => data_0_11,
B => RDATA_2_SQMUXA,
C => DATA_0_M(3));
\R.X.DATA_0_RNO_1[1]\: AO1 port map (
Y => DATA_0_1_1_IV_2(1),
A => data_0_0_17,
B => N_5496,
C => DATA_0_1_1_IV_1(1));
\R.X.DATA_0_RNO_2[1]\: OR3 port map (
Y => DATA_0_1_1_IV_1(1),
A => DCO_M(105),
B => DATA_0_M(1),
C => DCO_M(121));
\R.X.DATA_0_RNO_1[0]\: AO1 port map (
Y => DATA_0_1_1_IV_1(0),
A => data_0_24,
B => RDATA_0_SQMUXA,
C => DATA_0_1_1_IV_0(0));
\R.X.DATA_0_RNO_3[0]\: AO1 port map (
Y => DATA_0_1_1_IV_0(0),
A => data_0_0_8,
B => RDATA_2_SQMUXA,
C => DATA_0_M(0));
\R.X.DATA_0_RNO_0[6]\: OR3 port map (
Y => DATA_0_1_1_IV_2(6),
A => DCO_M(126),
B => DATA_0_1_1_IV_0(6),
C => DCO_M(118));
\R.X.DATA_0_RNO_2[6]\: AO1 port map (
Y => DATA_0_1_1_IV_0(6),
A => data_0_0_14,
B => RDATA_2_SQMUXA,
C => DATA_0_M(6));
\R.X.DATA_0_RNO_0[13]\: OR3 port map (
Y => DATA_0_1_0_IV_1(13),
A => RDATA_16_M(8),
B => RDATA_12_M(8),
C => DATA_0_1_0_IV_0(13));
\R.X.DATA_0_RNO_2[13]\: AO1 port map (
Y => DATA_0_1_0_IV_0(13),
A => data_0_29,
B => RDATA_5_SQMUXA,
C => DATA_0_M(13));
\R.X.DATA_0_RNO_0[7]\: AO1 port map (
Y => DATA_0_1_1_IV_2(7),
A => data_0_0_23,
B => N_5496,
C => DATA_0_1_1_IV_1(7));
\R.X.DATA_0_RNO_1[7]\: OR3 port map (
Y => DATA_0_1_1_IV_1(7),
A => DCO_M(111),
B => DATA_0_M(7),
C => DCO_M(127));
\R.X.DATA_0_RNO_0[5]\: AO1 port map (
Y => DATA_0_1_1_IV_2(5),
A => data_0_21,
B => N_5496,
C => DATA_0_1_1_IV_1(5));
\R.X.DATA_0_RNO_1[5]\: OR3 port map (
Y => DATA_0_1_1_IV_1(5),
A => DCO_M(109),
B => DATA_0_M(5),
C => DCO_M(125));
\R.X.DATA_0_RNO_0[4]\: OR3 port map (
Y => DATA_0_1_1_IV_2(4),
A => DCO_M(124),
B => DATA_0_1_1_IV_0(4),
C => DCO_M(116));
\R.X.DATA_0_RNO_2[4]\: AO1A port map (
Y => DATA_0_1_1_IV_0(4),
A => LD_0,
B => DATA_0(4),
C => DCO_M(108));
\R.X.DATA_0_RNO_0[10]\: OR3 port map (
Y => DATA_0_1_0_IV_1(10),
A => RDATA_16_M(8),
B => RDATA_12_M(8),
C => DATA_0_1_0_IV_0(10));
\R.X.DATA_0_RNO_2[10]\: AO1 port map (
Y => DATA_0_1_0_IV_0(10),
A => data_0_0_26,
B => RDATA_5_SQMUXA,
C => DATA_0_M(10));
\R.D.ANNUL_RNIH8GUJ\: OR2 port map (
Y => CTRL_ANNUL_0,
A => ANNUL_1,
B => INHIBIT_CURRENT);
\R.D.PCHELD_RNIN7L501\: NOR2B port map (
Y => UN1_DE_BRANCH_1_0,
A => rst,
B => DE_BRANCH);
\UN7_CADDR.ADD_30X30_SLOW_I24_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I24_S_0,
A => DPC(26),
B => INST_0_0(24));
\R.D.PCHELD_RNIN7L501_0\: NOR2A port map (
Y => UN2_RSTN_5_0,
A => rst,
B => DE_BRANCH);
\R.X.DATA_0_RNO_0[2]\: NOR3B port map (
Y => DCO_M_1(98),
A => N_3943,
B => N_3160_0,
C => rdatav_0_0_sqmuxa_1_0);
\R.X.DATA_0_RNO_0[1]\: NOR3B port map (
Y => DCO_M_1(97),
A => N_3942,
B => N_3160_0,
C => rdatav_0_0_sqmuxa_1_0);
\R.X.DATA_0_RNO_0[3]\: NOR3B port map (
Y => DCO_M_1(99),
A => N_3944,
B => N_3160_0,
C => rdatav_0_0_sqmuxa_1_0);
\R.X.DATA_0_RNO_4[0]\: NOR3B port map (
Y => DCO_M_1(96),
A => N_3941,
B => N_3160_0,
C => rdatav_0_0_sqmuxa_1_0);
\UN17_BADDR.ADD_30X30_SLOW_I27_CO1_1_0\: OA1 port map (
Y => ADD_30X30_SLOW_I27_CO1_1_0,
A => DPC(28),
B => INST_0_0(21),
C => DPC(29));
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_0_0\: NOR2A port map (
Y => ADD_30X30_SLOW_I25_CO1_0_0,
A => ADD_30X30_SLOW_I25_CO1_3,
B => ADD_30X30_SLOW_I25_CO1_A0);
\R.X.RSTATE_0_RNIMBJ783[1]\: NOR3B port map (
Y => PC4_2,
A => PC4_0,
B => UN1_FE_PC_1_SQMUXA,
C => XC_EXCEPTION_1);
\R.E.BP_RNITS4GK_0\: NOR2A port map (
Y => PC4_0,
A => rst,
B => UN13_DE_HOLD_PC);
\R.A.CTRL.INST_RNI7L4PR7[29]\: NOR3A port map (
Y => ANNUL_NEXT_2_SQMUXA_1_6_0,
A => PV_0_SQMUXA,
B => UN9_RABPMISS,
C => UN6_RABPMISS);
\R.D.INULL_RNIF5TR15\: NOR3A port map (
Y => ANNUL_NEXT_2_SQMUXA_1_5,
A => ANNUL_NEXT_2_SQMUXA_1_3,
B => UN1_RABPMISS_5,
C => UN1_RABPMISS_2);
\R.D.INULL_RNICQ55C\: NOR3B port map (
Y => ANNUL_NEXT_2_SQMUXA_1_3,
A => CALL_HOLD5_0,
B => ANNUL_NEXT_2_SQMUXA_1_1,
C => BRANCH_1);
\R.D.INULL_RNID2S21\: NOR3A port map (
Y => ANNUL_NEXT_2_SQMUXA_1_1,
A => UN19_INST,
B => UN1_ICBPMISS,
C => INULL_153);
\R.D.INST_0_RNI7OCO2[19]\: NOR2B port map (
Y => JMPL_1_0,
A => ICC_CHECK11,
B => JMPL_0_0);
\R.D.PCHELD_RNIP3321_0\: NOR2B port map (
Y => JMPL_0_0,
A => BRANCH70,
B => UN1_INST);
UN1_RABPMISS_2_0_RNO: AO1A port map (
Y => UN1_RABPMISS_1,
A => LDLOCK,
B => ANNUL_NEXT_1_SQMUXA_1_7,
C => UN1_RABPMISS_0);
UN1_RABPMISS_2_0_RNO_1: OR2 port map (
Y => UN1_RABPMISS_0,
A => UN1_ICBPMISS,
B => UN1_RABPMISS_5);
\R.E.BP_RNITS4GK\: NOR2B port map (
Y => UN1_DE_HOLD_PC_1_0,
A => rst,
B => UN13_DE_HOLD_PC);
\R.W.S.ET_RNICBD8C2\: AO1A port map (
Y => CWP_1_IV_0(2),
A => N_9080_I,
B => CWP_2_SQMUXA_1,
C => DBGI_M_3(31));
\R.D.PV_RNO_0\: NOR3A port map (
Y => PV_7,
A => PV_4,
B => UN6_RABPMISS,
C => UN13_EXBPMISS_1);
\R.D.PV_RNO_3\: OA1A port map (
Y => PV_4,
A => INULL_153,
B => HOLD_PC_159,
C => PV_3);
\R.D.PV_RNO_7\: NOR3A port map (
Y => PV_3,
A => PV_1,
B => N_6905,
C => UN30_EXBPMISS);
\R.D.PV_RNO_8\: NOR2A port map (
Y => PV_1,
A => PV_0,
B => UN9_RABPMISS);
\R.D.ANNUL_RNI1UTM4\: NOR2 port map (
Y => PV_0,
A => UN1_ICBPMISS,
B => ANNUL_ALL_152);
\R.E.ALUCIN_RNO_6\: NOR3C port map (
Y => NCIN_M_0,
A => CIN6_2,
B => CIN6_1,
C => FP_DISABLED14);
\R.E.ALUCIN_RNO_5\: NOR2B port map (
Y => CIN_2_M_0,
A => FP_DISABLED14,
B => CIN7);
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_0_A0_2\: NOR3C port map (
Y => ADD_30X30_SLOW_I25_CO1_5_TZ_2,
A => DPC(25),
B => DPC(27),
C => DPC(23));
\R.D.INULL_RNI30AAJ1\: OR3 port map (
Y => ANNUL_CURRENT_6_4,
A => ANNUL_CURRENT_6_2,
B => ANNUL_CURRENT_6_1,
C => HOLD_PC_2_M_0);
\R.D.INULL_RNI6EMJI\: AO1A port map (
Y => ANNUL_CURRENT_6_2,
A => UN5_EXBPMISS,
B => INULL_M_0_1,
C => UN23_EXBPMISS);
\R.D.PV_RNI0PN7D\: OR3 port map (
Y => ANNUL_CURRENT_6_1,
A => ANNUL_ALL_152,
B => UN1_ICBPMISS,
C => UN5_EXBPMISS);
\R.W.S.ET_RNIGPMOB2\: AO1A port map (
Y => CWP_1_IV_0(1),
A => N_9079_I,
B => CWP_2_SQMUXA_1,
C => DBGI_M_1(30));
\R.E.OP1_RNO_5[31]\: AO1 port map (
Y => ICC_IV_0(3),
A => ICC(3),
B => WICC_1,
C => ICC_M_0(3));
\R.D.PV_RNIETPA8\: NOR2B port map (
Y => PV_14_I_A8_0,
A => PV,
B => EX_BPMISS_1);
\R.E.OP1_RNO_2[31]\: AO1 port map (
Y => ICC_IV_1(1),
A => ICC(1),
B => WICC_1_0,
C => ICC_IV_0(1));
\R.E.OP1_RNO_4[31]\: AO1 port map (
Y => ICC_IV_0(1),
A => ICC_0(1),
B => WICC_1,
C => ICC_M_0(1));
\R.X.LADDR_RNIUCDLG_1[0]\: NOR2 port map (
Y => RDATA_0_SQMUXA_0,
A => ME_LADDR_2(0),
B => ME_LADDR_2(1));
\UN7_CADDR.ADD_M9_I_0\: OR2 port map (
Y => ADD_M9_I_0,
A => ADD_N_8_5,
B => ADD_M7_0_0);
\R.A.CTRL.INST_RNIUMAH_0[29]\: NOR3A port map (
Y => UN6_RABPMISS_1,
A => PV,
B => ANNUL_1,
C => INST(29));
\R.W.S.CWP_RNIL809B2[0]\: AO1A port map (
Y => CWP_1_IV_0(0),
A => CWP_0(0),
B => CWP_2_SQMUXA_1,
C => DBGI_M_1(29));
\R.A.BPIMISS_RNI57GB84\: OR2 port map (
Y => UN3_DE_BRANCH_2,
A => UN1_FE_PC_1_SQMUXA,
B => UN3_DE_BRANCH_1);
\R.X.RSTATE_0_RNIVD04L3[1]\: OR2 port map (
Y => UN3_DE_BRANCH_1,
A => UN3_DE_BRANCH_0,
B => DE_BRANCH);
\R.X.RSTATE_0_RNICC7VK2[1]\: OR2 port map (
Y => UN3_DE_BRANCH_0,
A => UN13_DE_HOLD_PC,
B => XC_EXCEPTION_1);
\R.D.PV_RNO_6\: NOR2B port map (
Y => PV_14_I_A8_0_2,
A => DE_INST_0_SQMUXA_0,
B => BRANCH70);
UN1_RABPMISS_2_0_RNO_0: NOR3C port map (
Y => ANNUL_NEXT_1_SQMUXA_1_7,
A => UN19_INST,
B => ANNUL_NEXT_1_SQMUXA_1_5,
C => CALL_HOLD5_0);
UN1_RABPMISS_2_0_RNO_2: NOR2B port map (
Y => ANNUL_NEXT_1_SQMUXA_1_5,
A => BRANCH70,
B => ANNUL_NEXT_1_SQMUXA_1_4);
UN1_RABPMISS_2_0_RNO_3: NOR3C port map (
Y => ANNUL_NEXT_1_SQMUXA_1_4,
A => N_5566_2,
B => ANNUL_NEXT_1_SQMUXA_1_0,
C => ANNUL_NEXT_1_SQMUXA_1_2);
UN1_RABPMISS_2_0_RNO_5: NOR2A port map (
Y => ANNUL_NEXT_1_SQMUXA_1_2,
A => INST_0(28),
B => INST_0(25));
\R.D.INST_0_RNI1P3I[26]\: NOR2 port map (
Y => N_5566_2,
A => INST_0(26),
B => INST_0(27));
UN1_RABPMISS_2_0_RNO_4: NOR2A port map (
Y => ANNUL_NEXT_1_SQMUXA_1_0,
A => INST_0(29),
B => INULL_153);
\R.D.PV_RNO_4\: OR2A port map (
Y => PV_14_I_O8_0,
A => ANNUL_2,
B => INST_1(29));
\UN7_CADDR.ADD_M7_0_A4_1_1_0\: AOI1B port map (
Y => ADD_M7_0_A4_1_1_0,
A => DPC(23),
B => INST_0_1(21),
C => ADD_N_10_MUX_0);
\R.W.S.Y_RNO_1[27]\: AO1 port map (
Y => Y_1_IV_0(27),
A => ddata(27),
B => Y_1_SQMUXA_2,
C => RESULT_M(27));
\R.W.S.Y_RNO_0[18]\: AO1 port map (
Y => Y_1_IV_1(18),
A => Y(18),
B => UN1_INTACK6_3_0_0,
C => Y_1_IV_0(18));
\R.W.S.Y_RNO_1[18]\: AO1 port map (
Y => Y_1_IV_0(18),
A => ddata(18),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(18));
\R.W.S.Y_RNO_1[25]\: AO1 port map (
Y => Y_1_IV_0(25),
A => ddata(25),
B => Y_1_SQMUXA_2,
C => RESULT_M(25));
\R.W.S.Y_RNO_0[29]\: OR3 port map (
Y => Y_1_IV_1(29),
A => RESULT_M(29),
B => DBGI_M_2(58),
C => Y_M_1(29));
\R.W.S.Y_RNO_0[17]\: OR3 port map (
Y => Y_1_IV_1(17),
A => RESULT_M(17),
B => DBGI_M_2(46),
C => Y_M_1(17));
\R.W.S.Y_RNO_1[1]\: AO1 port map (
Y => Y_1_IV_0(1),
A => ddata(1),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(1));
\R.W.S.Y_RNO_1[14]\: AO1 port map (
Y => Y_1_IV_0(14),
A => ddata(14),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(14));
\R.W.S.Y_RNO_0[12]\: OR3 port map (
Y => Y_1_IV_1(12),
A => RESULT_M(12),
B => DBGI_M_2(41),
C => Y_M_1(12));
\R.W.S.Y_RNO_1[3]\: AO1 port map (
Y => Y_1_IV_0(3),
A => ddata(3),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(3));
\R.W.S.Y_RNO_1[24]\: AO1 port map (
Y => Y_1_IV_0(24),
A => ddata(24),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(24));
\R.W.S.Y_RNO_1[30]\: AO1 port map (
Y => Y_1_IV_0(30),
A => ddata(30),
B => Y_1_SQMUXA_2,
C => RESULT_M(30));
\R.W.S.Y_RNO_1[5]\: AO1 port map (
Y => Y_1_IV_0(5),
A => ddata(5),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(5));
\R.W.S.Y_RNO_0[9]\: OR3 port map (
Y => Y_1_IV_1(9),
A => RESULT_M(9),
B => DBGI_M_2(38),
C => Y_M_1(9));
\R.W.S.Y_RNO_1[20]\: AO1 port map (
Y => Y_1_IV_0(20),
A => ddata(20),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(20));
\R.W.S.Y_RNO_1[6]\: AO1 port map (
Y => Y_1_IV_0(6),
A => ddata(6),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(6));
\R.W.S.Y_RNO_1[15]\: AO1 port map (
Y => Y_1_IV_0(15),
A => ddata(15),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(15));
\R.W.S.Y_RNO_0[7]\: OR3 port map (
Y => Y_1_IV_1(7),
A => RESULT_M(7),
B => DBGI_M_2(36),
C => Y_M_1(7));
\R.W.S.Y_RNO_0[2]\: OR3 port map (
Y => Y_1_IV_1(2),
A => RESULT_M(2),
B => DBGI_M_2(31),
C => Y_M_1(2));
\R.W.S.Y_RNO_1[23]\: AO1 port map (
Y => Y_1_IV_0(23),
A => ddata(23),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(23));
\R.W.S.Y_RNO_1[8]\: AO1 port map (
Y => Y_1_IV_0(8),
A => ddata(8),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(8));
\R.W.S.Y_RNO_0[0]\: OR3 port map (
Y => Y_1_IV_1(0),
A => RESULT_M(0),
B => DBGI_M_0(29),
C => Y_M_1(0));
\R.W.S.Y_RNO_1[13]\: AO1 port map (
Y => Y_1_IV_0(13),
A => ddata(13),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(13));
\R.W.S.Y_RNO_0[19]\: AO1 port map (
Y => Y_1_IV_1(19),
A => Y(19),
B => UN1_INTACK6_3_0_0,
C => Y_1_IV_0(19));
\R.W.S.Y_RNO_1[19]\: AO1 port map (
Y => Y_1_IV_0(19),
A => ddata(19),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(19));
\R.W.S.Y_RNO_1[22]\: AO1 port map (
Y => Y_1_IV_0(22),
A => ddata(22),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(22));
\R.W.S.Y_RNO_1[28]\: AO1 port map (
Y => Y_1_IV_0(28),
A => ddata(28),
B => Y_1_SQMUXA_2,
C => RESULT_M(28));
\R.W.S.Y_RNO_1[10]\: AO1 port map (
Y => Y_1_IV_0(10),
A => ddata(10),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(10));
\R.W.S.Y_RNO_0[16]\: OR3 port map (
Y => Y_1_IV_1(16),
A => RESULT_M(16),
B => DBGI_M_2(45),
C => Y_M_1(16));
\R.W.S.Y_RNO_0[11]\: OR3 port map (
Y => Y_1_IV_1(11),
A => RESULT_M(11),
B => DBGI_M_2(40),
C => Y_M_1(11));
\R.W.S.Y_RNO_1[31]\: AO1 port map (
Y => Y_1_IV_0(31),
A => ddata(31),
B => Y_1_SQMUXA_2,
C => RESULT_M(31));
\R.W.S.Y_RNO_0[26]\: AO1 port map (
Y => Y_1_IV_1(26),
A => Y(26),
B => UN1_INTACK6_3_0_0,
C => Y_1_IV_0(26));
\R.W.S.Y_RNO_1[26]\: AO1 port map (
Y => Y_1_IV_0(26),
A => ddata(26),
B => Y_1_SQMUXA_2,
C => RESULT_M(26));
\R.W.S.Y_RNO_0[4]\: OR3 port map (
Y => Y_1_IV_1(4),
A => RESULT_M(4),
B => DBGI_M_2(33),
C => Y_M_1(4));
\R.W.S.Y_RNO_1[21]\: AO1 port map (
Y => Y_1_IV_0(21),
A => ddata(21),
B => Y_1_SQMUXA_2_0,
C => RESULT_M(21));
\UN7_CADDR.ADD_M9_I_A4_0_1\: OA1 port map (
Y => ADD_M9_I_A4_0,
A => DPC(21),
B => INST_0_0(19),
C => INST_0_0(20));
\R.X.LADDR_RNIUCDLG[0]\: NOR2A port map (
Y => RDATA_2_SQMUXA_0,
A => ME_LADDR_2(1),
B => ME_LADDR_2(0));
\UN17_BADDR.ADD_M6_I_A4_1\: NOR3A port map (
Y => ADD_M6_I_A4_1,
A => ADD_30X30_SLOW_I25_CO1_A0_3,
B => DPC(28),
C => ADD_30X30_SLOW_I20_UN1_CO1_0);
\R.M.CASA_RNIGU1G411\: OR3 port map (
Y => ME_NULLIFY2_2,
A => ME_NULLIFY2_0_0,
B => CASA_RNI0UCRH3,
C => CASA_RNISELFES);
\R.X.RSTATE_0_RNIKHV441[1]\: OA1C port map (
Y => ME_NULLIFY2_0_0,
A => NULLIFY_1_SQMUXA_2_151,
B => ME_NULLIFY2_0_TZ,
C => ANNUL_ALL13_0);
\R.E.CTRL.WICC_RNIU956E\: AO1A port map (
Y => ICCO_1_0_0(1),
A => WICC,
B => N_6687,
C => N_69);
\R.E.OP1_RNIJRRI5[31]\: AO1 port map (
Y => ERES2_IV_0(31),
A => OP1(31),
B => UN8_CASAEN,
C => DBGI_M_0(60));
\R.W.S.DWT_RNO_0\: AO1 port map (
Y => DWT_1_IV_0,
A => DWT_0_SQMUXA,
B => DWT,
C => DBGI_M_3(43));
\R.W.S.PS_RNI0LFQ92\: AO1 port map (
Y => S_1_IV_0,
A => PS_I_M_1,
B => PS_I_M_2,
C => DBGI_I_M(36));
\COMB.V.W.S.PS_1_IV_1_RNO_0\: AO1 port map (
Y => PS_1_IV_0,
A => ET_1_SQMUXA_1,
B => ddata(6),
C => S_M_0);
\R.W.S.ICC_RNO_1[0]\: AO1 port map (
Y => ICC_1_IV_0(0),
A => ddata(20),
B => ICC_3_SQMUXA,
C => RESULT_M_0(20));
\R.W.S.ICC_RNO_1[2]\: AO1 port map (
Y => ICC_1_IV_0(2),
A => ddata(22),
B => ICC_3_SQMUXA,
C => RESULT_M_0(22));
\R.W.S.ICC_RNO_1[1]\: AO1 port map (
Y => ICC_1_IV_0(1),
A => ddata(21),
B => ICC_3_SQMUXA,
C => RESULT_M_0(21));
\R.W.S.ICC_RNO_1[3]\: AO1 port map (
Y => ICC_1_IV_0(3),
A => ddata(23),
B => ICC_3_SQMUXA,
C => RESULT_M_0(23));
\R.X.CTRL.RD_RNI55T382[5]\: AO1 port map (
Y => WA_0_IV_0(5),
A => RD_0(5),
B => ANNUL_ALL12_1,
C => DBGI_M_0(12));
\R.X.CTRL.RD_RNI33T382[4]\: AO1 port map (
Y => WA_0_IV_0(4),
A => RD_0(4),
B => ANNUL_ALL12_1,
C => DBGI_M_0(11));
\R.E.CTRL.WICC_RNIFHD12\: NOR3B port map (
Y => ICCO_1_A7_1(1),
A => N_67_1,
B => WICC,
C => UN3_OP);
\R.X.LADDR_RNIUCDLG_0[0]\: NOR2A port map (
Y => RDATA_1_SQMUXA_0,
A => ME_LADDR_2(0),
B => ME_LADDR_2(1));
\UN7_CADDR.ADD_M7_I_0\: OR2A port map (
Y => ADD_M7_I_0,
A => DPC(22),
B => INST_0(20));
\R.E.CTRL.INST_RNI3B6E1[12]\: OR3A port map (
Y => ENADDR_0_SQMUXA_2_1,
A => N_5486_3,
B => ANNUL_3,
C => ENADDR_0_SQMUXA_1);
\R.E.OP1_RNIT3QI5[27]\: AO1 port map (
Y => ERES2_IV_0(27),
A => OP1(27),
B => UN8_CASAEN,
C => DBGI_M_0(56));
\DCI.ENADDR_1_SQMUXA_1_2_RNO\: NOR3A port map (
Y => ENADDR_1_SQMUXA_1_1,
A => N_5486_3,
B => ANNUL_3,
C => ENADDR_0_SQMUXA_1);
\R.X.RSTATE_0_RNIPM327[1]\: XO1 port map (
Y => UN1_INTACK6_3_0,
A => RSTATE(0),
B => RSTATE_0(1),
C => Y_0_SQMUXA_1);
\COMB.DBG_CACHE.DCI2.ENADDRS_IV_RNO_1\: NOR2A port map (
Y => ENADDR_1_M_2,
A => ENADDR_1_M_1,
B => DSUEN_0_SQMUXA);
\COMB.DBG_CACHE.DCI2.ENADDRS_IV_RNO_2\: NOR3A port map (
Y => ENADDR_1_M_1,
A => N_5486_3,
B => ENADDR_0_SQMUXA_1,
C => UN18_NOTAG_I(2));
\R.E.CTRL.INST_RNIB33UV4[22]\: AO1 port map (
Y => ICCO_1_O2_0(1),
A => N_9138,
B => EADDRESS(31),
C => N_99);
\R.X.CTRL.INST_RNIUR25[21]\: NOR3B port map (
Y => TBA_1_SQMUXA_4,
A => INST(20),
B => TBA_1_SQMUXA_3,
C => OPTYPE(0));
\R.X.CTRL.INST_RNIPCC3[19]\: NOR3B port map (
Y => TBA_1_SQMUXA_3,
A => INST(19),
B => FCNT_1_4,
C => OPTYPE(1));
\R.E.OP1_RNIHPRI5[30]\: AO1 port map (
Y => ERES2_IV_0(30),
A => OP1(30),
B => UN8_CASAEN,
C => DBGI_M_0(59));
\R.E.OP1_RNI18QI5[29]\: AO1 port map (
Y => ERES2_IV_0(29),
A => OP1(29),
B => UN8_CASAEN,
C => DBGI_M_0(58));
\R.X.RSTATE_RNI0BCF5[1]\: AO1 port map (
Y => WA_0_IV_0(1),
A => WR_1_SQMUXA,
B => daddr(3),
C => INTACK6);
\R.X.RSTATE_RNIESEQ62[1]\: OR2 port map (
Y => WA_0_IV_0(0),
A => DBGI_M_0(7),
B => S_3_SQMUXA);
\UN7_CADDR.ADD_30X30_SLOW_I15_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I15_S_0,
A => DPC(17),
B => INST_0(15));
\R.E.OP1_RNINTPI5[24]\: AO1 port map (
Y => ERES2_IV_0(24),
A => OP1(24),
B => UN8_CASAEN,
C => DBGI_M_0(53));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIMSBD81[31]\: AO1 port map (
Y => ALURESULT_1_IV_8(31),
A => SHIFTIN_17(31),
B => ALURESULT_2_SQMUXA_0,
C => ALURESULT_1_IV_7(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO[31]\: AO1A port map (
Y => ALURESULT_1_IV_5(31),
A => N_9_0,
B => LOGICOUT(31),
C => ALURESULT_1_IV_3(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_0[31]\: AO1 port map (
Y => ALURESULT_1_IV_4(31),
A => BPDATA(31),
B => ALURESULT_6_SQMUXA,
C => ALURESULT_1_IV_2(31));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_2[31]\: OR3 port map (
Y => ALURESULT_1_IV_3(31),
A => TBA_M_1(19),
B => ALURESULT_1_IV_0(31),
C => BPDATA_M_2(7));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_1[31]\: AO1 port map (
Y => ALURESULT_1_IV_2(31),
A => PC(31),
B => JMPL_0,
C => BPDATA_M_0(15));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_5[31]\: AO1 port map (
Y => ALURESULT_1_IV_0(31),
A => Y(31),
B => ALURESULT_10_SQMUXA,
C => EX_OP2_M(31));
\R.A.CTRL.WICC_RNIC6018\: AO1 port map (
Y => LDLOCK_3_0,
A => BICC_HOLD_3,
B => N_5754,
C => BICC_HOLD_BP);
\R.E.OP1_RNIPVPI5[25]\: AO1 port map (
Y => ERES2_IV_0(25),
A => ddata(25),
B => MRESULT2_1_SQMUXA_0_0,
C => OP1_M(25));
\R.E.OP1_RNILRPI5[23]\: AO1 port map (
Y => ERES2_IV_0(23),
A => OP1(23),
B => UN8_CASAEN,
C => DBGI_M_0(52));
\R.E.OP1_RNITUCRA[15]\: OR3 port map (
Y => ERES2_IV_1(15),
A => DBGI_M(20),
B => OP1_M(15),
C => DBGI_M_0(44));
\R.X.CTRL.INST_RNIUR25_0[19]\: NOR2B port map (
Y => WIM_1_SQMUXA_3,
A => FCNT_1_4,
B => WIM_1_SQMUXA_2);
\R.X.CTRL.INST_RNIJ6C3[19]\: NOR3A port map (
Y => WIM_1_SQMUXA_2,
A => WIM_1_SQMUXA_1_0,
B => INST(19),
C => OPTYPE(0));
\R.X.CTRL.INST_RNI6GM1[22]\: NOR2A port map (
Y => WIM_1_SQMUXA_1_0,
A => INST(20),
B => OPTYPE(1));
\R.X.CTRL.WICC_RNIKENC\: NOR2B port map (
Y => ICC_1_SQMUXA_0,
A => WICC_0,
B => rst);
\IR.ADDR_RNO_1[24]\: AO1 port map (
Y => ADDR_1_IV_2(24),
A => ddata(24),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(24));
\IR.ADDR_RNO_3[24]\: OR3 port map (
Y => ADDR_1_IV_1(24),
A => PC_M_0(24),
B => PC_M_1(24),
C => PC_M_2(24));
\IR.ADDR_RNO_0[14]\: OR3 port map (
Y => ADDR_1_IV_3(14),
A => DBGI_M_1(43),
B => ADDR_1_IV_1(14),
C => PC_M_1(14));
\IR.ADDR_RNO_2[14]\: OR3 port map (
Y => ADDR_1_IV_1(14),
A => PC_M_0_0(14),
B => PC_M_2(14),
C => PC_M_3(14));
\IR.ADDR_RNO_1[12]\: AO1 port map (
Y => ADDR_1_IV_2(12),
A => ddata(12),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(12));
\IR.ADDR_RNO_3[12]\: OR3 port map (
Y => ADDR_1_IV_1(12),
A => PC_M_0(12),
B => PC_M_1(12),
C => PC_M_2(12));
\IR.ADDR_RNO_1[22]\: AO1 port map (
Y => ADDR_1_IV_2(22),
A => ddata(22),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(22));
\IR.ADDR_RNO_3[22]\: OR3 port map (
Y => ADDR_1_IV_1(22),
A => PC_M_0(22),
B => PC_M_1(22),
C => PC_M_2(22));
\IR.ADDR_RNO_1[13]\: AO1 port map (
Y => ADDR_1_IV_2(13),
A => ddata(13),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(13));
\IR.ADDR_RNO_3[13]\: OR3 port map (
Y => ADDR_1_IV_1(13),
A => PC_M_0(13),
B => PC_M_1(13),
C => PC_M_2(13));
\IR.ADDR_RNO_1[28]\: AO1 port map (
Y => ADDR_1_IV_2(28),
A => ddata(28),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(28));
\IR.ADDR_RNO_3[28]\: OR3 port map (
Y => ADDR_1_IV_1(28),
A => PC_M_0(28),
B => PC_M_1(28),
C => PC_M_2(28));
\IR.ADDR_RNO_1[19]\: AO1 port map (
Y => ADDR_1_IV_2(19),
A => ddata(19),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(19));
\IR.ADDR_RNO_3[19]\: AO1 port map (
Y => ADDR_1_IV_1(19),
A => PC(19),
B => ADDR_1_SQMUXA_0_0,
C => ADDR_1_IV_0(19));
\IR.ADDR_RNO_4[19]\: AO1 port map (
Y => ADDR_1_IV_0(19),
A => PC_0(19),
B => ADDR_3_SQMUXA_0,
C => PC_M_0(19));
\IR.ADDR_RNO_1[26]\: AO1 port map (
Y => ADDR_1_IV_2(26),
A => ddata(26),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(26));
\IR.ADDR_RNO_3[26]\: OR3 port map (
Y => ADDR_1_IV_1(26),
A => PC_M_0(26),
B => PC_M_1(26),
C => PC_M_2(26));
\IR.ADDR_RNO_1[29]\: AO1 port map (
Y => ADDR_1_IV_2(29),
A => ddata(29),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(29));
\IR.ADDR_RNO_3[29]\: OR3 port map (
Y => ADDR_1_IV_1(29),
A => PC_M_0(29),
B => PC_M_1(29),
C => PC_M_2(29));
\IR.ADDR_RNO_1[27]\: AO1 port map (
Y => ADDR_1_IV_2(27),
A => ddata(27),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(27));
\IR.ADDR_RNO_3[27]\: OR3 port map (
Y => ADDR_1_IV_1(27),
A => PC_M_0(27),
B => PC_M_1(27),
C => PC_M_2(27));
\IR.ADDR_RNO_1[21]\: AO1 port map (
Y => ADDR_1_IV_2(21),
A => ddata(21),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(21));
\IR.ADDR_RNO_3[21]\: OR3 port map (
Y => ADDR_1_IV_1(21),
A => PC_M_0(21),
B => PC_M_1(21),
C => PC_M_2(21));
\IR.ADDR_RNO_1[18]\: AO1 port map (
Y => ADDR_1_IV_2(18),
A => ddata(18),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(18));
\IR.ADDR_RNO_3[18]\: OR3 port map (
Y => ADDR_1_IV_1(18),
A => PC_M_0(18),
B => PC_M_1(18),
C => PC_M_2(18));
\IR.ADDR_RNO_1[10]\: AO1 port map (
Y => ADDR_1_IV_2(10),
A => ddata(10),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(10));
\IR.ADDR_RNO_3[10]\: OR3 port map (
Y => ADDR_1_IV_1(10),
A => PC_M_0(10),
B => PC_M_1(10),
C => PC_M_2(10));
\IR.ADDR_RNO_0[9]\: OR3 port map (
Y => ADDR_1_IV_3(9),
A => DBGI_M_1(38),
B => ADDR_1_IV_1(9),
C => PC_M_0(9));
\IR.ADDR_RNO_2[9]\: OR3 port map (
Y => ADDR_1_IV_1(9),
A => PC_M_0_0(9),
B => PC_M_1(9),
C => PC_M_2(9));
\IR.ADDR_RNO_1[25]\: AO1 port map (
Y => ADDR_1_IV_2(25),
A => ddata(25),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(25));
\IR.ADDR_RNO_3[25]\: OR3 port map (
Y => ADDR_1_IV_1(25),
A => PC_M_0(25),
B => PC_M_1(25),
C => PC_M_2(25));
\IR.ADDR_RNO_1[6]\: AO1 port map (
Y => ADDR_1_IV_2(6),
A => ddata(6),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(6));
\IR.ADDR_RNO_3[6]\: OR3 port map (
Y => ADDR_1_IV_1(6),
A => PC_M_0(6),
B => PC_M_1(6),
C => PC_M_2(6));
\IR.ADDR_RNO_1[31]\: AO1 port map (
Y => ADDR_1_IV_2(31),
A => ddata(31),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(31));
\IR.ADDR_RNO_3[31]\: OR3 port map (
Y => ADDR_1_IV_1(31),
A => PC_M_0(31),
B => PC_M_1(31),
C => PC_M_2(31));
\IR.ADDR_RNO_1[20]\: AO1 port map (
Y => ADDR_1_IV_2(20),
A => ddata(20),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(20));
\IR.ADDR_RNO_3[20]\: OR3 port map (
Y => ADDR_1_IV_1(20),
A => PC_M_0(20),
B => PC_M_1(20),
C => PC_M_2(20));
\IR.ADDR_RNO_1[23]\: OR3 port map (
Y => ADDR_1_IV_2(23),
A => ADDR_1_IV_0(23),
B => PC_M_0(23),
C => DBGI_M_1(52));
\IR.ADDR_RNO_3[23]\: AO1 port map (
Y => ADDR_1_IV_0(23),
A => PC(23),
B => ADDR_3_SQMUXA_0,
C => PC_M_0_0(23));
\IR.ADDR_RNO_1[7]\: AO1 port map (
Y => ADDR_1_IV_2(7),
A => ddata(7),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(7));
\IR.ADDR_RNO_3[7]\: OR3 port map (
Y => ADDR_1_IV_1(7),
A => PC_M_0(7),
B => PC_M_1(7),
C => PC_M_2(7));
\IR.ADDR_RNO_1[17]\: AO1 port map (
Y => ADDR_1_IV_2(17),
A => ddata(17),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(17));
\IR.ADDR_RNO_3[17]\: OR3 port map (
Y => ADDR_1_IV_1(17),
A => PC_M_0(17),
B => PC_M_1(17),
C => PC_M_2(17));
\IR.ADDR_RNO_1[30]\: AO1 port map (
Y => ADDR_1_IV_2(30),
A => ddata(30),
B => NPC_1_SQMUXA_1,
C => ADDR_1_IV_1(30));
\IR.ADDR_RNO_3[30]\: OR3 port map (
Y => ADDR_1_IV_1(30),
A => PC_M_0(30),
B => PC_M_1(30),
C => PC_M_2(30));
\IR.ADDR_RNO_1[16]\: AO1 port map (
Y => ADDR_1_IV_2(16),
A => ddata(16),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(16));
\IR.ADDR_RNO_3[16]\: OR3 port map (
Y => ADDR_1_IV_1(16),
A => PC_M_0(16),
B => PC_M_1(16),
C => PC_M_2(16));
\IR.ADDR_RNO_1[8]\: AO1 port map (
Y => ADDR_1_IV_2(8),
A => ddata(8),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(8));
\IR.ADDR_RNO_3[8]\: OR3 port map (
Y => ADDR_1_IV_1(8),
A => PC_M_0(8),
B => PC_M_1(8),
C => PC_M_2(8));
\IR.ADDR_RNO_1[15]\: AO1 port map (
Y => ADDR_1_IV_2(15),
A => ddata(15),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(15));
\IR.ADDR_RNO_3[15]\: OR3 port map (
Y => ADDR_1_IV_1(15),
A => PC_M_0(15),
B => PC_M_1(15),
C => PC_M_2(15));
\IR.ADDR_RNO_1[5]\: AO1 port map (
Y => ADDR_1_IV_2(5),
A => ddata(5),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(5));
\IR.ADDR_RNO_3[5]\: OR3 port map (
Y => ADDR_1_IV_1(5),
A => PC_M_0(5),
B => PC_M_1(5),
C => PC_M_2(5));
\IR.ADDR_RNO_1[2]\: AO1 port map (
Y => ADDR_1_IV_2(2),
A => ddata(2),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(2));
\IR.ADDR_RNO_3[2]\: OR3 port map (
Y => ADDR_1_IV_1(2),
A => PC_M_0(2),
B => PC_M_1(2),
C => PC_M_2(2));
\IR.ADDR_RNO_1[11]\: AO1 port map (
Y => ADDR_1_IV_2(11),
A => ddata(11),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(11));
\IR.ADDR_RNO_3[11]\: OR3 port map (
Y => ADDR_1_IV_1(11),
A => PC_M_0_0(11),
B => PC_M_1(11),
C => PC_M_2(11));
\IR.ADDR_RNO_1[3]\: AO1 port map (
Y => ADDR_1_IV_2(3),
A => ddata(3),
B => NPC_1_SQMUXA_1_0,
C => ADDR_1_IV_1(3));
\IR.ADDR_RNO_3[3]\: OR3 port map (
Y => ADDR_1_IV_1(3),
A => PC_M_0(3),
B => PC_M_1(3),
C => PC_M_2(3));
\IR.ADDR_RNO_0[4]\: OR3 port map (
Y => ADDR_1_IV_3(4),
A => DBGI_M_1(33),
B => ADDR_1_IV_1(4),
C => PC_M_0(4));
\IR.ADDR_RNO_2[4]\: OR3 port map (
Y => ADDR_1_IV_1(4),
A => PC_M_0_0(4),
B => PC_M_1(4),
C => PC_M_2(4));
\R.E.CTRL.CNT_RNIAJ4U[0]\: NOR3A port map (
Y => ENADDR_1_SQMUXA_0,
A => CNT(0),
B => CNT_0(1),
C => LOCK_1);
\R.E.OP1_RNIV5QI5[28]\: AO1 port map (
Y => ERES2_IV_0(28),
A => OP1(28),
B => UN8_CASAEN,
C => DBGI_M_0(57));
\COMB.ALU_SELECT.UN1_ADDOUT_15_14\: NOR2A port map (
Y => UN1_ADDOUT_15_14,
A => UN1_ADDOUT_15_12,
B => EADDRESS(31));
\COMB.ALU_SELECT.UN1_ADDOUT_15_12\: NOR3 port map (
Y => UN1_ADDOUT_15_12,
A => EADDRESS(30),
B => EADDRESS(15),
C => EADDRESS(27));
\COMB.ALU_SELECT.UN1_ADDOUT_15_11\: NOR3A port map (
Y => UN1_ADDOUT_15_11,
A => UN1_ADDOUT_15_6,
B => EADDRESS(25),
C => EADDRESS(29));
\COMB.ALU_SELECT.UN1_ADDOUT_15_10\: NOR3A port map (
Y => UN1_ADDOUT_15_10,
A => UN1_ADDOUT_15_5,
B => EADDRESS(28),
C => EADDRESS(24));
\COMB.ALU_SELECT.UN1_ADDOUT_15_6\: NOR3A port map (
Y => UN1_ADDOUT_15_6,
A => UN1_ADDOUT_15_3,
B => EADDRESS(26),
C => EADDRESS(21));
\COMB.ALU_SELECT.UN1_ADDOUT_15_5\: NOR3A port map (
Y => UN1_ADDOUT_15_5,
A => UN1_ADDOUT_15_0,
B => EADDRESS(13),
C => EADDRESS(14));
\COMB.ALU_SELECT.UN1_ADDOUT_15_3\: NOR3 port map (
Y => UN1_ADDOUT_15_3,
A => EADDRESS(8),
B => EADDRESS(9),
C => EADDRESS(12));
\COMB.ALU_SELECT.UN1_ADDOUT_15_0\: NOR2 port map (
Y => UN1_ADDOUT_15_0,
A => UN14_EX_ADD_RES,
B => EADDRESS(10));
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIR6GOF\: OR3 port map (
Y => UN23_HOLD_PC_0_5,
A => UN23_HOLD_PC_0_3,
B => UN23_HOLD_PC_3_0,
C => UN5_LDLOCK);
\COMB.IC_CTRL.UN23_HOLD_PC_0_2_RNO\: AO1 port map (
Y => UN23_HOLD_PC_0_1,
A => HOLD_PC_2,
B => HOLD_PC_1_SQMUXA,
C => DE_FINS_HOLD_1);
\COMB.IC_CTRL.UN23_HOLD_PC_0_2_RNO_0\: AO1 port map (
Y => UN23_HOLD_PC_0_0,
A => HOLD_PC_0_SQMUXA_2,
B => INULL_153,
C => HOLD_PC_0_SQMUXA_M);
\R.X.CTRL.WY_RNIHDU91_0\: NOR3B port map (
Y => Y_2_SQMUXA_1,
A => Y_0_SQMUXA_0,
B => ANNUL_ALL10,
C => WY_1);
\R.X.CTRL.INST_RNIIM4B[25]\: NOR3C port map (
Y => DWT_1_SQMUXA_4,
A => UN61_PWRD_1_0,
B => UN61_PWRD_1_1,
C => DWT_1_SQMUXA_3);
\R.X.CTRL.INST_RNID794[25]\: NOR3C port map (
Y => DWT_1_SQMUXA_3,
A => INST_2(29),
B => INST(25),
C => DWT_1_SQMUXA_2);
\R.X.CTRL.INST_RNIRAI2[26]\: NOR3 port map (
Y => DWT_1_SQMUXA_2,
A => INST(28),
B => INST(27),
C => INST(26));
\R.W.S.ET_RNIUDH38\: OR3 port map (
Y => ANNUL_ALL12_4_0,
A => ANNUL_ALL12,
B => ET_0_SQMUXA,
C => XC_INULL_1_SQMUXA_150);
\R.E.OP2_RNIQMRB1_2[31]\: NOR2 port map (
Y => N_9138,
A => OP1_RNIJ95H(31),
B => UN1_IU_5(97));
\COMB.V.W.S.ET_1_IV_2_RNO_1\: NOR2A port map (
Y => ET_LI_M_0,
A => rst,
B => ET);
\R.E.CTRL.PC_RNIQM6RN2[27]\: OR3 port map (
Y => ALURESULT_0_IV_8(27),
A => ALURESULT_0_IV_6(27),
B => ALURESULT_0_IV_5(27),
C => SHIFTIN_17_M_0(27));
\R.E.CTRL.PC_RNI1IORQ[27]\: OR3 port map (
Y => ALURESULT_0_IV_6(27),
A => ALURESULT_0_IV_2(27),
B => ALURESULT_0_IV_1(27),
C => LOGICOUT_M_0(27));
\R.X.RESULT_RNIDFO8M[27]\: AO1 port map (
Y => ALURESULT_0_IV_5(27),
A => BPDATA(27),
B => ALURESULT_6_SQMUXA,
C => ALURESULT_0_IV_3(27));
\R.X.RESULT_RNI54DCC[3]\: AO1 port map (
Y => ALURESULT_0_IV_3(27),
A => BPDATA(3),
B => ALURESULT_4_SQMUXA,
C => ALURESULT_8_SQMUXA);
\R.E.CTRL.PC_RNICVK6B[27]\: AO1 port map (
Y => ALURESULT_0_IV_2(27),
A => PC(27),
B => JMPL_0,
C => BPDATA_M_0(11));
\R.M.Y_RNIDLSJ7[27]\: OR3 port map (
Y => ALURESULT_0_IV_1(27),
A => Y_M_1(27),
B => EX_OP2_M(27),
C => TBA_M_1(15));
\IR.PWD_RNO_1\: NOR2A port map (
Y => PWD_0_SQMUXA_1_0,
A => rst,
B => PWD_0_SQMUXA);
\R.X.CTRL.INST_RNI5FR6[21]\: NOR3C port map (
Y => CWP_2_SQMUXA_0,
A => FCNT_1_4,
B => Y9_1,
C => Y15);
\R.M.NALIGN_RNIELO2P\: OA1B port map (
Y => TT_2_SQMUXA_2_0,
A => TRAP_1_SQMUXA,
B => TT_2_SQMUXA,
C => ANNUL_4);
\R.E.OP1_RNIJPPI5[22]\: AO1 port map (
Y => ERES2_IV_0(22),
A => OP1(22),
B => UN8_CASAEN,
C => DBGI_M_0(51));
\R.E.OP1_RNIQRCRA[14]\: OR3 port map (
Y => ERES2_IV_1(14),
A => DBGI_M(19),
B => OP1_M(14),
C => DBGI_M_0(43));
\R.E.OP1_RNIR1QI5[26]\: AO1 port map (
Y => ERES2_IV_0(26),
A => OP1(26),
B => UN8_CASAEN,
C => DBGI_M_0(55));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNI7J76G2[30]\: OR3 port map (
Y => ALURESULT_1_IV_9(30),
A => SHIFTIN_17_M(31),
B => ALURESULT_1_IV_7(30),
C => SHIFTIN_17_M_0(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO[30]\: AO1A port map (
Y => ALURESULT_1_IV_5(30),
A => N_9_0,
B => LOGICOUT(30),
C => ALURESULT_1_IV_3(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_0[30]\: AO1 port map (
Y => ALURESULT_1_IV_4(30),
A => BPDATA(30),
B => ALURESULT_6_SQMUXA,
C => ALURESULT_1_IV_2(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_1[30]\: AO1 port map (
Y => ALURESULT_1_IV_2(30),
A => PC(30),
B => JMPL_0,
C => BPDATA_M_0(14));
\COMB.ALU_SELECT.ALURESULT_1_IV_1_RNO_0[30]\: AO1 port map (
Y => ALURESULT_1_IV_0(30),
A => Y(30),
B => ALURESULT_10_SQMUXA,
C => EX_OP2_M(30));
\R.E.JMPL_RNIC7JAF2\: AO1 port map (
Y => ALURESULT_1_IV_8(29),
A => SHIFTIN_17(30),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(29));
\R.E.ALUOP_RNIHNUQJ1[0]\: OR3 port map (
Y => ALURESULT_1_IV_7(29),
A => ALURESULT_8_SQMUXA_0,
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_6(29));
\R.E.CTRL.PC_RNIRFILF1[29]\: OR3 port map (
Y => ALURESULT_1_IV_6(29),
A => LOGICOUT_M_0(29),
B => ALURESULT_1_IV_3(29),
C => ALURESULT_1_IV_4(29));
\R.E.CTRL.PC_RNI6T03L[29]\: OR3 port map (
Y => ALURESULT_1_IV_4(29),
A => PC_M_3(29),
B => BPDATA_M_0(13),
C => BPDATA_M(29));
\R.M.Y_RNIDK9HI[29]\: OR3 port map (
Y => ALURESULT_1_IV_3(29),
A => TBA_M_1(17),
B => ALURESULT_1_IV_0(29),
C => BPDATA_M_2(5));
\R.M.Y_RNIM5RI4[29]\: AO1 port map (
Y => ALURESULT_1_IV_0(29),
A => Y(29),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(29));
\R.E.OP1_RNIG19HB[7]\: OR3 port map (
Y => ERES2_IV_1(7),
A => DBGI_M(12),
B => OP1_M(7),
C => DBGI_M_0(36));
\R.E.JMPL_RNILKORA2\: AO1 port map (
Y => ALURESULT_1_IV_8(24),
A => SHIFTIN_17(25),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(24));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO[24]\: AO1A port map (
Y => ALURESULT_1_IV_5(24),
A => N_9_0,
B => LOGICOUT(24),
C => ALURESULT_1_IV_3(24));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_0[24]\: AO1 port map (
Y => ALURESULT_1_IV_4(24),
A => BPDATA(24),
B => ALURESULT_6_SQMUXA,
C => ALURESULT_1_IV_2(24));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_2[24]\: OR3 port map (
Y => ALURESULT_1_IV_3(24),
A => TBA_M_1(12),
B => ALURESULT_1_IV_0(24),
C => BPDATA_M_2(0));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_1[24]\: AO1 port map (
Y => ALURESULT_1_IV_2(24),
A => PC(24),
B => JMPL_0,
C => BPDATA_M_0(8));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_5[24]\: AO1 port map (
Y => ALURESULT_1_IV_0(24),
A => Y_1(24),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(24));
\R.E.OP1_RNI35DRA[17]\: OR3 port map (
Y => ERES2_IV_1(17),
A => DBGI_M(22),
B => OP1_M(17),
C => DBGI_M_0(46));
\R.W.S.PS_RNIDUG61\: NOR3B port map (
Y => PS_I_M_1,
A => Y11,
B => ANNUL_ALL10,
C => PS);
\R.X.CTRL.WICC_RNIU8LG1\: NOR3C port map (
Y => ICC_2_SQMUXA_2,
A => CWP_1_SQMUXA_0,
B => ICC_2_SQMUXA_0,
C => ANNUL_ALL10);
\R.X.CTRL.WICC_RNIKENC_0\: NOR2A port map (
Y => ICC_2_SQMUXA_0,
A => rst,
B => WICC_0);
\R.E.OP1_RNI9BDRA[19]\: OR3 port map (
Y => ERES2_IV_1(19),
A => DBGI_M(24),
B => OP1_M(19),
C => DBGI_M_0(48));
\R.M.CTRL.PV_RNILNS18\: NOR3B port map (
Y => UN6_ANNUL_I_I_A5_1,
A => ET_RNIHG083,
B => PV_2,
C => ANNUL_2_I_149);
\R.E.JMPL_RNI22AN14\: OR3 port map (
Y => ALURESULT_1_IV_10(25),
A => SHIFTIN_17_M_0(25),
B => ALURESULT_1_IV_8(25),
C => SHIFTIN_17_M(26));
\R.W.S.TBA_RNIVIF0M1[13]\: OR3 port map (
Y => ALURESULT_1_IV_8(25),
A => ALURESULT_1_IV_4(25),
B => LOGICOUT_M_0(25),
C => ALURESULT_1_IV_7(25));
\R.E.CTRL.PC_RNI1LR0M[25]\: OR3 port map (
Y => ALURESULT_1_IV_7(25),
A => ALURESULT_1_IV_3(25),
B => BPDATA_M(25),
C => ALURESULT_4(0));
\R.W.S.TBA_RNIB1RRO[13]\: OR3 port map (
Y => ALURESULT_1_IV_4(25),
A => BPDATA_M_0(9),
B => TBA_M_1(13),
C => BPDATA_M_2(1));
\R.E.CTRL.PC_RNIQC6R8[25]\: OR3 port map (
Y => ALURESULT_1_IV_3(25),
A => ALURESULT_1_IV_0(25),
B => EX_OP2_M(25),
C => PC_M_3(25));
\R.M.Y_RNIOU905[25]\: AO1 port map (
Y => ALURESULT_1_IV_0(25),
A => Y(25),
B => ALURESULT_10_SQMUXA_0,
C => ALURESULT_11_SQMUXA);
\R.E.JMPL_RNILBENF2\: OR3 port map (
Y => ALURESULT_1_IV_8(23),
A => ALURESULT_1_IV_6(23),
B => ALURESULT_1_IV_5(23),
C => SHIFTIN_17_M_0(23));
\R.E.ALUOP_0_RNI0PIBL[0]\: AO1A port map (
Y => ALURESULT_1_IV_6(23),
A => N_9_0,
B => LOGICOUT(23),
C => ALURESULT_1_IV_4(23));
\R.M.ICC_RNIM0RIL[3]\: OR3 port map (
Y => ALURESULT_1_IV_5(23),
A => ALURESULT_1_IV_1(23),
B => ALURESULT_8_SQMUXA_0,
C => BPDATA_M_1(7));
\R.E.CTRL.PC_RNIDTQ7E[23]\: OR3 port map (
Y => ALURESULT_1_IV_4(23),
A => PC_M_1(23),
B => TBA_M_1(11),
C => BPDATA_M(23));
\R.M.ICC_RNIRG5O7[3]\: AO1 port map (
Y => ALURESULT_1_IV_1(23),
A => ICC_0(3),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(23));
\R.M.Y_RNI4JQI4[23]\: AO1 port map (
Y => ALURESULT_1_IV_0(23),
A => Y_1(23),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(23));
\R.E.OP1_RNIHICRA[11]\: OR3 port map (
Y => ERES2_IV_1(11),
A => DBGI_M(16),
B => OP1_M(11),
C => DBGI_M_0(40));
\R.E.CTRL.TT_RNO_1[0]\: AO1A port map (
Y => TT_IV_0(0),
A => ANNUL_2,
B => PRIVILEGED_INST_6,
C => TRAP_0);
\R.E.OP1_RNIFLPI5[20]\: AO1 port map (
Y => ERES2_IV_0(20),
A => OP1(20),
B => UN8_CASAEN,
C => DBGI_M_0(49));
\R.E.OP1_RNIHNPI5[21]\: AO1 port map (
Y => ERES2_IV_0(21),
A => OP1(21),
B => UN8_CASAEN,
C => DBGI_M_0(50));
\R.E.JMPL_RNIFRTT32\: AO1 port map (
Y => ALURESULT_1_IV_7(15),
A => SHIFTIN_17(15),
B => ALURESULT_2_SQMUXA_0,
C => SHIFTIN_17_M(16));
\R.E.CTRL.PC_RNID3LB71[15]\: OR3 port map (
Y => ALURESULT_1_IV_6(15),
A => ALURESULT_1_IV_4(15),
B => LOGICOUT_M_0(15),
C => BPDATA_M(15));
\R.E.CTRL.PC_RNIIP7CL[15]\: OR3 port map (
Y => ALURESULT_1_IV_4(15),
A => ALURESULT_1_IV_1(15),
B => BPDATA_M_2(7),
C => ALURESULT_1_IV_2(15));
\R.E.CTRL.PC_RNI3LV03[15]\: AO1 port map (
Y => ALURESULT_1_IV_2(15),
A => PC(15),
B => JMPL_0,
C => ALURESULT_8_SQMUXA);
\R.W.S.TBA_RNIF5RD7[3]\: AO1 port map (
Y => ALURESULT_1_IV_1(15),
A => TBA(3),
B => ALURESULT_12_SQMUXA_0,
C => ALURESULT_1_IV_0(15));
\R.M.Y_RNI5ERG4[15]\: AO1 port map (
Y => ALURESULT_1_IV_0(15),
A => Y_1(15),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(15));
\R.E.OP1_RNI02DRA[16]\: OR3 port map (
Y => ERES2_IV_1(16),
A => DBGI_M(21),
B => OP1_M(16),
C => DBGI_M_0(45));
\R.D.INST_0_RNI0F2UG4[13]\: NOR3B port map (
Y => RFE_1_1,
A => LDCHECK2,
B => RFE_1_2,
C => OSEL_1_I_0(1));
\R.E.OP1_RNIKLCRA[12]\: OR3 port map (
Y => ERES2_IV_1(12),
A => DBGI_M(17),
B => OP1_M(12),
C => DBGI_M_0(41));
\R.D.INST_0_RNICQ6CN[13]\: AO1 port map (
Y => OSEL_1_I_0(1),
A => UN1_RS1_2,
B => UN1_RS1_1,
C => IMM);
\R.X.RSTATE_0_RNIKB156[1]\: AOI1B port map (
Y => UN1_INTACK6_2_0,
A => NPC_1_SQMUXA,
B => RSTATE_0(1),
C => RSTATE(0));
\R.E.JMPL_RNIUCHFE2\: AO1 port map (
Y => ALURESULT_1_IV_8(28),
A => SHIFTIN_17(29),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(28));
\R.E.ALUOP_RNIGLTQJ1[0]\: OR3 port map (
Y => ALURESULT_1_IV_7(28),
A => ALURESULT_8_SQMUXA_0,
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_6(28));
\R.E.CTRL.PC_RNIQDHLF1[28]\: OR3 port map (
Y => ALURESULT_1_IV_6(28),
A => LOGICOUT_M_0(28),
B => ALURESULT_1_IV_3(28),
C => ALURESULT_1_IV_4(28));
\R.E.CTRL.PC_RNITJ03L[28]\: OR3 port map (
Y => ALURESULT_1_IV_4(28),
A => PC_M_3(28),
B => BPDATA_M_0(12),
C => BPDATA_M(28));
\R.M.Y_RNI5C9HI[28]\: OR3 port map (
Y => ALURESULT_1_IV_3(28),
A => TBA_M_1(16),
B => ALURESULT_1_IV_0(28),
C => BPDATA_M_2(4));
\R.M.Y_RNIJ2RI4[28]\: AO1 port map (
Y => ALURESULT_1_IV_0(28),
A => Y(28),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(28));
\R.E.OP1_RNI68DRA[18]\: OR3 port map (
Y => ERES2_IV_1(18),
A => DBGI_M(23),
B => OP1_M(18),
C => DBGI_M_0(47));
\R.E.OP1_RNINOCRA[13]\: OR3 port map (
Y => ERES2_IV_1(13),
A => DBGI_M(18),
B => OP1_M(13),
C => DBGI_M_0(42));
\COMB.ALU_SELECT.UN1_ADDOUT_16_7\: NOR3A port map (
Y => UN1_ADDOUT_16_7,
A => UN1_ADDOUT_16_5,
B => EADDRESS(19),
C => EADDRESS(20));
\R.E.CTRL.CNT_RNIFQS52B[0]\: NOR3B port map (
Y => UN1_ADDOUT_16_6,
A => UN1_ADDOUT_16_1,
B => UN1_ADDOUT_16_3,
C => EADDRESS(16));
\COMB.ALU_SELECT.UN1_ADDOUT_16_5\: NOR2 port map (
Y => UN1_ADDOUT_16_5,
A => EADDRESS(17),
B => EADDRESS(22));
\COMB.ALU_SELECT.UN1_ADDOUT_16_3\: NOR2 port map (
Y => UN1_ADDOUT_16_3,
A => EADDRESS(18),
B => EADDRESS(11));
\R.E.CTRL.CNT_RNI9N3VV1[0]\: NOR3 port map (
Y => UN1_ADDOUT_16_1,
A => EADDRESS(5),
B => EADDRESS(2),
C => EADDRESS(3));
\R.E.CTRL.TT_RNO_0[1]\: NOR2A port map (
Y => TT_1_1,
A => TT_1_0,
B => TT_4_SQMUXA_1);
\R.E.CTRL.TT_RNO_1[1]\: NOR3 port map (
Y => TT_1_0,
A => ANNUL_2,
B => TRAP_0,
C => TT_3_SQMUXA_1_0);
\R.E.CTRL.TT_RNO_0[2]\: OA1A port map (
Y => TT_2_1,
A => ILLEGAL_INST_7,
B => UN22_PRIVILEGED_INST,
C => TT_2_0);
\R.E.CTRL.TT_RNO_1[2]\: NOR3 port map (
Y => TT_2_0,
A => ANNUL_2,
B => TRAP_0,
C => PRIVILEGED_INST_6);
\R.E.OP1_RNIJ49HB[8]\: OR3 port map (
Y => ERES2_IV_1(8),
A => DBGI_M(13),
B => OP1_M(8),
C => DBGI_M_0(37));
\R.E.OP1_RNIDU8HB[6]\: OR3 port map (
Y => ERES2_IV_1(6),
A => DBGI_M(11),
B => OP1_M(6),
C => DBGI_M_0(35));
\R.E.OP1_RNIM79HB[9]\: OR3 port map (
Y => ERES2_IV_1(9),
A => DBGI_M(14),
B => OP1_M(9),
C => DBGI_M_0(38));
\R.E.OP1_RNIEFCRA[10]\: OR3 port map (
Y => ERES2_IV_1(10),
A => DBGI_M(15),
B => OP1_M(10),
C => DBGI_M_0(39));
\R.M.IRQEN_RNO_0\: NOR2B port map (
Y => IRQEN_I_A5_0,
A => TRAP62,
B => TRAP26);
\R.X.CTRL.INST_RNIUU5G[20]\: OAI1 port map (
Y => ANNUL_ALL3_5_0,
A => Y10,
B => Y6_0,
C => Y15);
\R.E.CTRL.PC_RNI6LK5H2[22]\: OR3 port map (
Y => ALURESULT_1_IV_8(22),
A => ALURESULT_1_IV_6(22),
B => ALURESULT_1_IV_5(22),
C => SHIFTIN_17_M_0(22));
\R.E.CTRL.PC_RNI9DFJQ[22]\: OR3 port map (
Y => ALURESULT_1_IV_6(22),
A => BPDATA_M(22),
B => ALURESULT_1_IV_2(22),
C => BPDATA_M_1(6));
\R.M.ICC_RNI3QG5I[2]\: OR3 port map (
Y => ALURESULT_1_IV_5(22),
A => ALURESULT_1_IV_1(22),
B => ALURESULT_8_SQMUXA_0,
C => LOGICOUT_M_0(22));
\R.E.CTRL.PC_RNI4F1J4[22]\: AO1 port map (
Y => ALURESULT_1_IV_2(22),
A => PC(22),
B => JMPL_0,
C => TBA_M_1(10));
\R.M.ICC_RNINC5O7[2]\: AO1 port map (
Y => ALURESULT_1_IV_1(22),
A => ICC(2),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(22));
\R.M.Y_RNI1GQI4[22]\: AO1 port map (
Y => ALURESULT_1_IV_0(22),
A => Y(22),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(22));
\R.E.JMPL_RNI378D32\: AO1 port map (
Y => ALURESULT_1_IV_8(14),
A => SHIFTIN_17(14),
B => ALURESULT_2_SQMUXA_0,
C => SHIFTIN_17_M(15));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNILQMKQ[14]\: OR3 port map (
Y => ALURESULT_1_IV_7(14),
A => ALURESULT_1_IV_5(14),
B => ALURESULT_1_IV_4(14),
C => BPDATA_M(14));
\R.E.ALUOP_0_RNIA1TDF[0]\: AO1A port map (
Y => ALURESULT_1_IV_5(14),
A => N_9_0,
B => LOGICOUT(14),
C => ALURESULT_1_IV_3(14));
\R.M.Y_RNIGFDH8[14]\: OR2 port map (
Y => ALURESULT_1_IV_3(14),
A => ALURESULT_8_SQMUXA,
B => ALURESULT_1_IV_1(14));
\R.M.Y_RNIRPC27[14]\: AO1 port map (
Y => ALURESULT_1_IV_1(14),
A => Y(14),
B => ALURESULT_10_SQMUXA,
C => ALURESULT_1_IV_0(14));
\R.W.S.DWT_RNI6GFO4\: AO1 port map (
Y => ALURESULT_1_IV_0(14),
A => DWT,
B => ALURESULT_9_SQMUXA,
C => EX_OP2_M(14));
\R.E.CTRL.PC_RNILQR9P2[26]\: OR3 port map (
Y => ALURESULT_1_IV_9(26),
A => ALURESULT_1_IV_7(26),
B => ALURESULT_1_IV_6(26),
C => SHIFTIN_17_M_0(26));
\R.E.ALUOP_0_RNIUQ0KU[0]\: AO1A port map (
Y => ALURESULT_1_IV_7(26),
A => N_9_0,
B => LOGICOUT(26),
C => ALURESULT_1_IV_5(26));
\R.E.CTRL.PC_RNI1T2JK[26]\: OR3 port map (
Y => ALURESULT_1_IV_6(26),
A => BPDATA_M_2(2),
B => ALURESULT_1_IV_1(26),
C => ALURESULT_1_IV_3(26));
\R.W.S.TBA_RNINJ1IM[14]\: OR3 port map (
Y => ALURESULT_1_IV_5(26),
A => BPDATA_M_0(10),
B => TBA_M_1(14),
C => BPDATA_M(26));
\R.E.CTRL.PC_RNI5O013[26]\: AO1 port map (
Y => ALURESULT_1_IV_3(26),
A => PC(26),
B => JMPL_RNI6R7E1_0,
C => ALURESULT_8_SQMUXA);
\R.M.Y_RNIGQLK6[26]\: AO1 port map (
Y => ALURESULT_1_IV_1(26),
A => ALURESULT_7_SQMUXA_0_0,
B => OP2_RNIFJKQ(26),
C => ALURESULT_1_IV_0(26));
\R.M.Y_RNIRBPB4[26]\: AO1 port map (
Y => ALURESULT_1_IV_0(26),
A => Y_0(26),
B => ALURESULT_10_SQMUXA_0,
C => ALURESULT_9_SQMUXA);
\R.E.JMPL_RNIUPFLD1\: AO1 port map (
Y => ALURESULT_1_IV_8(7),
A => SHIFTIN_17(8),
B => ALURESULT_1_SQMUXA_0,
C => BPDATA_M(7));
\R.E.CTRL.PC_RNIHMHVR1[7]\: OR3 port map (
Y => ALURESULT_1_IV_7(7),
A => ALURESULT_1_IV_5(7),
B => LOGICOUT_M_0(7),
C => SHIFTIN_17_M_0(7));
\R.E.CTRL.PC_RNIACNBG[7]\: OR3 port map (
Y => ALURESULT_1_IV_5(7),
A => PC_M_3(7),
B => ALURESULT_1_IV_1(7),
C => ALURESULT_1_IV_4(7));
\R.W.S.TT_RNI76KJ9[3]\: OR3 port map (
Y => ALURESULT_1_IV_4(7),
A => TT_M_0(3),
B => ALURESULT_1_IV_0(7),
C => ALURESULT_8_SQMUXA_0);
\R.M.Y_RNI4DQ65[7]\: AO1 port map (
Y => ALURESULT_1_IV_1(7),
A => Y(7),
B => ALURESULT_10_SQMUXA,
C => SU_M);
\R.W.S.WIM_RNIN5Q15[7]\: AO1 port map (
Y => ALURESULT_1_IV_0(7),
A => UN1_IU_5(73),
B => ALURESULT_7_SQMUXA_0_0,
C => WIM_M_0(7));
\R.E.OP1_RNI4L8HB[3]\: OR3 port map (
Y => ERES2_IV_1(3),
A => DBGI_M(8),
B => OP1_M(3),
C => DBGI_M_0(32));
\R.A.TICC_RNI4NLE\: NOR2A port map (
Y => TT_8_SQMUXA_0,
A => TICC,
B => ANNUL_2);
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNIHD6UC1[17]\: OR3 port map (
Y => ALURESULT_1_IV_7(17),
A => ALURESULT_1_IV_5(17),
B => ALURESULT_1_IV_4(17),
C => SHIFTIN_17_M(18));
\R.E.CTRL.PC_RNI00OS9[17]\: AO1A port map (
Y => ALURESULT_1_IV_4(17),
A => N_9_0,
B => LOGICOUT(17),
C => ALURESULT_1_IV_2(17));
\R.E.CTRL.PC_RNI5NV03[17]\: AO1 port map (
Y => ALURESULT_1_IV_2(17),
A => PC(17),
B => JMPL_0,
C => ALURESULT_8_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_0[17]\: AO1 port map (
Y => ALURESULT_1_IV_1(17),
A => TBA(5),
B => ALURESULT_12_SQMUXA_0,
C => ALURESULT_1_IV_0(17));
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_1[17]\: AO1 port map (
Y => ALURESULT_1_IV_0(17),
A => Y(17),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(17));
\R.E.OP1_RNIVSJ66[5]\: AO1 port map (
Y => ERES2_IV_0(5),
A => OP1(5),
B => UN8_CASAEN,
C => DBGI_M(10));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I259_Y_2\: OR3 port map (
Y => ADD_33X33_FAST_I259_Y_2,
A => I95_UN1_Y,
B => ADD_33X33_FAST_I259_Y_0,
C => I155_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I259_Y_0\: MAJ3 port map (
Y => ADD_33X33_FAST_I259_Y_0,
A => OP1_RNIH75H(30),
B => UN1_IU_5(96),
C => N484);
\R.E.OP1_RNI7O8HB[4]\: OR3 port map (
Y => ERES2_IV_1(4),
A => DBGI_M(9),
B => OP1_M(4),
C => DBGI_M_0(33));
\R.E.CTRL.PC_RNIO4LGA2[19]\: OR3 port map (
Y => ALURESULT_1_IV_7(19),
A => ALURESULT_1_IV_5(19),
B => ALURESULT_1_IV_4(19),
C => SHIFTIN_17_M_0(19));
\R.W.S.TBA_RNIGS5ET[7]\: OR3 port map (
Y => ALURESULT_1_IV_5(19),
A => BPDATA_M(19),
B => ALURESULT_1_IV_1(19),
C => BPDATA_M_1(3));
\R.E.CTRL.PC_RNI23PS9[19]\: AO1A port map (
Y => ALURESULT_1_IV_4(19),
A => N_9_0,
B => LOGICOUT(19),
C => ALURESULT_1_IV_2(19));
\R.E.CTRL.PC_RNI7PV03[19]\: AO1 port map (
Y => ALURESULT_1_IV_2(19),
A => PC_1(19),
B => JMPL_0,
C => ALURESULT_8_SQMUXA);
\R.W.S.TBA_RNIVLRD7[7]\: OR3 port map (
Y => ALURESULT_1_IV_1(19),
A => EX_OP2_M(19),
B => Y_M_1(19),
C => TBA_M_1(7));
\R.E.OP1_RNI1I8HB[2]\: OR3 port map (
Y => ERES2_IV_1(2),
A => DBGI_M(7),
B => OP1_M(2),
C => DBGI_M_0(31));
\R.E.JMPL_RNIV97R12\: AO1 port map (
Y => ALURESULT_1_IV_8(11),
A => SHIFTIN_17(12),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(11));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNI62LKU[11]\: OR3 port map (
Y => ALURESULT_1_IV_7(11),
A => ALURESULT_1_IV_5(11),
B => ALURESULT_1_IV_4(11),
C => BPDATA_M(11));
\R.E.JMPL_RNIAORDJ\: AO1D port map (
Y => ALURESULT_1_IV_5(11),
A => N_37,
B => N_9_0,
C => ALURESULT_1_IV_3(11));
\R.W.S.PIL_RNI6OVS8[3]\: OR3 port map (
Y => ALURESULT_1_IV_3(11),
A => ALURESULT_1_IV_0(11),
B => PIL_M_0(3),
C => ALURESULT_8_SQMUXA);
\R.M.Y_RNIP1RG4[11]\: AO1 port map (
Y => ALURESULT_1_IV_0(11),
A => Y(11),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(11));
\R.E.CTRL.PC_RNIMH5SI2[21]\: OR3 port map (
Y => ALURESULT_1_IV_8(21),
A => ALURESULT_1_IV_6(21),
B => ALURESULT_1_IV_5(21),
C => SHIFTIN_17_M(22));
\R.E.CTRL.PC_RNIOGDFQ[21]\: OR3 port map (
Y => ALURESULT_1_IV_6(21),
A => BPDATA_M(21),
B => ALURESULT_1_IV_2(21),
C => BPDATA_M_1(5));
\R.M.ICC_RNI4J30K[1]\: OR3 port map (
Y => ALURESULT_1_IV_5(21),
A => ALURESULT_1_IV_1(21),
B => ALURESULT_8_SQMUXA_0,
C => LOGICOUT_M_0(21));
\R.E.CTRL.PC_RNIRQVE4[21]\: AO1 port map (
Y => ALURESULT_1_IV_2(21),
A => PC(21),
B => JMPL_0,
C => TBA_M_1(9));
\R.M.ICC_RNIJ85O7[1]\: AO1 port map (
Y => ALURESULT_1_IV_1(21),
A => ICC_1(1),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(21));
\R.M.Y_RNIUCQI4[21]\: AO1 port map (
Y => ALURESULT_1_IV_0(21),
A => Y_1(21),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(21));
\R.E.JMPL_RNIS8REE2\: OR3 port map (
Y => ALURESULT_1_IV_8(20),
A => ALURESULT_1_IV_6(20),
B => ALURESULT_1_IV_5(20),
C => SHIFTIN_17_M(21));
\R.E.ALUOP_0_RNIFEUVK[0]\: AO1A port map (
Y => ALURESULT_1_IV_6(20),
A => N_9_0,
B => LOGICOUT(20),
C => ALURESULT_1_IV_4(20));
\R.M.ICC_RNIS2UGL[0]\: AO1 port map (
Y => ALURESULT_1_IV_5(20),
A => ALUOP_RNICMFS2(0),
B => BPDATA(4),
C => ALURESULT_1_IV_3(20));
\R.W.S.TBA_RNIKOO3E[8]\: AO1 port map (
Y => ALURESULT_1_IV_4(20),
A => BPDATA(20),
B => ALURESULT_6_SQMUXA,
C => ALURESULT_1_IV_2(20));
\R.M.ICC_RNI2L959[0]\: OR2 port map (
Y => ALURESULT_1_IV_3(20),
A => ALURESULT_8_SQMUXA,
B => ALURESULT_1_IV_1(20));
\R.W.S.TBA_RNIPOVE4[8]\: AO1 port map (
Y => ALURESULT_1_IV_2(20),
A => TBA(8),
B => ALURESULT_12_SQMUXA_0,
C => PC_M_3(20));
\R.M.ICC_RNIDV8M7[0]\: AO1 port map (
Y => ALURESULT_1_IV_1(20),
A => ICC(0),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(20));
\R.M.Y_RNIP4UG4[20]\: AO1 port map (
Y => ALURESULT_1_IV_0(20),
A => Y_1(20),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(20));
\R.E.JMPL_RNISDPC92\: AO1 port map (
Y => ALURESULT_1_IV_7(16),
A => SHIFTIN_17(16),
B => ALURESULT_2_SQMUXA_0,
C => ALURESULT_1_IV_6(16));
\R.E.CTRL.PC_RNIA0LB71[16]\: OR3 port map (
Y => ALURESULT_1_IV_6(16),
A => ALURESULT_1_IV_3(16),
B => BPDATA_M_1(0),
C => ALURESULT_1_IV_4(16));
\R.E.CTRL.PC_RNIU8GT9[16]\: AO1A port map (
Y => ALURESULT_1_IV_4(16),
A => N_9_0,
B => LOGICOUT(16),
C => ALURESULT_1_IV_2(16));
\R.W.S.TBA_RNI2QG2H[4]\: OR3 port map (
Y => ALURESULT_1_IV_3(16),
A => TBA_M_1(4),
B => ALURESULT_1_IV_0(16),
C => BPDATA_M(16));
\R.E.CTRL.PC_RNI4MV03[16]\: AO1 port map (
Y => ALURESULT_1_IV_2(16),
A => PC(16),
B => JMPL_0,
C => ALURESULT_8_SQMUXA);
\R.M.Y_RNI8HRG4[16]\: AO1 port map (
Y => ALURESULT_1_IV_0(16),
A => Y_1(16),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(16));
\R.E.JMPL_RNIBUSB22\: AO1 port map (
Y => ALURESULT_1_IV_7(12),
A => SHIFTIN_17(13),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(12));
\R.E.CTRL.PC_RNIM9IB71[12]\: OR3 port map (
Y => ALURESULT_1_IV_6(12),
A => ALURESULT_1_IV_4(12),
B => LOGICOUT_M_0(12),
C => BPDATA_M(12));
\R.E.CTRL.PC_RNINT6CL[12]\: OR3 port map (
Y => ALURESULT_1_IV_4(12),
A => ALURESULT_8_SQMUXA_0,
B => PC_M_3(12),
C => ALURESULT_1_IV_3(12));
\R.W.S.TBA_RNINB7BI[0]\: OR3 port map (
Y => ALURESULT_1_IV_3(12),
A => TBA_M_1(0),
B => ALURESULT_1_IV_0(12),
C => BPDATA_M_2(4));
\R.M.Y_RNIS4RG4[12]\: AO1 port map (
Y => ALURESULT_1_IV_0(12),
A => Y(12),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(12));
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNIQKHAD1[18]\: OR3 port map (
Y => ALURESULT_1_IV_7(18),
A => ALURESULT_1_IV_5(18),
B => ALURESULT_1_IV_4(18),
C => SHIFTIN_17_M(19));
\R.E.CTRL.PC_RNIHHOS9[18]\: AO1A port map (
Y => ALURESULT_1_IV_4(18),
A => N_9_0,
B => LOGICOUT(18),
C => ALURESULT_1_IV_2(18));
\R.E.CTRL.PC_RNI6OV03[18]\: AO1 port map (
Y => ALURESULT_1_IV_2(18),
A => PC(18),
B => JMPL_0,
C => ALURESULT_8_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_0[18]\: AO1 port map (
Y => ALURESULT_1_IV_1(18),
A => TBA(6),
B => ALURESULT_12_SQMUXA_0,
C => ALURESULT_1_IV_0(18));
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_1[18]\: AO1 port map (
Y => ALURESULT_1_IV_0(18),
A => Y_0(18),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(18));
\R.M.CTRL.RD_RNIDRBEK[4]\: XA1C port map (
Y => WREG_1_6,
A => DE_RADDR2_1(4),
B => RD_1(4),
C => RD_1_5);
\R.M.CTRL.RD_RNI38CJK[0]\: NOR3B port map (
Y => WREG_1_4,
A => WREG_1_2,
B => WREG_1_1,
C => RD_1_7_0);
\R.M.CTRL.RD_RNI41KV6[3]\: XA1A port map (
Y => WREG_1_2,
A => BADDR_2(5),
B => RD(3),
C => WREG_1_0_0);
\R.M.CTRL.RD_RNI8A1R6[0]\: XA1C port map (
Y => WREG_1_1,
A => BADDR_2(2),
B => RD(0),
C => RD_1_1);
\R.M.CTRL.RD_RNIR63I3[2]\: XA1A port map (
Y => WREG_1_0_0,
A => BADDR_2(4),
B => RD(2),
C => WREG);
\R.E.CTRL.RD_RNITAM2L[5]\: XA1C port map (
Y => WREG_2_6,
A => RD_1(5),
B => DE_RADDR2_1(5),
C => RD_1_4_0);
\R.E.CTRL.RD_RNIA0N1N[0]\: NOR3B port map (
Y => WREG_2_4,
A => WREG_2_2,
B => WREG_2_1,
C => RD_1_7_1);
\R.E.CTRL.RD_RNI32FF8[3]\: XA1A port map (
Y => WREG_2_2,
A => BADDR_2(5),
B => RD_0(3),
C => WREG_2_0);
\R.E.CTRL.RD_RNIOPBF7[0]\: XA1C port map (
Y => WREG_2_1,
A => BADDR_2(2),
B => RD_0(0),
C => RD_1_1_0);
\R.E.CTRL.RD_RNI20PN4[2]\: XA1A port map (
Y => WREG_2_0,
A => BADDR_2(4),
B => RD_0(2),
C => WREG_0);
\R.A.CTRL.RD_RNIM7HP6[1]\: XO1 port map (
Y => RD_1_NE_1,
A => BADDR_2(3),
B => RD(1),
C => RD_1_3);
\R.A.CTRL.RD_RNII3HP6[2]\: XO1 port map (
Y => RD_1_NE_0,
A => BADDR_2(4),
B => RD_1(2),
C => RD_1_0);
\R.E.JMPL_RNINIIS22\: AO1 port map (
Y => ALURESULT_1_IV_8(13),
A => SHIFTIN_17(14),
B => ALURESULT_1_SQMUXA_0,
C => SHIFTIN_17_M_0(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO[13]\: OR3 port map (
Y => ALURESULT_1_IV_5(13),
A => ALURESULT_1_IV_1(13),
B => ALURESULT_8_SQMUXA_0,
C => LOGICOUT_M_0(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_0[13]\: OR3 port map (
Y => ALURESULT_1_IV_4(13),
A => PC_M_3(13),
B => TBA_M_1(1),
C => BPDATA_M_2(5));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_2[13]\: AO1 port map (
Y => ALURESULT_1_IV_1(13),
A => Y(13),
B => ALURESULT_10_SQMUXA,
C => ALURESULT_1_IV_0(13));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_5[13]\: AO1 port map (
Y => ALURESULT_1_IV_0(13),
A => SVT,
B => ALURESULT_9_SQMUXA,
C => EX_OP2_M(13));
\R.E.JMPL_RNIUFN012\: AO1 port map (
Y => ALURESULT_1_IV_8(8),
A => SHIFTIN_17(8),
B => ALURESULT_2_SQMUXA_0,
C => SHIFTIN_17_M(9));
\R.E.CTRL.PC_RNIOB42G1[8]\: OR3 port map (
Y => ALURESULT_1_IV_7(8),
A => ALURESULT_1_IV_5(8),
B => ALURESULT_1_IV_4(8),
C => BPDATA_M(8));
\R.E.ALUOP_0_RNIE515K[0]\: AO1A port map (
Y => ALURESULT_1_IV_5(8),
A => N_9_0,
B => LOGICOUT(8),
C => ALURESULT_1_IV_3(8));
\R.E.CTRL.PC_RNI08EHF[8]\: OR3 port map (
Y => ALURESULT_1_IV_4(8),
A => PC_M_3(8),
B => TT_M_0(4),
C => BPDATA_M_2(0));
\R.W.S.PIL_RNI7AQ29[0]\: OR3 port map (
Y => ALURESULT_1_IV_3(8),
A => ALURESULT_1_IV_0(8),
B => PIL_M_0(0),
C => ALURESULT_8_SQMUXA_0);
\R.M.Y_RNITMLM4[8]\: AO1 port map (
Y => ALURESULT_1_IV_0(8),
A => Y(8),
B => ALURESULT_10_SQMUXA,
C => EX_OP2_M(8));
\R.E.BP_RNICDB13\: NOR3B port map (
Y => HOLD_PC_0_SQMUXA_M_0_1,
A => HOLD_PC_0_SQMUXA,
B => JMPL_0_0,
C => UN1_ICBPMISS);
\R.D.INULL_RNI66V42\: NOR3B port map (
Y => HOLD_PC_2_M_0_1,
A => HOLD_PC_2,
B => HOLD_PC_1_SQMUXA,
C => UN1_ICBPMISS);
\R.E.OP1_RNIDLV36[1]\: AO1 port map (
Y => ERES2_IV_0(1),
A => OP1(1),
B => UN8_CASAEN,
C => DBGI_M(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I263_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I263_Y_0,
A => N574,
B => N567,
C => N566);
\R.E.OP1_RNIBJV36[0]\: AO1 port map (
Y => ERES2_IV_0(0),
A => OP1(0),
B => UN8_CASAEN,
C => DBGI_M(29));
\R.E.JMPL_RNIU9V1D1\: AO1 port map (
Y => ALURESULT_1_IV_8(6),
A => SHIFTIN_17(6),
B => ALURESULT_2_SQMUXA_0,
C => BPDATA_M(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO[6]\: OR3 port map (
Y => ALURESULT_1_IV_5(6),
A => ALURESULT_1_IV_2(6),
B => ALURESULT_8_SQMUXA_0,
C => ALURESULT_1_IV_3(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_2[6]\: AO1 port map (
Y => ALURESULT_1_IV_3(6),
A => PC(6),
B => JMPL_0,
C => ALURESULT_1_IV_1(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_1[6]\: OR3 port map (
Y => ALURESULT_1_IV_2(6),
A => EX_OP2_M(6),
B => WIM_M_0(6),
C => TT_M_0(2));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_6[6]\: AO1 port map (
Y => ALURESULT_1_IV_1(6),
A => Y(6),
B => ALURESULT_10_SQMUXA,
C => PS_M_0);
\R.E.JMPL_RNIJLHA12\: AO1 port map (
Y => ALURESULT_1_IV_8(10),
A => SHIFTIN_17(10),
B => ALURESULT_2_SQMUXA_0,
C => SHIFTIN_17_M(11));
\R.E.CTRL.PC_RNIC9EEA1[10]\: OR3 port map (
Y => ALURESULT_1_IV_7(10),
A => ALURESULT_1_IV_5(10),
B => ALURESULT_1_IV_4(10),
C => BPDATA_M(10));
\R.E.ALUOP_0_RNIS3DPF[0]\: AO1A port map (
Y => ALURESULT_1_IV_5(10),
A => N_9_0,
B => LOGICOUT(10),
C => ALURESULT_1_IV_3(10));
\R.E.CTRL.PC_RNIJI4IF[10]\: OR3 port map (
Y => ALURESULT_1_IV_4(10),
A => PC_M_3(10),
B => TT_M_0(6),
C => BPDATA_M_2(2));
\R.W.S.PIL_RNI2KVS8[2]\: OR2 port map (
Y => ALURESULT_1_IV_3(10),
A => ALURESULT_8_SQMUXA,
B => ALURESULT_1_IV_1(10));
\R.W.S.PIL_RNIDUUD7[2]\: AO1 port map (
Y => ALURESULT_1_IV_1(10),
A => PIL(2),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(10));
\R.M.Y_RNIMUQG4[10]\: AO1 port map (
Y => ALURESULT_1_IV_0(10),
A => Y_1(10),
B => ALURESULT_10_SQMUXA_0,
C => EX_OP2_M(10));
\R.E.JMPL_RNIQR7K12\: AO1 port map (
Y => ALURESULT_1_IV_8(9),
A => SHIFTIN_17(9),
B => ALURESULT_2_SQMUXA_0,
C => SHIFTIN_17_M(10));
\R.E.CTRL.PC_RNIMA52G1[9]\: OR3 port map (
Y => ALURESULT_1_IV_7(9),
A => ALURESULT_1_IV_5(9),
B => ALURESULT_1_IV_4(9),
C => BPDATA_M(9));
\R.W.S.PIL_RNI2Q15K[1]\: OR3 port map (
Y => ALURESULT_1_IV_5(9),
A => ALURESULT_1_IV_1(9),
B => ALURESULT_8_SQMUXA,
C => LOGICOUT_M_0(9));
\R.E.CTRL.PC_RNI6EEHF[9]\: OR3 port map (
Y => ALURESULT_1_IV_4(9),
A => PC_M_3(9),
B => TT_M_0(5),
C => BPDATA_M_2(1));
\R.W.S.PIL_RNIMOPJ7[1]\: AO1 port map (
Y => ALURESULT_1_IV_1(9),
A => PIL(1),
B => ALURESULT_11_SQMUXA,
C => ALURESULT_1_IV_0(9));
\R.M.Y_RNI0QLM4[9]\: AO1 port map (
Y => ALURESULT_1_IV_0(9),
A => Y(9),
B => ALURESULT_10_SQMUXA,
C => EX_OP2_M(9));
\R.A.WUNF_RNI29IO\: OR2 port map (
Y => UN1_WPH_3_0,
A => WUNF,
B => WOVF);
\R.M.CTRL.LD_RNIENKU\: NOR3B port map (
Y => LDBP2_1,
A => LD,
B => RSEL2_0(1),
C => RSEL2_0(0));
\R.X.DEBUG_RNO_4\: AOI1B port map (
Y => DEBUG_888_E_0,
A => ANNUL_ALL12_0,
B => rst,
C => holdn);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I260_Y_3\: OR3 port map (
Y => ADD_33X33_FAST_I260_Y_3,
A => I157_UN1_Y,
B => ADD_33X33_FAST_I260_Y_1,
C => I213_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I260_Y_1\: AO1 port map (
Y => ADD_33X33_FAST_I260_Y_1,
A => N495,
B => N498,
C => ADD_33X33_FAST_I260_Y_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I260_Y_0\: MAJ3 port map (
Y => ADD_33X33_FAST_I260_Y_0,
A => OP1_RNI1M3H(29),
B => UN1_IU_5(95),
C => N481);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I261_Y_1_1\: OR3 port map (
Y => ADD_33X33_FAST_I261_Y_1,
A => I99_UN1_Y,
B => N496,
C => I159_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I313_Y_0\: XOR2 port map (
Y => ADD_33X33_FAST_I313_Y_0,
A => OP1_RNI2PH9(22),
B => OP2_RNI7BKQ(22));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I266_Y_0\: OR2 port map (
Y => ADD_33X33_FAST_I266_Y_0,
A => N572,
B => I169_UN1_Y);
\R.M.WERR_RNO_0\: NOR2B port map (
Y => WERR_0_0,
A => WERR_1,
B => rst);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I263_Y_1_0\: NOR2B port map (
Y => ADD_33X33_FAST_I263_Y_1_0,
A => N567,
B => N575);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I265_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I265_Y_0,
A => N578,
B => N571,
C => N570);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I267_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I267_Y_0,
A => N656,
B => N641,
C => N640);
\R.E.JMPL_RNIKCF4D1\: AO1 port map (
Y => ALURESULT_1_IV_6(3),
A => SHIFTIN_17(3),
B => ALURESULT_2_SQMUXA_0,
C => BPDATA_M(3));
\R.E.CTRL.PC_RNIQJ80L1[3]\: OR3 port map (
Y => ALURESULT_1_IV_5(3),
A => ALURESULT_1_IV_3(3),
B => LOGICOUT_M_0(3),
C => SHIFTIN_17_M(4));
\R.E.CTRL.PC_RNID01JA[3]\: OR3 port map (
Y => ALURESULT_1_IV_3(3),
A => ALURESULT_1_IV_0(3),
B => Y_M_1(3),
C => ALURESULT_1_IV_2(3));
\R.E.CTRL.PC_RNIGA903[3]\: AO1 port map (
Y => ALURESULT_1_IV_2(3),
A => PC(3),
B => JMPL_0,
C => ALURESULT_8_SQMUXA_0);
\R.W.S.WIM_RNIQ0E75[3]\: AO1 port map (
Y => ALURESULT_1_IV_0(3),
A => UN1_IU_5(69),
B => ALURESULT_7_SQMUXA_0_0,
C => WIM_M_0(3));
\R.E.JMPL_RNIN088R2\: OR3 port map (
Y => ALURESULT_1_IV_9(5),
A => SHIFTIN_17_M(6),
B => ALURESULT_1_IV_6(5),
C => UN6_EX_ADD_RES_M(6));
\R.E.JMPL_RNIO00OD1\: AO1 port map (
Y => ALURESULT_1_IV_8(5),
A => SHIFTIN_17(5),
B => ALURESULT_2_SQMUXA_0,
C => BPDATA_M(5));
\R.E.CTRL.PC_RNI6RRDR[5]\: OR3 port map (
Y => ALURESULT_1_IV_6(5),
A => ALURESULT_1_IV_4(5),
B => ALURESULT_1_IV_3(5),
C => LOGICOUT_M_0(5));
\R.W.S.TT_RNIVTJJ9[1]\: OR3 port map (
Y => ALURESULT_1_IV_4(5),
A => TT_M_0(1),
B => ALURESULT_1_IV_0(5),
C => ALURESULT_8_SQMUXA_0);
\R.E.CTRL.PC_RNIGJ2O6[5]\: OR3 port map (
Y => ALURESULT_1_IV_3(5),
A => ET_M,
B => Y_M_1(5),
C => PC_M_3(5));
\R.W.S.WIM_RNIHVP15[5]\: AO1 port map (
Y => ALURESULT_1_IV_0(5),
A => UN1_IU_5(71),
B => ALURESULT_7_SQMUXA_0_0,
C => WIM_M_0(5));
\R.E.JMPL_RNIQLEEC1\: AO1 port map (
Y => ALURESULT_1_IV_7(4),
A => SHIFTIN_17(4),
B => ALURESULT_2_SQMUXA_0,
C => BPDATA_M(4));
\R.E.CTRL.PC_RNI1OJCP1[4]\: OR3 port map (
Y => ALURESULT_1_IV_6(4),
A => ALURESULT_1_IV_4(4),
B => LOGICOUT_M_0(4),
C => SHIFTIN_17_M(5));
\R.E.CTRL.PC_RNIADQLD[4]\: OR3 port map (
Y => ALURESULT_1_IV_4(4),
A => ALURESULT_1_IV_1(4),
B => ALURESULT_8_SQMUXA_0,
C => ALURESULT_1_IV_2(4));
\R.E.CTRL.PC_RNIKT1K4[4]\: AO1 port map (
Y => ALURESULT_1_IV_2(4),
A => PC(4),
B => JMPL_0,
C => TT_M_0(0));
\R.W.S.WIM_RNI1QNI7[4]\: OR3 port map (
Y => ALURESULT_1_IV_1(4),
A => EX_OP2_M(4),
B => WIM_M_0(4),
C => Y_M_1_0(4));
\R.X.DEBUG_RNO_1\: NOR2B port map (
Y => DEBUG_1_SQMUXA_3_0,
A => dbreak,
B => rst);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I261_Y_1_0\: NOR3C port map (
Y => ADD_33X33_FAST_I261_Y_1_0,
A => N497,
B => N501,
C => N571);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I262_Y_1\: AO1 port map (
Y => ADD_33X33_FAST_I262_Y_1,
A => N572,
B => N565,
C => ADD_33X33_FAST_I262_Y_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I262_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I262_Y_0,
A => N502,
B => N499,
C => N498);
\R.E.JMPL_RNIM1UQB1\: AO1 port map (
Y => ALURESULT_2_IV_8(2),
A => SHIFTIN_17(2),
B => ALURESULT_2_SQMUXA_0,
C => BPDATA_M(2));
\R.E.CTRL.PC_RNIFLAKQ1[2]\: OR3 port map (
Y => ALURESULT_2_IV_7(2),
A => ALURESULT_2_IV_5(2),
B => LOGICOUT_M_0(2),
C => SHIFTIN_17_M(3));
\R.E.CTRL.PC_RNIKN2HF[2]\: OR3 port map (
Y => ALURESULT_2_IV_5(2),
A => ALURESULT_2_IV_2(2),
B => ALURESULT_2_IV_1(2),
C => ALURESULT_2_IV_4(2));
\R.E.CTRL.PC_RNIF9903[2]\: AO1 port map (
Y => ALURESULT_2_IV_4(2),
A => PC(2),
B => JMPL_0,
C => ALURESULT_8_SQMUXA_0);
\R.E.CWP_RNI1M6D5[2]\: AO1 port map (
Y => ALURESULT_2_IV_2(2),
A => CWP(2),
B => ALURESULT_11_SQMUXA,
C => EX_OP2_M(2));
\R.W.S.WIM_RNI4OI37[2]\: OR3 port map (
Y => ALURESULT_2_IV_1(2),
A => WIM_M_0(2),
B => ALURESULT_9_SQMUXA,
C => Y_M_1_0(2));
\R.D.INULL_RNIFRP91\: NOR3B port map (
Y => INULL_M_0_1,
A => INULL_153,
B => HOLD_PC_0_SQMUXA_2,
C => UN1_ICBPMISS);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I266_Y_1_0\: NOR2B port map (
Y => ADD_33X33_FAST_I266_Y_1_0,
A => N581,
B => N573);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I260_UN1_Y_0\: NOR2B port map (
Y => ADD_33X33_FAST_I260_UN1_Y_0,
A => N627,
B => N643);
\R.A.CTRL.WREG_RNI3UEUD1\: OA1C port map (
Y => RFE_0_2,
A => WREG_3,
B => RD_NE,
C => WREG_4);
\COMB.LOCK_GEN.LDCHECK1_5_I_A6_RNI060EA1\: NOR3A port map (
Y => RFE_0_1,
A => LDCHECK1,
B => RS1,
C => WREG_1_0);
\R.F.PC_RNO_6[13]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(13),
A => RSTATE_0(1),
B => TBA(1),
C => ADDR_M(13));
\R.F.PC_RNO_7[29]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(29),
A => ADDR_M(29),
B => TBA_M(17),
C => PC_M_4(29));
\R.F.PC_RNO_10[15]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(15),
A => RSTATE_0(1),
B => TBA(3),
C => ADDR_M(15));
\R.F.PC_RNO_11[23]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(23),
A => RSTATE_0(1),
B => TBA(11),
C => ADDR_M(23));
\R.F.PC_RNO_10[4]\: AO1 port map (
Y => XC_TRAP_ADDRESS_IV_0(4),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(0),
C => ADDR_M(4));
\R.F.PC_RNO_10[11]\: AO1 port map (
Y => XC_TRAP_ADDRESS_IV_0(11),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT14,
C => ADDR_M(11));
\R.F.PC_RNO_11[21]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(21),
A => RSTATE_0(1),
B => TBA(9),
C => ADDR_M(21));
\R.F.PC_RNO_7[28]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(28),
A => ADDR_M(28),
B => TBA_M(16),
C => PC_M_4(28));
\R.F.PC_RNO_10[26]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(26),
A => ADDR_M(26),
B => TBA_M(14),
C => PC_M_3(26));
\R.F.PC_RNO_10[5]\: AO1 port map (
Y => XC_TRAP_ADDRESS_IV_0(5),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(1),
C => ADDR_M(5));
\R.F.PC_RNO_7[27]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(27),
A => ADDR_M(27),
B => TBA_M(15),
C => PC_M_3(27));
\R.F.PC_RNO_9[12]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(12),
A => ADDR_M(12),
B => TBA_M(0),
C => PC_M_4(12));
\R.F.PC_RNO_9[14]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(14),
A => ADDR_M(14),
B => TBA_M(2),
C => DBGI_M(43));
\R.F.PC_RNO_9[19]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(19),
A => ADDR_M(19),
B => TBA_M(7),
C => PC_M_1(19));
\R.F.PC_RNO_11[22]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(22),
A => ADDR_M(22),
B => TBA_M(10),
C => DBGI_M(51));
\R.F.PC_RNO_8[20]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(20),
A => ADDR_M(20),
B => TBA_M(8),
C => PC_M_4(20));
\R.F.PC_RNO_17[31]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(31),
A => ADDR_M(31),
B => TBA_M(19),
C => PC_M_3(31));
\R.F.PC_RNO_10[18]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(18),
A => RSTATE_0(1),
B => TBA(6),
C => ADDR_M(18));
\R.F.PC_RNO_9[6]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(6),
A => ADDR_M(6),
B => XC_TRAP_ADDRESS_4_M(6),
C => DBGI_M(35));
\R.F.PC_RNO_8[25]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(25),
A => ADDR_M(25),
B => TBA_M(13),
C => PC_M_4(25));
\R.F.PC_RNO_6[9]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(9),
A => ADDR_M(9),
B => XC_TRAP_ADDRESS_4_M(9),
C => PC_M_4(9));
\R.F.PC_RNO_10[10]\: AO1 port map (
Y => XC_TRAP_ADDRESS_IV_0(10),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(6),
C => ADDR_M(10));
\R.F.PC_RNO_6[16]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(16),
A => RSTATE_0(1),
B => TBA(4),
C => ADDR_M(16));
\R.F.PC_RNO_6[8]\: AO1 port map (
Y => XC_TRAP_ADDRESS_IV_0(8),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(4),
C => ADDR_M(8));
\R.F.PC_RNO_7[17]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(17),
A => ADDR_M(17),
B => TBA_M(5),
C => PC_M_3(17));
\R.F.PC_RNO_9[7]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(7),
A => ADDR_M(7),
B => XC_TRAP_ADDRESS_4_M(7),
C => DBGI_M(36));
\R.F.PC_RNO_11[24]\: AO1A port map (
Y => XC_TRAP_ADDRESS_IV_0(24),
A => RSTATE_0(1),
B => TBA(12),
C => ADDR_M(24));
\R.F.PC_RNO_10[30]\: OR3 port map (
Y => XC_TRAP_ADDRESS_IV_1(30),
A => ADDR_M(30),
B => TBA_M(18),
C => PC_M_3(30));
\R.D.PV_RNIAP1A_0\: NOR2 port map (
Y => UN23_EXBPMISS_0,
A => PV,
B => ANNUL_2);
\UN7_CADDR.ADD_30X30_SLOW_I2_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I2_S_0,
A => DPC(4),
B => BADDR_2(4));
\R.D.PC_RNIE6N85[14]\: MX2 port map (
Y => D_M8_0_0,
A => D_N_8_MUX,
B => D_M8_0_A4_1_0,
S => ADD_N_10_MUX);
\R.X.DEBUG_RNO_5\: OA1A port map (
Y => UN1_INTACK6_1_0,
A => RSTATE_0(1),
B => DEBUG_2_SQMUXA_0,
C => RSTATE(0));
\R.X.RSTATE_0_RNI9MB23_0[1]\: NOR3C port map (
Y => ASI_1_SQMUXA_0,
A => DATA_9_SQMUXA_1_0,
B => DATA_9_SQMUXA_0,
C => ANNUL_ALL13_0);
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO[1]\: OR3 port map (
Y => ALURESULT_2_IV_6(1),
A => ALURESULT_2_IV_4(1),
B => ALURESULT_2_IV_3(1),
C => SHIFTIN_17_M_0(1));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_1[1]\: AO1 port map (
Y => ALURESULT_2_IV_4(1),
A => EADDRESS(1),
B => ALURESULT_0_SQMUXA_0,
C => ALURESULT_4(0));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_2[1]\: OR3 port map (
Y => ALURESULT_2_IV_3(1),
A => ALURESULT_2_IV_1(1),
B => ALURESULT_2_IV_0(1),
C => LOGICOUT_M_0(1));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_4[1]\: AO1 port map (
Y => ALURESULT_2_IV_1(1),
A => OP2_RNIGQN21(1),
B => ALURESULT_7_SQMUXA_0_0,
C => CWP_M(1));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_5[1]\: AO1 port map (
Y => ALURESULT_2_IV_0(1),
A => Y(1),
B => ALURESULT_10_SQMUXA,
C => WIM_M_0(1));
\R.E.JMPL_RNIJ5JOT1\: AO1 port map (
Y => ALURESULT_2_IV_6(0),
A => SHIFTIN_17(0),
B => ALURESULT_2_SQMUXA_0,
C => ALURESULT_2_IV_5(0));
\R.E.JMPL_RNIHG1B01\: OR3 port map (
Y => ALURESULT_2_IV_5(0),
A => LOGICOUT_M_0(0),
B => ALURESULT_2_IV_3(0),
C => ALURESULT_4(0));
\R.M.Y_RNIDDBCD[0]\: OR3 port map (
Y => ALURESULT_2_IV_3(0),
A => Y_M_0(0),
B => ALURESULT_2_IV_0(0),
C => ALURESULT_2_IV_2(0));
\R.E.CWP_RNIRF6D5[0]\: AO1 port map (
Y => ALURESULT_2_IV_2(0),
A => OP2_RNIEON21(0),
B => ALURESULT_7_SQMUXA_0_0,
C => CWP_M(0));
\R.W.S.WIM_RNIIBRJ5[0]\: AO1 port map (
Y => ALURESULT_2_IV_0(0),
A => EADDRESS(0),
B => ALURESULT_0_SQMUXA_0,
C => WIM_M_0(0));
\R.D.PV_RNIAP1A\: NOR2B port map (
Y => UN25_EXBPMISS_0,
A => PV,
B => ANNUL_2);
\R.D.CNT_RNI1NM1[0]\: NOR2A port map (
Y => UN47_CASAEN,
A => CNT_0(0),
B => CNT(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I268_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I268_Y_0,
A => N643,
B => N658,
C => N642);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I264_Y_1\: OR2 port map (
Y => ADD_33X33_FAST_I264_Y_1,
A => ADD_33X33_FAST_I264_Y_0,
B => I221_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I264_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I264_Y_0,
A => N576,
B => N569,
C => N568);
\R.X.RSTATE_0_RNIFGB56[1]\: NOR3C port map (
Y => NULLIFY_0_SQMUXA_1_0,
A => TRAP12_0_4,
B => TRAP12_0_3,
C => UN5_TRAP_148);
\R.D.PC_RNI2DFP2[14]\: AOI1B port map (
Y => D_M8_0_A4_0,
A => INST_0_0(12),
B => DPC(14),
C => ADD_N_10_MUX);
\R.E.CTRL.INST_RNI4LG8C[22]\: NOR2A port map (
Y => UN13_DE_HOLD_PC_0,
A => JUMP,
B => RA_BPMISS_1);
\UN7_CADDR.ADD_M8_2\: NOR3C port map (
Y => ADD_M8_2,
A => ADD_M8_0,
B => ADD_M7_1_0,
C => ADD_N_10_MUX);
\UN7_CADDR.ADD_M8_0\: NOR2B port map (
Y => ADD_M8_0,
A => D_N_5_15,
B => D_N_8);
\R.X.RSTATE_0_RNI00QA2[1]\: OR2 port map (
Y => RSTATE_1_0_1(1),
A => N_6701,
B => RSTATE_1_0_0(1));
\R.W.S.ET_RNIHGTS\: MX2 port map (
Y => RSTATE_1_0_0(1),
A => dbreak,
B => RSTATE_1_0_A6_1_1(1),
S => rst);
\R.E.OP1_RNI55E72[10]\: AO1A port map (
Y => EDATA2_0_IV_0(10),
A => OP1(10),
B => UN8_CASAEN,
C => EX_OP1_I_M(10));
\R.E.OP1_RNIUR9D3[9]\: AO1A port map (
Y => EDATA2_0_IV_0(9),
A => OP1(9),
B => UN8_CASAEN,
C => EX_OP1_I_M(9));
\R.E.OP1_RNI88E72[11]\: AO1A port map (
Y => EDATA2_0_IV_0(11),
A => OP1(11),
B => UN8_CASAEN,
C => EX_OP1_I_M(11));
\R.E.OP1_RNIBBE72[12]\: AO1A port map (
Y => EDATA2_0_IV_0(12),
A => OP1(12),
B => UN8_CASAEN,
C => EX_OP1_I_M(12));
\R.E.OP1_RNIEEE72[13]\: AO1A port map (
Y => EDATA2_0_IV_0(13),
A => OP1(13),
B => UN8_CASAEN,
C => EX_OP1_I_M(13));
\R.E.OP1_RNIRO9D3[8]\: AO1A port map (
Y => EDATA2_0_IV_0(8),
A => OP1(8),
B => UN8_CASAEN,
C => EX_OP1_I_M(8));
\R.E.OP1_RNIHHE72[14]\: AO1A port map (
Y => EDATA2_0_IV_0(14),
A => OP1(14),
B => UN8_CASAEN,
C => EX_OP1_I_M(14));
\R.M.ICC_RNO_7[2]\: NOR3C port map (
Y => ICC_0_SQMUXA_1_29,
A => ICC_0_SQMUXA_1_20,
B => ICC_0_SQMUXA_1_19,
C => ICC_0_SQMUXA_1_25);
\R.M.ICC_RNO_5[2]\: NOR3C port map (
Y => ICC_0_SQMUXA_1_28,
A => ICC_0_SQMUXA_1_16,
B => ICC_0_SQMUXA_1_15,
C => ICC_0_SQMUXA_1_23);
\R.M.ICC_RNO_6[2]\: NOR3C port map (
Y => ICC_0_SQMUXA_1_27,
A => ICC_0_SQMUXA_1_12,
B => ICC_0_SQMUXA_1_11,
C => ICC_0_SQMUXA_1_21);
\R.M.ICC_RNO_16[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_25,
A => ICC_0_SQMUXA_1_18,
B => LOGICOUT(20),
C => LOGICOUT(23));
\R.M.ICC_RNO_10[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_23,
A => ICC_0_SQMUXA_1_13,
B => LOGICOUT(3),
C => LOGICOUT(4));
\R.M.ICC_RNO_13[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_21,
A => ICC_0_SQMUXA_1_10,
B => LOGICOUT(9),
C => LOGICOUT(6));
\R.M.ICC_RNO_14[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_20,
A => ICC_0_SQMUXA_1_7,
B => LOGICOUT(28),
C => LOGICOUT(19));
\R.M.ICC_RNO_15[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_19,
A => ICC_0_SQMUXA_1_6,
B => LOGICOUT(16),
C => LOGICOUT(12));
\R.M.ICC_RNO_22[2]\: NOR3A port map (
Y => ICC_0_SQMUXA_1_18,
A => ICC_0_SQMUXA_1_4,
B => LOGICOUT(13),
C => LOGICOUT(31));
\R.M.ICC_RNO_8[2]\: NOR3C port map (
Y => ICC_0_SQMUXA_1_16,
A => N_9128,
B => N_37,
C => ICC_0_SQMUXA_1_1);
\R.M.ICC_RNO_9[2]\: NOR3B port map (
Y => ICC_0_SQMUXA_1_15,
A => N_18,
B => ALURESULT14,
C => LOGICOUT(2));
\R.M.ICC_RNO_18[2]\: NOR2A port map (
Y => ICC_0_SQMUXA_1_13,
A => N_39,
B => LOGICOUT(24));
\R.M.ICC_RNO_11[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_12,
A => LOGICOUT(26),
B => LOGICOUT(25));
\R.M.ICC_RNO_12[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_11,
A => LOGICOUT(8),
B => LOGICOUT(29));
\R.M.ICC_RNO_19[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_10,
A => LOGICOUT(5),
B => LOGICOUT(10));
\R.M.ICC_RNO_20[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_7,
A => LOGICOUT(7),
B => LOGICOUT(27));
\R.M.ICC_RNO_21[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_6,
A => LOGICOUT(17),
B => LOGICOUT(18));
\R.M.ICC_RNO_23[2]\: NOR2 port map (
Y => ICC_0_SQMUXA_1_4,
A => LOGICOUT(14),
B => LOGICOUT(15));
\R.M.ICC_RNO_17[2]\: NOR2A port map (
Y => ICC_0_SQMUXA_1_1,
A => N_32,
B => LOGICOUT(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I274_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I274_Y_0,
A => ADD_33X33_FAST_I274_UN1_Y_0,
B => N655,
C => N654);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I270_Y_0\: AO1 port map (
Y => ADD_33X33_FAST_I270_Y_0,
A => N662,
B => N647,
C => N646);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I268_UN1_Y_0\: NOR2B port map (
Y => ADD_33X33_FAST_I268_UN1_Y_0,
A => N659,
B => N643);
\UN7_CADDR.ADD_30X30_SLOW_I4_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I4_S_0,
A => DPC(6),
B => BADDR_2(6));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I272_Y_0\: OR3 port map (
Y => ADD_33X33_FAST_I272_Y_0,
A => N584,
B => I181_UN1_Y,
C => I272_UN1_Y);
\R.A.CTRL.INST_RNIUMAH[29]\: NOR3B port map (
Y => UN9_RABPMISS_1,
A => INST(29),
B => PV,
C => ANNUL_1);
\R.M.CTRL.RD_RNIDN4TA[0]\: NOR3A port map (
Y => WREG_6,
A => WREG_4_0,
B => RD_3,
C => RD_2);
\R.M.CTRL.RD_RNIVUNPB[5]\: NOR3A port map (
Y => WREG_5,
A => WREG_2_3,
B => RD_6,
C => RD_5);
\R.M.CTRL.RD_RNIGPKQ6[0]\: XA1A port map (
Y => WREG_4_0,
A => RS1_IV(0),
B => RD(0),
C => WREG_0_0);
\R.M.CTRL.RD_RNI2QIK4[7]\: XA1C port map (
Y => WREG_2_3,
A => DE_RADDR1_4(7),
B => RD_0(7),
C => RD_1_8);
\R.M.CTRL.RD_RNINCCE3[4]\: XA1A port map (
Y => WREG_0_0,
A => DE_RADDR1_4(4),
B => RD_1(4),
C => WREG);
\R.E.CTRL.RD_RNI9HM5D[0]\: NOR3C port map (
Y => WREG_1_6_0,
A => WREG_1_0_1,
B => N_9096,
C => WREG_1_3);
\R.E.CTRL.RD_RNIDDQM4[3]\: XA1C port map (
Y => WREG_1_3,
A => DE_RADDR1_4(3),
B => RD_0(3),
C => RD_2_0);
\R.E.CTRL.RD_RNII9T85[7]\: XA1C port map (
Y => WREG_1_2_0,
A => RD_1(7),
B => DE_RADDR1_4(7),
C => RD_1_8_0);
\R.E.CTRL.RD_RNI0B3L7[6]\: XA1C port map (
Y => WREG_1_1_0,
A => RD_0(6),
B => DE_RADDR1_4(6),
C => RD_4);
\R.E.CTRL.RD_RNIBFEO4[5]\: XA1A port map (
Y => WREG_1_0_1,
A => RD_1(5),
B => DE_RADDR1_4(5),
C => WREG_0);
\R.D.INST_0_RNIRNH1A[4]\: NOR3 port map (
Y => UN1_RS1_2,
A => BADDR_2(6),
B => BADDR_2(4),
C => BADDR_2(5));
\R.D.INST_0_RNIDLBM6[0]\: NOR2 port map (
Y => UN1_RS1_1,
A => BADDR_2(2),
B => BADDR_2(3));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I270_UN1_Y_0\: NOR2B port map (
Y => ADD_33X33_FAST_I270_UN1_Y_0,
A => N663,
B => N647);
\R.A.CTRL.RD_RNIGJVC9[1]\: OR3 port map (
Y => RD_NE_5,
A => RD_2_1,
B => RD_3_0,
C => RD_NE_3);
\R.A.CTRL.RD_RNIBUVB5[1]\: XAI1A port map (
Y => RD_NE_3,
A => DE_RADDR1_4(1),
B => RD(1),
C => N_9097);
\R.A.CTRL.RD_RNIDKP86[6]\: XO1 port map (
Y => RD_NE_1,
A => DE_RADDR1_4(6),
B => RD(6),
C => RD_7);
\R.A.CTRL.RD_RNIRSFM6[5]\: XO1 port map (
Y => RD_NE_0,
A => DE_RADDR1_4(5),
B => RD(5),
C => RD_4_0);
\R.X.CTRL.TRAP_RNIVLB61\: NOR2A port map (
Y => XC_EXCEPTION_1_0_A3_3_1,
A => N_6702_2,
B => RSTATE(0));
\R.M.Y_RNO_0[20]\: OR3 port map (
Y => Y_IV_2(20),
A => Y_M_1(21),
B => Y_M_0_0(20),
C => Y_IV_1(20));
\R.M.Y_RNO_0[23]\: OR3 port map (
Y => Y_IV_2(23),
A => Y_M_1(24),
B => Y_M_0_0(23),
C => Y_IV_1(23));
\R.M.Y_RNO_0[3]\: AO1 port map (
Y => Y_IV_1(3),
A => Y(3),
B => WY_1_0_0,
C => Y_M(3));
\R.M.Y_RNO_1[3]\: AO1 port map (
Y => Y_IV_0(3),
A => Y_0(3),
B => Y08,
C => Y_M(4));
\R.M.Y_RNO_0[2]\: AO1 port map (
Y => Y_IV_1(2),
A => Y(2),
B => WY_1_0_0,
C => Y_M(2));
\R.M.Y_RNO_1[2]\: AO1A port map (
Y => Y_IV_0(2),
A => N_57_0,
B => Y_0(3),
C => Y_M_0(2));
\R.M.Y_RNO_0[4]\: OR3 port map (
Y => Y_IV_2(4),
A => Y_M_2(5),
B => Y_M_0(4),
C => Y_IV_1(4));
\R.M.Y_RNO_3[4]\: AO1 port map (
Y => Y_IV_1(4),
A => Y(4),
B => WY_1_0_0,
C => Y_M_2(4));
\R.M.Y_RNO_0[7]\: OR3 port map (
Y => Y_IV_2(7),
A => Y_M(7),
B => Y_M_0(7),
C => Y_IV_0(7));
\R.M.Y_RNO_3[7]\: AO1 port map (
Y => Y_IV_0(7),
A => Y(7),
B => Y08,
C => Y_M(8));
\R.M.Y_RNO_0[9]\: AO1 port map (
Y => Y_IV_1(9),
A => Y_0(9),
B => WY_1_0_0,
C => Y_M(9));
\R.M.Y_RNO_1[9]\: AO1 port map (
Y => Y_IV_0(9),
A => Y(9),
B => Y08,
C => Y_M_1(10));
\R.M.Y_RNO_0[5]\: AO1 port map (
Y => Y_IV_0(5),
A => Y_1(5),
B => Y08,
C => Y_M(6));
\R.M.Y_RNO_0[13]\: OR3 port map (
Y => Y_IV_2(13),
A => Y_M(13),
B => Y_M_0(13),
C => Y_IV_0(13));
\R.M.Y_RNO_3[13]\: AO1 port map (
Y => Y_IV_0(13),
A => Y(13),
B => Y08_0,
C => Y_M(14));
\R.M.Y_RNO_0[19]\: AO1 port map (
Y => Y_IV_1(19),
A => Y(19),
B => WY_1_0_0,
C => Y_M(19));
\R.M.Y_RNO_1[19]\: AO1 port map (
Y => Y_IV_0(19),
A => Y_0(19),
B => Y08_0,
C => Y_M_1(20));
\R.M.Y_RNO_0[29]\: AO1 port map (
Y => Y_IV_1(29),
A => Y_0(29),
B => WY_1_0_0,
C => Y_M(29));
\R.M.Y_RNO_1[29]\: AO1 port map (
Y => Y_IV_0(29),
A => Y(29),
B => Y08_0,
C => Y_M(30));
\R.M.Y_RNO_0[25]\: AO1 port map (
Y => Y_IV_1(25),
A => Y_0(25),
B => WY_1_0_0,
C => Y_M(25));
\R.M.Y_RNO_1[25]\: AO1 port map (
Y => Y_IV_0(25),
A => Y(25),
B => Y08_0,
C => Y_M(26));
\R.M.Y_RNO_0[10]\: OR3 port map (
Y => Y_IV_2(10),
A => Y_M(11),
B => Y_M_0_0(10),
C => Y_IV_1(10));
\R.M.Y_RNO_0[18]\: AO1 port map (
Y => Y_IV_1(18),
A => Y(18),
B => WY_1_0_0,
C => Y_M(18));
\R.M.Y_RNO_1[18]\: AO1 port map (
Y => Y_IV_0(18),
A => Y_0(18),
B => Y08_0,
C => Y_M_0(19));
\R.M.Y_RNO_0[8]\: OR3 port map (
Y => Y_IV_2(8),
A => Y_M_0(8),
B => Y_M_1(8),
C => Y_IV_0(8));
\R.M.Y_RNO_3[8]\: AO1 port map (
Y => Y_IV_0(8),
A => Y(8),
B => Y08,
C => Y_M_0(9));
\R.M.Y_RNO_0[6]\: AO1 port map (
Y => Y_IV_1(6),
A => Y_0(6),
B => WY_1_0_0,
C => Y_M_0(6));
\R.M.Y_RNO_1[6]\: AO1 port map (
Y => Y_IV_0(6),
A => Y(6),
B => Y08,
C => Y_M_2(7));
\R.M.Y_RNO_0[15]\: OR3 port map (
Y => Y_IV_2(15),
A => Y_M_2(16),
B => Y_M_0_0(15),
C => Y_IV_1(15));
\R.M.Y_RNO_0[12]\: AO1 port map (
Y => Y_IV_1(12),
A => Y_0(12),
B => WY_1_0_0,
C => Y_M(12));
\R.M.Y_RNO_1[12]\: AO1 port map (
Y => Y_IV_0(12),
A => Y(12),
B => Y08_0,
C => Y_M_1(13));
\R.M.Y_RNO_0[26]\: AO1 port map (
Y => Y_IV_1(26),
A => Y(26),
B => WY_1_0_0,
C => Y_M_0(26));
\R.M.Y_RNO_1[26]\: AO1 port map (
Y => Y_IV_0(26),
A => Y_0(26),
B => Y08_0,
C => Y_M(27));
\R.M.Y_RNO_0[16]\: AO1 port map (
Y => Y_IV_0(16),
A => Y_1(16),
B => Y08_0,
C => Y_M(17));
\R.M.Y_RNO_0[28]\: OR3 port map (
Y => Y_IV_0_2(28),
A => N_72,
B => N_71,
C => Y_IV_0_0(28));
\R.M.Y_RNO_3[28]\: AO1 port map (
Y => Y_IV_0_0(28),
A => Y(28),
B => Y08_0,
C => N_74);
\R.M.Y_RNO_0[27]\: OR3 port map (
Y => Y_IV_2(27),
A => Y_M(28),
B => Y_M_0(27),
C => Y_IV_1(27));
\R.M.Y_RNO_3[27]\: AO1 port map (
Y => Y_IV_1(27),
A => Y(27),
B => WY_1_0_0,
C => Y_M_2(27));
\R.M.Y_RNO_0[17]\: AO1 port map (
Y => Y_IV_1(17),
A => Y_0(17),
B => WY_1_0_0,
C => Y_M_0(17));
\R.M.Y_RNO_1[17]\: AO1 port map (
Y => Y_IV_0(17),
A => Y(17),
B => Y08_0,
C => Y_M_0(18));
\R.M.Y_RNO_0[24]\: AO1 port map (
Y => Y_IV_0(24),
A => Y_1(24),
B => Y08_0,
C => Y_M_0(25));
\R.M.Y_RNO_0[14]\: AO1 port map (
Y => Y_IV_1(14),
A => Y_0(14),
B => WY_1_0_0,
C => Y_M_0(14));
\R.M.Y_RNO_1[14]\: AO1 port map (
Y => Y_IV_0(14),
A => Y(14),
B => Y08_0,
C => Y_M_1(15));
\R.M.Y_RNO_0[21]\: OR3 port map (
Y => Y_IV_2(21),
A => Y_M(22),
B => Y_M_0_0(21),
C => Y_IV_1(21));
\COMB.FPSTDATA.EDATA2_0_IV_1_RNO_0[21]\: AO1A port map (
Y => EDATA2_0_IV_0(21),
A => OP1_RNI0NH9(21),
B => EDATA_3_SQMUXA_0,
C => OP1_I_M(21));
\R.E.OP1_RNIQQE72[17]\: AO1A port map (
Y => EDATA2_0_IV_0(17),
A => OP1(17),
B => UN8_CASAEN,
C => EX_OP1_I_M(17));
\R.E.OP1_RNIG7BRB[20]\: OR3 port map (
Y => EDATA2_0_IV_1(20),
A => EX_OP1_I_M(20),
B => OP1_I_M(20),
C => BPDATA_I_M(20));
\R.E.OP1_RNIEHH72[22]\: AO1A port map (
Y => EDATA2_0_IV_0(22),
A => OP1(22),
B => UN8_CASAEN,
C => EX_OP1_I_M(22));
\R.E.OP1_RNI01F72[19]\: AO1A port map (
Y => EDATA2_0_IV_0(19),
A => OP1(19),
B => UN8_CASAEN,
C => EX_OP1_I_M(19));
\R.E.OP1_RNIHKH72[23]\: AO1A port map (
Y => EDATA2_0_IV_0(23),
A => OP1(23),
B => UN8_CASAEN,
C => EX_OP1_I_M(23));
\R.E.OP1_RNINNE72[16]\: AO1A port map (
Y => EDATA2_0_IV_0(16),
A => OP1(16),
B => UN8_CASAEN,
C => EX_OP1_I_M(16));
\R.E.OP1_RNITTE72[18]\: AO1A port map (
Y => EDATA2_0_IV_0(18),
A => OP1(18),
B => UN8_CASAEN,
C => EX_OP1_I_M(18));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I274_UN1_Y_0\: NOR3C port map (
Y => ADD_33X33_FAST_I274_UN1_Y_0,
A => N605,
B => N613,
C => ALUCIN);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I272_UN1_Y_0\: NOR3C port map (
Y => ADD_33X33_FAST_I272_UN1_Y_0,
A => N601,
B => N609,
C => N616);
\R.D.INST_0_RNIURN77[29]\: NOR3 port map (
Y => RS1_2,
A => DE_RADDR1_4(3),
B => NN_1,
C => RS1_IV(0));
\R.M.Y_RNO_0[31]\: AO1 port map (
Y => Y_IV_1(31),
A => Y_0(31),
B => WY_RNIGIMA_1,
C => Y_M(31));
\R.M.Y_RNO_1[31]\: AO1 port map (
Y => Y_IV_0(31),
A => Y(31),
B => Y08_0,
C => EX_YMSB_1_M);
\R.W.S.ET_RNIBR64G\: OR2 port map (
Y => UN98_DBGM_1,
A => UN98_DBGM_0,
B => UN93_DBGM);
\R.W.S.ET_RNIJCDQ\: AO1A port map (
Y => UN98_DBGM_0,
A => ET,
B => berror,
C => btrapa);
\R.M.Y_RNI6EIM2[0]\: OR3 port map (
Y => Y_IV_2(0),
A => Y_M(0),
B => Y_M_2(0),
C => Y_IV_0(0));
\R.M.Y_RNIMJU91[0]\: AO1 port map (
Y => Y_IV_0(0),
A => Y_0(0),
B => Y08,
C => Y_M(1));
\R.E.BP_RNIRP16\: NOR2A port map (
Y => EX_BPMISS_1_0,
A => BP,
B => ANNUL_5);
\R.X.RESULT_RNI9B7GK[24]\: AO1A port map (
Y => EDATA2_IV_2(24),
A => BPDATA(24),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(0));
\R.E.OP1_RNIKNH72[24]\: AO1A port map (
Y => EDATA2_IV_0(24),
A => OP1(24),
B => UN8_CASAEN,
C => EX_OP1_I_M(24));
\R.E.OP1_RNINBS2C[31]\: AO1A port map (
Y => EDATA2_IV_1(31),
A => BPDATA(15),
B => EDATA_1_SQMUXA,
C => EDATA2_IV_0(31));
\R.E.OP1_RNIV26F2[31]\: AO1A port map (
Y => EDATA2_IV_0(31),
A => OP1(31),
B => UN8_CASAEN,
C => UN4_ICC_M);
\R.X.RESULT_RNI23QNK[29]\: AO1A port map (
Y => EDATA2_IV_2(29),
A => BPDATA(29),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(5));
\R.E.OP1_RNIKL3F2[29]\: AO1A port map (
Y => EDATA2_IV_0(29),
A => OP1(29),
B => UN8_CASAEN,
C => EX_OP1_I_M(29));
\R.X.RESULT_RNIAAPNK[26]\: AO1A port map (
Y => EDATA2_IV_2(26),
A => BPDATA(26),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(2));
\R.E.OP1_RNIBC3F2[26]\: AO1A port map (
Y => EDATA2_IV_0(26),
A => OP1(26),
B => UN8_CASAEN,
C => EX_OP1_I_M(26));
\R.E.OP1_RNIM7P2C[27]\: AO1A port map (
Y => EDATA2_IV_1(27),
A => BPDATA(11),
B => EDATA_1_SQMUXA,
C => EDATA2_IV_0(27));
\R.E.OP1_RNIEF3F2[27]\: AO1A port map (
Y => EDATA2_IV_0(27),
A => OP1(27),
B => UN8_CASAEN,
C => EX_OP1_I_M(27));
\R.X.RESULT_RNIHJ7GK[25]\: AO1A port map (
Y => EDATA2_IV_2(25),
A => BPDATA(25),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(1));
\R.E.OP1_RNINQH72[25]\: AO1A port map (
Y => EDATA2_IV_0(25),
A => OP1(25),
B => UN8_CASAEN,
C => EX_OP1_I_M(25));
\R.X.RESULT_RNI6ATNK[30]\: AO1A port map (
Y => EDATA2_IV_2(30),
A => BPDATA(30),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(6));
\R.E.OP1_RNISV5F2[30]\: AO1A port map (
Y => EDATA2_IV_0(30),
A => OP1(30),
B => UN8_CASAEN,
C => EX_OP1_I_M(30));
\R.X.RESULT_RNIQQPNK[28]\: AO1A port map (
Y => EDATA2_IV_2(28),
A => BPDATA(28),
B => EDATA_2_SQMUXA_0,
C => BPDATA_I_M_2(4));
\R.E.OP1_RNIHI3F2[28]\: AO1A port map (
Y => EDATA2_IV_0(28),
A => OP1(28),
B => UN8_CASAEN,
C => EX_OP1_I_M(28));
\R.A.BP_RNI9DVI\: NOR3A port map (
Y => RA_BPMISS_1_1,
A => BP_0,
B => ANNUL_2,
C => NOT_VALID);
\R.M.Y_RNO_0[11]\: OR3 port map (
Y => Y_IV_2(11),
A => Y_M_0(11),
B => Y_M_2(11),
C => Y_IV_0(11));
\R.M.Y_RNO_3[11]\: AO1 port map (
Y => Y_IV_0(11),
A => Y(11),
B => Y08_0,
C => Y_M_0(12));
\R.M.Y_RNO_0[30]\: AO1 port map (
Y => Y_IV_1(30),
A => Y_0(30),
B => WY_RNIGIMA_1,
C => Y_M_0(30));
\R.M.Y_RNO_1[30]\: AO1 port map (
Y => Y_IV_0(30),
A => Y(30),
B => Y08_0,
C => Y_M_0(31));
\R.M.Y_RNO_0[22]\: AO1 port map (
Y => Y_IV_0_1(22),
A => Y_0(22),
B => WY_1_0_0,
C => N_77);
\R.M.Y_RNO_1[22]\: AO1 port map (
Y => Y_IV_0_0(22),
A => Y(22),
B => Y08_0,
C => N_79);
\UN7_CADDR.ADD_30X30_SLOW_I3_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I3_S_0,
A => DPC(5),
B => I2_UN1_CO1);
\R.M.Y_RNO_0[1]\: AO1 port map (
Y => Y_IV_1(1),
A => WY_1_0_0,
B => Y_0(1),
C => Y_M_0(1));
\R.M.Y_RNO_1[1]\: AO1 port map (
Y => Y_IV_0(1),
A => Y08,
B => Y(1),
C => Y_M_2(2));
\R.W.S.Y_RNIA7OKS[5]\: OR3 port map (
Y => data_0_iv_8_0,
A => DATA_0_IV_2(5),
B => Y_M_0_0(5),
C => DATA_0_IV_6(5));
\IR.ADDR_RNIOSK7A[5]\: AO1 port map (
Y => data_0_iv_7_0,
A => ADDR(5),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_4(5));
\R.W.S.TT_RNI2N5JH[1]\: AO1 port map (
Y => DATA_0_IV_6(5),
A => IRL_134,
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_3(5));
\R.W.S.ET_RNIB3GT6\: AO1 port map (
Y => DATA_0_IV_4(5),
A => ET,
B => DATA_1_SQMUXA_3,
C => PC_M_0_0(5));
\R.W.S.WIM_RNIFQO0E[5]\: OR3 port map (
Y => DATA_0_IV_3(5),
A => WIM_M(5),
B => DATA_0_M_0(5),
C => DATA_0_IV_1(5));
\DSUR.ASI_RNI0RAF7[5]\: AO1 port map (
Y => DATA_0_IV_2(5),
A => data1(5),
B => DATA_0_SQMUXA_0_0,
C => ASI_M(5));
\DSUR.TT_RNIGOPJ9[1]\: AO1 port map (
Y => DATA_0_IV_1(5),
A => TT(1),
B => DATA_8_SQMUXA,
C => RFO_M(37));
\R.W.S.Y_RNIIFOKS[6]\: OR3 port map (
Y => DATA_0_IV_8(6),
A => DATA_0_IV_2(6),
B => Y_M_0_0(6),
C => DATA_0_IV_6(6));
\DSUR.TT_RNI7S5JH[2]\: OR3 port map (
Y => DATA_0_IV_6(6),
A => DATA_0_IV_1(6),
B => DATA_0_IV_0(6),
C => TT_M(2));
\R.W.S.PS_RNIMFGT6\: AO1 port map (
Y => DATA_0_IV_4(6),
A => PS,
B => DATA_1_SQMUXA_3,
C => PC_M_0_0(6));
\DSUR.ASI_RNI2TAF7[6]\: OR2 port map (
Y => DATA_0_IV_2(6),
A => RFO_M(6),
B => ASI_M(6));
\DSUR.TT_RNIIQPJ9[2]\: AO1 port map (
Y => DATA_0_IV_1(6),
A => TT(2),
B => DATA_8_SQMUXA,
C => RFO_M(38));
\R.X.DATA_0_RNI14VC4[6]\: AO1 port map (
Y => DATA_0_IV_0(6),
A => DATA_0(6),
B => UN533_DBGUNIT_0,
C => WIM_M(6));
\IR.ADDR_RNIMHO8A[7]\: OR3 port map (
Y => DATA_0_IV_7(7),
A => PC_M_0_0(7),
B => S_M,
C => ADDR_M_0(7));
\DSUR.TT_RNIC16JH[3]\: OR3 port map (
Y => DATA_0_IV_6(7),
A => DATA_0_IV_1(7),
B => DATA_0_IV_0(7),
C => TT_M(3));
\COMB.DIAGREAD.DATA_0_IV_2_RNI0TDV3[7]\: AO1 port map (
Y => DATA_0_IV_5(7),
A => Y_0(7),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_2(7));
\DSUR.TT_RNIKSPJ9[3]\: AO1 port map (
Y => DATA_0_IV_1(7),
A => TT(3),
B => DATA_8_SQMUXA,
C => RFO_M(39));
\R.X.DATA_0_RNI36VC4[7]\: AO1 port map (
Y => DATA_0_IV_0(7),
A => DATA_0(7),
B => UN533_DBGUNIT,
C => WIM_M(7));
\R.M.DCI.ENADDR_RNI3I7P3\: OA1A port map (
Y => MRESULT2_1_SQMUXA_0,
A => N_137,
B => ENADDR_147,
C => UN533_DBGUNIT);
\R.W.S.TT_RNIHPV17[6]\: AO1 port map (
Y => DATA_0_IV_5(10),
A => TT(6),
B => DATA_3_SQMUXA_1,
C => ADDR_M_0(10));
\R.W.S.Y_RNIUF62I[10]\: AO1 port map (
Y => DATA_0_IV_4(10),
A => Y_0(10),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_2(10));
\R.W.S.PIL_RNID63M6[2]\: AO1 port map (
Y => DATA_0_IV_3(10),
A => PIL(2),
B => DATA_1_SQMUXA_3,
C => PC_M_0_0(10));
\R.X.DATA_0_RNIA1LNE[10]\: OR3 port map (
Y => DATA_0_IV_2(10),
A => RFO_M(42),
B => RFO_M(10),
C => DATA_0_IV_0(10));
\R.X.DATA_0_RNIDKP74[10]\: AO1 port map (
Y => DATA_0_IV_0(10),
A => DATA_0(10),
B => UN533_DBGUNIT_0,
C => TT_M(6));
\R.F.PC_RNIJAEKA[22]\: OR3 port map (
Y => data_0_iv_5_20,
A => PC_M_0_0(22),
B => ICC_M(2),
C => DATA_0_IV_3(22));
\R.W.S.TBA_RNIE0907[10]\: AO1 port map (
Y => data_0_iv_4_22,
A => TBA(10),
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(22));
\COMB.DIAGREAD.DATA_0_IV_1_RNIPMHP3[22]\: AO1 port map (
Y => DATA_0_IV_3(22),
A => Y_0(22),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_1(22));
\R.X.DATA_0_RNI3L62I[11]\: OR3 port map (
Y => DATA_0_IV_4(11),
A => DATA_0_IV_1(11),
B => DATA_0_IV_0(11),
C => Y_M_0_0(11));
\R.W.S.PIL_RNIF83M6[3]\: AO1 port map (
Y => DATA_0_IV_3(11),
A => PIL(3),
B => DATA_1_SQMUXA_3,
C => PC_M_0_1(11));
\COMB.DIAGREAD.DATA_0_IV_1[11]\: AO1 port map (
Y => DATA_0_IV_1(11),
A => data1(11),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(43));
\R.X.DATA_0_RNIFMP74[11]\: AO1 port map (
Y => DATA_0_IV_0(11),
A => DATA_0_0(11),
B => UN533_DBGUNIT_0,
C => TT_M_1(7));
\IR.ADDR_RNIUEG3A[17]\: AO1 port map (
Y => data_0_iv_4_17,
A => ADDR(17),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_2(17));
\R.X.DATA_0_RNI7UCME[17]\: OR3 port map (
Y => data_0_iv_3_17,
A => DATA_0_IV_0(17),
B => RFO_M(17),
C => TBA_M_0(5));
\R.F.PC_RNIUFTJ6[17]\: AO1 port map (
Y => DATA_0_IV_2(17),
A => FPC_118,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(17));
\R.X.DATA_0_RNI0CO67[17]\: AO1 port map (
Y => DATA_0_IV_0(17),
A => DATA_0(17),
B => UN533_DBGUNIT_0,
C => RFO_M(49));
\R.W.S.TBA_RNIVLCME[3]\: AO1 port map (
Y => DATA_0_IV_3(15),
A => TBA(3),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_1(15));
\R.F.PC_RNIQBTJ6[15]\: AO1 port map (
Y => DATA_0_IV_2(15),
A => FPC_116,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_1(15));
\R.X.DATA_0_RNIRAP9B[15]\: OR3 port map (
Y => DATA_0_IV_1(15),
A => RFO_M(47),
B => DATA_0_M_0(15),
C => RFO_M(15));
\IR.ADDR_RNIREJ3A[25]\: AO1 port map (
Y => data_1_iv_6(25),
A => ADDR(25),
B => DATA_5_SQMUXA_1_0,
C => DATA_1_IV_4(25));
\R.W.S.TBA_RNI94G6L[13]\: OR3 port map (
Y => data_1_iv_5(25),
A => DATA_1_IV_2(25),
B => DATA_1_IV_1(25),
C => TBA_M_0(13));
\R.F.PC_RNISFVJ6[25]\: AO1 port map (
Y => DATA_1_IV_4(25),
A => FPC_126,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(25));
\COMB.DIAGREAD.DATA_1_IV_2[25]\: AO1 port map (
Y => DATA_1_IV_2(25),
A => data2(25),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\R.X.DATA_0_RNIG0038[25]\: AO1 port map (
Y => DATA_1_IV_1(25),
A => data1(25),
B => DATA_0_SQMUXA_0_0,
C => DATA_1_IV_0(25));
\R.X.DATA_0_RNIGRTV3[25]\: AO1 port map (
Y => DATA_1_IV_0(25),
A => DATA_0_0(25),
B => UN533_DBGUNIT,
C => DATA_10_SQMUXA);
\R.X.DATA_0_RNIM1ISH[13]\: OR3 port map (
Y => DATA_0_IV_4(13),
A => DATA_0_IV_1(13),
B => DATA_0_IV_0(13),
C => TBA_M_0(1));
\R.F.PC_RNIM7TJ6[13]\: AO1 port map (
Y => DATA_0_IV_3(13),
A => FPC_114,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(13));
\COMB.DIAGREAD.DATA_0_IV_1[13]\: AO1 port map (
Y => DATA_0_IV_1(13),
A => data1(13),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(45));
\R.X.DATA_0_RNIH5304[13]\: AO1 port map (
Y => DATA_0_IV_0(13),
A => DATA_0(13),
B => UN533_DBGUNIT_0,
C => SVT_M);
\IR.ADDR_RNIF5M3A[30]\: AO1 port map (
Y => data_0_iv_5_28,
A => ADDR(30),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(30));
\R.W.S.TBA_RNI7QJ0I[18]\: AO1 port map (
Y => data_0_iv_4_30,
A => TBA(18),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(30));
\R.F.PC_RNIK91K6[30]\: AO1 port map (
Y => DATA_0_IV_3(30),
A => FPC_131,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(30));
\R.X.DATA_0_RNIDDUFE[30]\: OR3 port map (
Y => DATA_0_IV_2(30),
A => RFO_M(30),
B => DATA_0_M_0(30),
C => DATA_0_IV_1(30));
\COMB.DIAGREAD.DATA_0_IV_1[30]\: AO1 port map (
Y => DATA_0_IV_1(30),
A => data2(30),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\IR.ADDR_RNIUHJ3A[26]\: AO1 port map (
Y => data_0_iv_5_24,
A => ADDR(26),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(26));
\R.W.S.TBA_RNII2H0I[14]\: AO1 port map (
Y => data_0_iv_4_26,
A => TBA(14),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(26));
\R.F.PC_RNIUHVJ6[26]\: AO1 port map (
Y => DATA_0_IV_3(26),
A => FPC_127,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(26));
\R.X.DATA_0_RNISPRFE[26]\: OR3 port map (
Y => DATA_0_IV_2(26),
A => RFO_M(58),
B => DATA_0_IV_0(26),
C => RFO_M(26));
\R.X.DATA_0_RNIHSTV3[26]\: AO1 port map (
Y => DATA_0_IV_0(26),
A => DATA_0(26),
B => UN533_DBGUNIT_0,
C => DATA_10_SQMUXA);
\IR.ADDR_RNII8M3A[31]\: AO1 port map (
Y => data_0_iv_5_29,
A => ADDR(31),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(31));
\R.W.S.TBA_RNIBUJ0I[19]\: AO1 port map (
Y => data_0_iv_4_31,
A => TBA(19),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(31));
\R.W.S.Y_RNIMB1K6[31]\: AO1 port map (
Y => DATA_0_IV_3(31),
A => Y_0(31),
B => DATA_0_SQMUXA_2_0,
C => PC_M_0_0(31));
\R.X.DATA_0_RNIGGUFE[31]\: OR3 port map (
Y => DATA_0_IV_2(31),
A => RFO_M(31),
B => DATA_0_M_0(31),
C => DATA_0_IV_1(31));
\COMB.DIAGREAD.DATA_0_IV_1[31]\: AO1 port map (
Y => DATA_0_IV_1(31),
A => data2(31),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\R.W.S.TT_RNIUJHS6[0]\: AO1 port map (
Y => DATA_0_IV_6(4),
A => NN_110,
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(4));
\DSUR.TT_RNI9F3GL[0]\: OR3 port map (
Y => DATA_0_IV_5(4),
A => DATA_0_IV_1(4),
B => DATA_0_IV_0(4),
C => DATA_0_IV_2(4));
\R.F.PC_RNIM4D57[4]\: AO1 port map (
Y => DATA_0_IV_4(4),
A => FPC_105,
B => DATA_4_SQMUXA_1,
C => Y_M_0_0(4));
\DSUR.ASI_RNIUOAF7[4]\: AO1 port map (
Y => DATA_0_IV_2(4),
A => data1(4),
B => DATA_0_SQMUXA_0_0,
C => ASI_M(4));
\DSUR.TT_RNIEMPJ9[0]\: AO1 port map (
Y => DATA_0_IV_1(4),
A => TT(0),
B => DATA_8_SQMUXA,
C => RFO_M(36));
\R.X.DATA_0_RNITVUC4[4]\: AO1 port map (
Y => DATA_0_IV_0(4),
A => DATA_0(4),
B => UN533_DBGUNIT_0,
C => WIM_M(4));
\R.X.DATA_0_RNIQAH0I[28]\: OR3 port map (
Y => DATA_0_IV_4(28),
A => DATA_0_IV_1(28),
B => DATA_0_IV_0(28),
C => TBA_M_0(16));
\R.F.PC_RNI2MVJ6[28]\: AO1 port map (
Y => DATA_0_IV_3(28),
A => FPC_129,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0(28));
\COMB.DIAGREAD.DATA_0_IV_1[28]\: AO1 port map (
Y => DATA_0_IV_1(28),
A => data2(28),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\R.X.DATA_0_RNIR01T4[28]\: AO1 port map (
Y => DATA_0_IV_0(28),
A => DATA_0(28),
B => UN533_DBGUNIT_0,
C => RFO_M(28));
\R.F.PC_RNIB2EKA[20]\: OR3 port map (
Y => data_0_iv_5_18,
A => PC_M_0_0(20),
B => ICC_M(0),
C => DATA_0_IV_3(20));
\R.W.S.TBA_RNI3A7S6[8]\: AO1 port map (
Y => data_0_iv_4_20,
A => TBA(8),
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(20));
\COMB.DIAGREAD.DATA_0_IV_1_RNILIHP3[20]\: AO1 port map (
Y => DATA_0_IV_3(20),
A => Y_0(20),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_1(20));
\R.W.S.PIL_RNIQE09P[0]\: OR3 port map (
Y => DATA_0_IV_6(8),
A => DATA_0_IV_2(8),
B => Y_M_0_0(8),
C => DATA_0_IV_3(8));
\R.W.S.PIL_RNI26TV6[0]\: AO1 port map (
Y => DATA_0_IV_3(8),
A => PIL(0),
B => DATA_1_SQMUXA_3,
C => PC_M_0_0(8));
\R.X.DATA_0_RNIDGRME[8]\: OR3 port map (
Y => DATA_0_IV_2(8),
A => RFO_M(40),
B => RFO_M(8),
C => DATA_0_IV_0(8));
\R.X.DATA_0_RNI2CPK4[8]\: AO1 port map (
Y => DATA_0_IV_0(8),
A => DATA_0(8),
B => UN533_DBGUNIT,
C => TT_M(4));
\R.W.S.Y_RNI08BFL[21]\: OR3 port map (
Y => data_0_iv_5_19,
A => DATA_0_IV_1(21),
B => Y_M_0_1(21),
C => DATA_0_IV_2(21));
\R.W.S.TBA_RNI5C7S6[9]\: AO1 port map (
Y => data_0_iv_4_21,
A => TBA(9),
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(21));
\R.W.S.ICC_RNIOHSQ6[1]\: AO1 port map (
Y => DATA_0_IV_2(21),
A => ICC_0(1),
B => DATA_1_SQMUXA_3,
C => PC_M_0_0(21));
\R.X.DATA_0_RNII4S9B[21]\: AO1 port map (
Y => DATA_0_IV_1(21),
A => data1(21),
B => DATA_0_SQMUXA_0_0,
C => DATA_0_IV_0(21));
\R.X.DATA_0_RNIM3Q67[21]\: AO1 port map (
Y => DATA_0_IV_0(21),
A => DATA_0_0(21),
B => UN533_DBGUNIT_0,
C => RFO_M(53));
\IR.ADDR_RNI4LG3A[19]\: AO1 port map (
Y => data_0_iv_4_19,
A => ADDR(19),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_2(19));
\R.X.DATA_0_RNIF6DME[19]\: OR3 port map (
Y => data_0_iv_3_19,
A => DATA_0_IV_0(19),
B => RFO_M(19),
C => TBA_M_0(7));
\R.F.PC_RNI2KTJ6[19]\: AO1 port map (
Y => DATA_0_IV_2(19),
A => FPC_120,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(19));
\R.X.DATA_0_RNI4GO67[19]\: AO1 port map (
Y => DATA_0_IV_0(19),
A => DATA_0(19),
B => UN533_DBGUNIT_0,
C => RFO_M(51));
\IR.ADDR_RNIFVF3A[12]\: AO1 port map (
Y => data_0_iv_5_10,
A => ADDR(12),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(12));
\R.X.DATA_0_RNI4LRTH[12]\: OR3 port map (
Y => data_0_iv_4_12,
A => DATA_0_IV_1(12),
B => DATA_0_IV_0(12),
C => TBA_M_0(0));
\R.F.PC_RNIK5TJ6[12]\: AO1 port map (
Y => DATA_0_IV_3(12),
A => FPC_113,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(12));
\COMB.DIAGREAD.DATA_0_IV_1[12]\: AO1 port map (
Y => DATA_0_IV_1(12),
A => data1(12),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(44));
\R.X.DATA_0_RNI2SC14[12]\: AO1 port map (
Y => DATA_0_IV_0(12),
A => DATA_0(12),
B => UN533_DBGUNIT_0,
C => ERR_M);
\R.W.S.CWP_RNIO1STO[2]\: OR3 port map (
Y => DATA_0_IV_6(2),
A => CWP_M(2),
B => DATA_0_IV_2(2),
C => DATA_0_IV_3(2));
\R.F.PC_RNII0D57[2]\: AO1 port map (
Y => DATA_0_IV_5(2),
A => NN_96,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(2));
\R.W.S.WIM_RNI3J46B[2]\: OR3 port map (
Y => DATA_0_IV_3(2),
A => WIM_M(2),
B => DATA_0_IV_0(2),
C => ASI_M(2));
\COMB.DIAGREAD.DATA_0_IV_2[2]\: AO1 port map (
Y => DATA_0_IV_2(2),
A => data1(2),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(34));
\R.X.DATA_0_RNIR7SC4[2]\: AO1 port map (
Y => DATA_0_IV_0(2),
A => DATA_0(2),
B => UN533_DBGUNIT_0,
C => DATA_10_SQMUXA);
\R.W.S.TT_RNI8UHS6[5]\: AO1 port map (
Y => DATA_0_IV_5(9),
A => TT(5),
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(9));
\R.W.S.Y_RNITD39I[9]\: AO1 port map (
Y => DATA_0_IV_4(9),
A => Y_0(9),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_2(9));
\R.W.S.PIL_RNI48TV6[1]\: AO1 port map (
Y => DATA_0_IV_3(9),
A => PIL(1),
B => DATA_1_SQMUXA_3,
C => PC_M_0_1(9));
\DSUR.TT_RNIHKRME[5]\: OR3 port map (
Y => DATA_0_IV_2(9),
A => TT_M(5),
B => DATA_0_M_0(9),
C => DATA_0_IV_1(9));
\COMB.DIAGREAD.DATA_0_IV_1[9]\: AO1 port map (
Y => DATA_0_IV_1(9),
A => data1(9),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(41));
\R.F.PC_RNIRBG3A[16]\: OR3 port map (
Y => DATA_0_IV_4(16),
A => Y_M_0_0(16),
B => PC_M_0_0(16),
C => ADDR_M_0(16));
\R.X.DATA_0_RNIUDP9B[16]\: AO1 port map (
Y => DATA_0_IV_1(16),
A => data2(16),
B => DATA_1_SQMUXA_0_0,
C => DATA_0_IV_0(16));
\R.X.DATA_0_RNILOUS4[16]\: AO1 port map (
Y => DATA_0_IV_0(16),
A => DATA_0(16),
B => UN533_DBGUNIT_0,
C => RFO_M(16));
\IR.ADDR_RNI7RJ3A[29]\: AO1 port map (
Y => data_0_iv_5_27,
A => ADDR(29),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(29));
\R.W.S.TBA_RNIUEH0I[17]\: AO1 port map (
Y => data_0_iv_4_29,
A => TBA(17),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(29));
\R.F.PC_RNI4OVJ6[29]\: AO1 port map (
Y => DATA_0_IV_3(29),
A => FPC_130,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0(29));
\R.X.DATA_0_RNI53SFE[29]\: OR3 port map (
Y => DATA_0_IV_2(29),
A => RFO_M(29),
B => DATA_0_M_0(29),
C => DATA_0_IV_1(29));
\COMB.DIAGREAD.DATA_0_IV_1[29]\: AO1 port map (
Y => DATA_0_IV_1(29),
A => data2(29),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\IR.ADDR_RNIOBJ3A[24]\: AO1 port map (
Y => data_0_iv_5_22,
A => ADDR(24),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(24));
\R.W.S.TBA_RNIAQG0I[12]\: AO1 port map (
Y => data_0_iv_4_24,
A => TBA(12),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(24));
\R.F.PC_RNIQDVJ6[24]\: AO1 port map (
Y => DATA_0_IV_3(24),
A => FPC_125,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(24));
\R.X.DATA_0_RNIMJRFE[24]\: OR3 port map (
Y => DATA_0_IV_2(24),
A => RFO_M(24),
B => DATA_0_M_0(24),
C => DATA_0_IV_1(24));
\COMB.DIAGREAD.DATA_0_IV_1[24]\: AO1 port map (
Y => DATA_0_IV_1(24),
A => data2(24),
B => DATA_1_SQMUXA_0_0,
C => DATA_1_SQMUXA_3);
\IR.ADDR_RNI1LJ3A[27]\: AO1 port map (
Y => data_0_iv_4_27,
A => ADDR(27),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_2(27));
\R.X.DATA_0_RNIR0IQE[27]\: OR3 port map (
Y => data_0_iv_3_27,
A => DATA_0_IV_0(27),
B => RFO_M(27),
C => TBA_M_0(15));
\R.F.PC_RNI0KVJ6[27]\: AO1 port map (
Y => DATA_0_IV_2(27),
A => FPC_128,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(27));
\R.X.DATA_0_RNI2GQ67[27]\: AO1 port map (
Y => DATA_0_IV_0(27),
A => DATA_0_0(27),
B => UN533_DBGUNIT_0,
C => RFO_M(59));
\IR.ADDR_RNIL5G3A[14]\: AO1 port map (
Y => data_0_iv_5_12,
A => ADDR(14),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_3(14));
\R.W.S.TBA_RNIC82CI[2]\: AO1 port map (
Y => data_0_iv_4_14,
A => TBA(2),
B => DATA_3_SQMUXA_1_0_0,
C => DATA_0_IV_2(14));
\R.F.PC_RNIO9TJ6[14]\: AO1 port map (
Y => DATA_0_IV_3(14),
A => FPC_115,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(14));
\R.X.DATA_0_RNI9UEVE[14]\: OR3 port map (
Y => DATA_0_IV_2(14),
A => DWT_M,
B => DATA_0_M_0(14),
C => DATA_0_IV_1(14));
\COMB.DIAGREAD.DATA_0_IV_1[14]\: AO1 port map (
Y => DATA_0_IV_1(14),
A => data1(14),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(46));
\R.F.PC_RNINEEKA[23]\: OR3 port map (
Y => data_0_iv_5_21,
A => PC_M_0_1(23),
B => ICC_M(3),
C => DATA_0_IV_3(23));
\R.W.S.TBA_RNIG2907[11]\: AO1 port map (
Y => data_0_iv_4_23,
A => TBA(11),
B => DATA_3_SQMUXA_1_0_0,
C => ADDR_M_0(23));
\COMB.DIAGREAD.DATA_0_IV_1_RNIROHP3[23]\: AO1 port map (
Y => DATA_0_IV_3(23),
A => Y(23),
B => DATA_0_SQMUXA_2_0,
C => DATA_0_IV_1(23));
\IR.ADDR_RNI1IG3A[18]\: AO1 port map (
Y => data_0_iv_4_18,
A => ADDR(18),
B => DATA_5_SQMUXA_1_0,
C => DATA_0_IV_2(18));
\R.X.DATA_0_RNIB2DME[18]\: OR3 port map (
Y => data_0_iv_3_18,
A => DATA_0_IV_0(18),
B => RFO_M(18),
C => TBA_M_0(6));
\R.F.PC_RNI0ITJ6[18]\: AO1 port map (
Y => DATA_0_IV_2(18),
A => FPC_119,
B => DATA_4_SQMUXA_1_0_0,
C => Y_M_0_0(18));
\R.X.DATA_0_RNI2EO67[18]\: AO1 port map (
Y => DATA_0_IV_0(18),
A => DATA_0_0(18),
B => UN533_DBGUNIT_0,
C => RFO_M(50));
\R.F.PC_RNIF97LD[3]\: OR3 port map (
Y => DATA_0_IV_3(3),
A => RFO_M(35),
B => RFO_M(3),
C => PC_M_0_0(3));
\COMB.DIAGREAD.DATA_0_IV_2_RNO[3]\: AO1 port map (
Y => DATA_0_IV_0(3),
A => DATA_0(3),
B => UN533_DBGUNIT_0,
C => WIM_M(3));
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1_1_0\: OA1A port map (
Y => ADD_30X30_SLOW_I6_UN1_CO1_1_0,
A => ADD_30X30_SLOW_I6_UN1_CO1_0_A1_0,
B => INST_0(5),
C => DPC(8));
\R.A.CTRL.INST_RNIPU2EN[25]\: AO1 port map (
Y => ILLEGAL_INST_7_IV_3,
A => INST_M_0(25),
B => ILLEGAL_INST31,
C => ILLEGAL_INST_7_IV_2);
\R.A.ET_RNI8G37I\: OR3 port map (
Y => ILLEGAL_INST_7_IV_2,
A => ILLEGAL_INST_1_SQMUXA,
B => ILLEGAL_INST_7_IV_0,
C => ILLEGAL_INST_4_M);
\R.A.ET_RNIFCG46\: AO1A port map (
Y => ILLEGAL_INST_7_IV_0,
A => FP_DISABLED3_1,
B => CP_DISABLED_3_SQMUXA_2_1,
C => ET_M_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I292_Y_0\: XOR2 port map (
Y => ADD_33X33_FAST_I292_Y_0,
A => OP1_RNIDGL61(1),
B => OP2_RNIGQN21(1));
\DSUR.ERR_RNO_2\: NOR2 port map (
Y => ERR_4_0,
A => ET,
B => UN93_DBGM);
\R.E.ALUOP_RNO_1[1]\: OR3 port map (
Y => ALUOP_1_1_3,
A => ALUOP_1_1_1,
B => ALUADD_15_SQMUXA,
C => ALUADD_10_SQMUXA);
\R.E.ALUOP_RNO_3[1]\: OR3 port map (
Y => ALUOP_1_1_1,
A => ALUADD_8_SQMUXA,
B => FP_DISABLED12,
C => CP_DISABLED_6_SQMUXA_1);
\R.E.ALUOP_RNI8LN13[0]\: MX2 port map (
Y => LOGICOUT_5_0_I_2(21),
A => N_109,
B => N_101,
S => UN1_IU_5(87));
\R.E.ALUOP_RNIQ9V35[0]\: AO1 port map (
Y => LOGICOUT_5_0_I_1(21),
A => LOGICOUT_5_0_I_A7_0(21),
B => N_53_I,
C => LOGICOUT_5_0_I_0(21));
\R.E.ALUOP_RNIR0KS2[0]\: AO1A port map (
Y => LOGICOUT_5_0_I_0(21),
A => UN1_IU_5(87),
B => LOGICOUT_5_0_I_A7_2_0(21),
C => N_89);
\R.M.DCI.ENADDR_RNI3I7P3_0\: NOR3B port map (
Y => MRESULT2_0_SQMUXA_0,
A => N_137,
B => UN533_DBGUNIT_0,
C => ENADDR_147);
\R.W.S.CWP_RNIF8NND[0]\: OR3 port map (
Y => DATA_0_IV_4(0),
A => RFO_M(32),
B => RFO_M(0),
C => CWP_M_0(0));
\R.W.S.WIM_RNITC46B[0]\: OR3 port map (
Y => DATA_0_IV_3(0),
A => WIM_M(0),
B => DATA_0_IV_0(0),
C => ASI_M(0));
\R.X.DATA_0_RNIP5SC4[0]\: OR2 port map (
Y => DATA_0_IV_0(0),
A => DATA_0_M_0(0),
B => DATA_10_SQMUXA);
\R.W.S.CWP_RNIIBNND[1]\: AO1 port map (
Y => DATA_0_IV_4(1),
A => CWP(1),
B => DATA_1_SQMUXA_3,
C => DATA_0_IV_2(1));
\R.W.S.WIM_RNI0G46B[1]\: OR3 port map (
Y => DATA_0_IV_3(1),
A => WIM_M(1),
B => DATA_0_IV_0(1),
C => ASI_M(1));
\COMB.DIAGREAD.DATA_0_IV_2[1]\: AO1 port map (
Y => DATA_0_IV_2(1),
A => data1(1),
B => DATA_0_SQMUXA_0_0,
C => RFO_M(33));
\R.X.DATA_0_RNIQ6SC4[1]\: AO1 port map (
Y => DATA_0_IV_0(1),
A => DATA_0(1),
B => UN533_DBGUNIT_0,
C => DATA_10_SQMUXA);
\R.A.CTRL.INST_RNIV0J1H[30]\: OR2 port map (
Y => ALUOP_0_1_4,
A => ALUOP_0_1_2,
B => ALUOP_0_1_3);
\R.A.CTRL.INST_RNIEUTK7[30]\: OR2 port map (
Y => ALUOP_0_1_3,
A => ALUADD_10_SQMUXA,
B => SHCNT_1_SQMUXA);
\R.A.CTRL.INST_RNIH2LC9[30]\: AO1 port map (
Y => ALUOP_0_1_2,
A => ALUSEL11,
B => FP_DISABLED14_0,
C => ALUOP_0_1_1);
\R.A.CTRL.INST_RNIGTPG4[30]\: OR2 port map (
Y => ALUOP_0_1_1,
A => ALUOP_0_1_0,
B => ALUADD_13_SQMUXA);
\R.A.CTRL.INST_RNI34NN1[30]\: OA1B port map (
Y => ALUOP_0_1_0,
A => INST(30),
B => ALUOP2,
C => INST(31));
\R.E.ALUSEL_RNO_0[0]\: OR3 port map (
Y => ALUSEL_I_2(0),
A => N_5817,
B => ALUSEL_I_0(0),
C => N_5820);
\R.E.ALUSEL_RNO_2[0]\: AO1 port map (
Y => ALUSEL_I_0(0),
A => ALUSEL_I_A5_1_0(0),
B => FP_DISABLED14,
C => N_5818);
\R.E.ALUOP_RNI4CPV2[0]\: MX2 port map (
Y => LOGICOUT_5_0_I_2(11),
A => N_109,
B => N_101,
S => OP2_RNI10MO(11));
\R.E.ALUOP_RNICBSV4[0]\: AO1 port map (
Y => LOGICOUT_5_0_I_1(11),
A => LOGICOUT_5_0_I_A7_0(11),
B => N_54_I,
C => LOGICOUT_5_0_I_0(11));
\R.E.ALUOP_RNIJFHQ2[0]\: AO1A port map (
Y => LOGICOUT_5_0_I_0(11),
A => OP2_RNI10MO(11),
B => LOGICOUT_5_0_I_A7_2_0(11),
C => N_83);
\R.A.BP_RNIMHSB\: NOR2B port map (
Y => UN5_LDLOCK_0,
A => BP_0,
B => INST(29));
\R.X.MEXC_RNIOH2FJ\: AOI1 port map (
Y => UN60_DBGM_3,
A => UN64_DBGM_1,
B => UN93_DBGM_3,
C => UN76_DBGM);
\R.X.MEXC_RNI4E706\: NOR3A port map (
Y => UN60_DBGM_1,
A => btrape,
B => XC_VECTT14,
C => UN81_DBGM);
\R.E.ALUOP_RNIFOSOB[0]\: OR3 port map (
Y => LOGICOUT_5_0_I_3(0),
A => LOGICOUT_5_0_I_0(0),
B => N_60,
C => N_61);
\R.E.ALUOP_RNIH4R93[0]\: MX2 port map (
Y => LOGICOUT_5_0_I_2(0),
A => N_109,
B => N_101,
S => OP2_RNIEON21(0));
\R.E.ALUOP_RNIQUUU4[0]\: AO1A port map (
Y => LOGICOUT_5_0_I_0(0),
A => OP2_RNIEON21(0),
B => LOGICOUT_5_0_I_A7_2_0(0),
C => N_62);
\R.X.NPC_RNI18M2_0[1]\: NOR2A port map (
Y => ADDR_2_SQMUXA_0,
A => NPC(1),
B => NPC(0));
\R.X.NPC_RNI18M2[1]\: NOR2A port map (
Y => ADDR_1_SQMUXA_0,
A => NPC(0),
B => NPC(1));
\R.M.DCI.SIZE_RNO_0[1]\: NOR3A port map (
Y => SIZE_I_M_1(1),
A => N_5486_3,
B => N_5790,
C => INST(24));
\R.M.DCI.SIZE_RNO_0[0]\: NOR3A port map (
Y => SIZE_M_1(0),
A => N_5486_3,
B => N_5788,
C => N_5787);
\UN7_CADDR.ADD_30X30_SLOW_I5_S_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I5_S_0,
A => DPC(7),
B => INST_0(5));
\R.X.RSTATE_RNIQH7A3[1]\: NOR2B port map (
Y => DWT_1_SQMUXA_0,
A => DWT_0_SQMUXA_1,
B => ANNUL_ALL13_160);
\R.E.ALUOP_RNIPT3B6[0]\: OR2 port map (
Y => LOGICOUT_5_0_I_1(22),
A => LOGICOUT_5_0_I_0(22),
B => N_9148);
\R.E.ALUOP_0_RNIMGO34[0]\: AO1A port map (
Y => LOGICOUT_5_0_I_0(22),
A => OP2_RNI7BKQ(22),
B => LOGICOUT_5_0_I_A5_2_0(22),
C => N_9149);
\R.A.CTRL.INST_RNITHM54[22]\: AO1 port map (
Y => FP_DISABLED_4_0_1_0,
A => ILLEGAL_INST16,
B => FP_DISABLED14_0,
C => CP_DISABLED_1_SQMUXA);
\R.E.ALUSEL_RNO_0[1]\: OR3 port map (
Y => ALUSEL_I_1(1),
A => N_5823,
B => N_5822,
C => N_5821);
\R.X.RSTATE_0_RNI9MB23[1]\: NOR3C port map (
Y => TBA_1_SQMUXA_0,
A => DATA_9_SQMUXA_1_0,
B => DATA_3_SQMUXA_1_0,
C => ANNUL_ALL13_0);
\R.E.ALUOP_RNIF3ED6[0]\: AO1 port map (
Y => LOGICOUT_5_0_I_0(1),
A => LOGICOUT_5_0_I_A5_0_0(1),
B => N_61_I,
C => N_9144);
\R.A.CTRL.INST_RNITHM54_0[22]\: AO1 port map (
Y => CP_DISABLED_4_0_1_0,
A => FP_DISABLED13,
B => FP_DISABLED4,
C => CP_DISABLED_11_SQMUXA);
\R.M.CTRL.TRAP_RNILBKL2\: NOR3B port map (
Y => TRAP12_0_3,
A => rst,
B => TRAP12_0_1,
C => TRAP_RNIPLMC2);
\R.M.CTRL.TRAP_RNIOF18\: NOR3A port map (
Y => TRAP12_0_1,
A => PV_2,
B => ANNUL_6,
C => TRAP_1);
WR_1_SQMUXA_2_0_RNIT2G91: NOR2B port map (
Y => WR_1_SQMUXA_3,
A => WR_1_SQMUXA_2_0,
B => ANNUL_ALL13_160);
WR_1_SQMUXA_1_RNO: NOR2 port map (
Y => WR_1_SQMUXA_0,
A => daddr(23),
B => daddr(12));
\R.A.CTRL.INST_0_RNIEMUPL[24]\: NOR3A port map (
Y => ILLEGAL_INST_4_SQMUXA_9,
A => ILLEGAL_INST_4_SQMUXA_7,
B => ILLEGAL_INST36_2,
C => ILLEGAL_INST36_3);
\R.A.CTRL.INST_RNIRHV2H[19]\: NOR3A port map (
Y => ILLEGAL_INST_4_SQMUXA_8,
A => ILLEGAL_INST_4_SQMUXA_4,
B => UN1_ILLEGAL_INST33_2,
C => ILLEGAL_INST39);
\R.A.CTRL.INST_RNI4QPDA[24]\: NOR3A port map (
Y => ILLEGAL_INST_4_SQMUXA_7,
A => ILLEGAL_INST_4_SQMUXA_3,
B => ILLEGAL_INST35,
C => ILLEGAL_INST31);
\R.A.CTRL.INST_0_RNIIB8R7[24]\: NOR3A port map (
Y => ILLEGAL_INST_4_SQMUXA_4,
A => ILLEGAL_INST_4_SQMUXA_1,
B => INST_6,
C => INST_5);
\R.A.CTRL.INST_RNI8NG54_1[24]\: AOI1 port map (
Y => ILLEGAL_INST_4_SQMUXA_3,
A => INST_23_4,
B => INST_7_3,
C => INST_13);
\R.A.CTRL.INST_0_RNIAKNL3[24]\: NOR3A port map (
Y => ILLEGAL_INST_4_SQMUXA_1,
A => CIN15,
B => INST_21,
C => INST_31);
\R.E.CTRL.INST_RNI6U9Q[23]\: NOR3B port map (
Y => ICCO_1_A2_2(1),
A => INST(24),
B => UN3_NOTAG,
C => UN18_NOTAG_I(4));
\R.E.CTRL.INST_RNI1S3D_0[22]\: NOR2 port map (
Y => ICCO_1_A2_1(1),
A => UN18_NOTAG_I(3),
B => UN18_NOTAG_I(2));
\R.E.ALUCIN_RNO_0\: OR3A port map (
Y => G_7_1,
A => INST(31),
B => CIN_1_SQMUXA_1,
C => CIN_3_SQMUXA);
\R.E.CTRL.INST_RNIHPLJ[21]\: NOR2A port map (
Y => ALURESULT_12_SQMUXA_2,
A => ALURESULT_13_SQMUXA_0,
B => UN18_NOTAG_I(2));
\R.E.CTRL.INST_RNI4V3D_0[24]\: NOR2B port map (
Y => ALURESULT_12_SQMUXA_1,
A => INST(24),
B => UN18_NOTAG_I(3));
\R.E.CTRL.INST_RNI1S3D[20]\: NOR2A port map (
Y => ALURESULT_13_SQMUXA_0,
A => INST_1(20),
B => UN18_NOTAG_I(4));
\R.X.CTRL.ANNUL_RNI76642\: OR2 port map (
Y => ANNUL_ALL_4_I_0,
A => N_6311,
B => N_6310);
\R.X.MEXC_RNIVQIG5\: NOR3 port map (
Y => UN88_DBGM_2,
A => XC_VECTT_1(4),
B => XC_VECTT14,
C => XC_VECTT_1(5));
\R.X.MEXC_RNIOMJS3_0\: NOR2A port map (
Y => UN88_DBGM_1,
A => XC_VECTT_1(3),
B => XC_VECTT_1(2));
\R.X.MEXC_RNIF95L9\: NOR3B port map (
Y => UN93_DBGM_6,
A => UN93_DBGM_1,
B => UN93_DBGM_3,
C => XC_VECTT_1(5));
\R.X.RESULT_RNI95KK5[6]\: NOR3A port map (
Y => UN93_DBGM_5,
A => XC_VECTT_1(0),
B => XC_VECTT_1(4),
C => XC_VECTT_1(6));
\R.X.MEXC_RNI6I7Q3\: NOR2A port map (
Y => UN93_DBGM_1,
A => UN93_DBGM_0,
B => XC_VECTT_1(1));
\R.X.MEXC_RNITPTR1\: NOR2B port map (
Y => UN93_DBGM_0,
A => bsoft,
B => XC_VECTT14);
\R.A.CTRL.INST_RNINTHC1[20]\: NOR2B port map (
Y => ALUOP_6_SQMUXA_0,
A => ALUOP_6_SQMUXA_2,
B => CIN15);
\R.A.CTRL.INST_RNICGFP8[6]\: OR2 port map (
Y => UN1_ILLEGAL_INST33_0,
A => UN1_ILLEGAL_INST33_2,
B => PRIVILEGED_INST_0_SQMUXA_1);
\R.E.ALUOP_RNO_2[1]\: NOR3B port map (
Y => ALUOP_5_SQMUXA_0,
A => INST_1(19),
B => CIN15,
C => INST_2(20));
\R.A.CTRL.INST_RNI6JD11[13]\: NOR2B port map (
Y => INST_M_0(13),
A => INST(13),
B => CIN15);
\R.D.INST_0_RNIKNI82[26]\: NOR3A port map (
Y => UN19_RD_2,
A => UN19_RD_0,
B => NN_2,
C => NN_3);
\R.D.INST_0_RNI2Q3I[26]\: NOR2 port map (
Y => UN19_RD_0,
A => INST_0(26),
B => INST_0(28));
\R.X.MEXC_RNIOMJS3\: NOR2A port map (
Y => UN76_DBGM_1,
A => XC_VECTT_1(2),
B => XC_VECTT_1(3));
\R.X.MEXC_RNIMKJS3\: NOR2 port map (
Y => UN76_DBGM_0,
A => XC_VECTT_1(0),
B => XC_VECTT_1(4));
\R.X.MEXC_RNI1FTQ5\: NOR2A port map (
Y => UN64_DBGM_1,
A => UN88_DBGM_3,
B => XC_VECTT_1(5));
\R.X.MEXC_RNIOMJS3_1\: NOR2 port map (
Y => UN93_DBGM_3,
A => XC_VECTT_1(2),
B => XC_VECTT_1(3));
\R.D.INST_0_RNISL3K2[20]\: OR2 port map (
Y => UN1_ICC_CHECK5_1_0,
A => ICC_CHECK9,
B => ICC_CHECK5);
\R.E.CTRL.INST_RNIMULJ[23]\: NOR2 port map (
Y => ALURESULT_11_SQMUXA_0,
A => UN18_NOTAG_I(4),
B => N_9127);
\R.A.CTRL.INST_0_RNI8CK18[24]\: OR3 port map (
Y => UN1_ILLEGAL_INST11_2,
A => ILLEGAL_INST12,
B => ILLEGAL_INST15,
C => UN1_ILLEGAL_INST11_1);
\R.A.CTRL.INST_RNI8NG54[19]\: AO1 port map (
Y => UN1_ILLEGAL_INST11_1,
A => ILLEGAL_INST14_0,
B => N_5822_2,
C => ILLEGAL_INST11);
\R.X.CTRL.TRAP_RNI70NT\: NOR3 port map (
Y => ANNUL_ALL_4_I_A4_1_0,
A => MEXC,
B => TRAP_2,
C => RSTATE_0(1));
\R.A.CTRL.INST_RNIS2986[24]\: NOR3 port map (
Y => ALUOP_5_SQMUXA_1_6,
A => ALUSEL4,
B => ALUSEL18,
C => NN_153);
\R.A.CTRL.INST_RNI1BEI5[22]\: NOR3A port map (
Y => ALUOP_5_SQMUXA_1_5,
A => ALUOP_5_SQMUXA_1_2,
B => INST_26,
C => ILLEGAL_INST35);
\R.A.CTRL.CNT_RNI8S1O1[0]\: AOI1B port map (
Y => ALUOP_5_SQMUXA_1_2,
A => ILLEGAL_INST10_2,
B => ALUADD_7_SQMUXA_1,
C => ALUOP_5_SQMUXA_1_1);
\R.A.CTRL.CNT_RNIDSHB[0]\: NOR3B port map (
Y => ALUOP_5_SQMUXA_1_1,
A => CNT_1(0),
B => INST(21),
C => CNT_1(1));
\R.A.CTRL.INST_RNI9NE11[25]\: NOR2B port map (
Y => INST_M_0(25),
A => INST_1(25),
B => CIN15);
\R.W.S.SVT_RNI7KNE\: NOR2 port map (
Y => XC_TRAP_ADDRESS_4_M_0(5),
A => SVT,
B => RSTATE(1));
\R.X.MEXC_RNIKIJS3\: NOR2A port map (
Y => UN72_DBGM_0,
A => XC_VECTT_1(2),
B => XC_VECTT_1(1));
\R.A.CTRL.INST_0_RNIC47R7[24]\: OR3 port map (
Y => ALUSEL13_2,
A => ALUSEL13_0,
B => INST_8,
C => NN_153);
\R.A.CTRL.INST_0_RNI4DML3[24]\: AO1 port map (
Y => ALUSEL13_0,
A => ILLEGAL_INST14_0,
B => N_5822_2,
C => ILLEGAL_INST15);
\R.A.CTRL.INST_RNILGJU6[30]\: OA1 port map (
Y => ALUOP_2_1_4,
A => ALUSEL11,
B => ALUSEL18,
C => FP_DISABLED14_0);
\R.A.CTRL.INST_RNI5FFL7[24]\: OR3 port map (
Y => ALUOP_2_1_2,
A => ALUADD_7_SQMUXA,
B => ALUOP_2_1_0,
C => ALUADD_13_SQMUXA);
\R.A.CTRL.INST_RNIP3EE2[30]\: AO1 port map (
Y => ALUOP_2_1_0,
A => ALUOP_9_SQMUXA_2_0,
B => ALUOP_9_SQMUXA_2,
C => FP_DISABLED12);
\R.E.ALUCIN_RNO_8\: NOR2A port map (
Y => CIN_3_SQMUXA_1,
A => CIN_3_SQMUXA_0,
B => CIN7);
\R.E.ALUCIN_RNO_9\: AOI1B port map (
Y => CIN_3_SQMUXA_0,
A => CIN6_1,
B => CIN6_2,
C => FP_DISABLED14_0);
\DSUR.CRDY_RNO_1[2]\: AO1 port map (
Y => CRDY_5_0_IV_0(2),
A => CRDY_2_M_1(2),
B => UN561_DBGUNIT,
C => CRDY_M(1));
\R.E.ALUOP_RNIBMPM[2]\: NOR2A port map (
Y => ALURESULT_7_SQMUXA_0,
A => ALURESULT_9_SQMUXA_1,
B => ALUOP_1(2));
\R.D.INST_0_RNI6AG64[19]\: OR3 port map (
Y => UN1_ICC_CHECK5_1,
A => ICC_CHECK9,
B => ICC_CHECK10,
C => ICC_CHECK6);
\R.X.CTRL.PV_RNI23451\: NOR3A port map (
Y => UN70_PWRD_0,
A => PV_5,
B => PWD,
C => UN54_PWRD);
\R.A.CTRL.INST_RNIJ3BB7[23]\: OR3 port map (
Y => ILLEGAL_INST36_3,
A => ILLEGAL_INST36_0,
B => INST_17,
C => ALUSEL4);
\R.A.CTRL.INST_0_RNINOP04[24]\: AO1 port map (
Y => ILLEGAL_INST36_2,
A => ALUSEL24_0,
B => ALUSEL4_3,
C => ALUSEL18);
\R.A.CTRL.INST_RNISAHA3[23]\: OA1 port map (
Y => ILLEGAL_INST36_0,
A => ALUSEL16_0,
B => INST_19_0,
C => ALUSEL4_3);
\R.A.CTRL.INST_RNIB4I36[21]\: OR2 port map (
Y => ALUSEL3_2,
A => INST_12,
B => CIN5_0);
\R.A.CTRL.INST_0_RNI9HLL3[24]\: AO1 port map (
Y => ALUSEL3_1,
A => ALUSEL24_0,
B => ALUSEL4_3,
C => CIN7);
\R.A.CTRL.INST_0_RNINOP04_1[24]\: OR2 port map (
Y => CIN5_0,
A => INST_13,
B => INST_17);
DATA_8_SQMUXA_1_Z9393: NOR3B port map (
Y => DATA_8_SQMUXA_1,
A => daddr(5),
B => DATA_8_SQMUXA_3,
C => daddr(2));
\R.X.DEBUG_RNO_7\: NOR2A port map (
Y => DEBUG_2_SQMUXA_0,
A => UN358_DBGUNIT,
B => dbreak);
\R.X.DEBUG_RNO_6\: NOR2B port map (
Y => DEBUG_1_SQMUXA_1_0,
A => dbreak,
B => UN358_DBGUNIT);
\R.X.NPC_RNI18M2_1[1]\: NOR2 port map (
Y => ADDR_0_SQMUXA_0_0,
A => NPC(1),
B => NPC(0));
\R.A.CTRL.INST_RNI8NG54_0[24]\: AO1 port map (
Y => ILLEGAL_INST34_2,
A => INST_1_0,
B => INST_9_3,
C => INST_22);
\R.A.CTRL.INST_RNI5I525[19]\: OR3 port map (
Y => ILLEGAL_INST34_1,
A => INST_20,
B => INST_32,
C => INST_10);
\R.E.CTRL.INST_RNIOEDI1[21]\: NOR3C port map (
Y => ALURESULT_13_SQMUXA_4,
A => ALURESULT_13_SQMUXA_2,
B => ALURESULT_13_SQMUXA_1,
C => ALURESULT_9_SQMUXA_1);
\R.E.CTRL.INST_RNI5R7Q[20]\: NOR2A port map (
Y => ALURESULT_13_SQMUXA_2,
A => ALURESULT_13_SQMUXA_0,
B => N_9127);
\R.E.CTRL.INST_RNI713D[21]\: NOR2 port map (
Y => ALURESULT_13_SQMUXA_1,
A => NN_4,
B => UN18_NOTAG_I(2));
\R.E.BP_RNI7PM9\: NOR2B port map (
Y => DE_FINS_HOLD_1_0,
A => NOBPMISS_146,
B => CALL_HOLD10);
\R.A.CTRL.INST_RNIMSHC1[13]\: OA1 port map (
Y => ILLEGAL_INST_4_M_0,
A => INST_1(25),
B => INST(13),
C => CIN15);
\R.A.CTRL.INST_RNI4IE11[20]\: NOR2A port map (
Y => ALUSEL_I_A3_0(0),
A => FP_DISABLED14,
B => INST_2(20));
\R.E.CTRL.INST_RNI4Q7Q[20]\: NOR2A port map (
Y => JUMP_2,
A => ALURESULT_11_SQMUXA_4,
B => N_9137);
\R.E.CTRL.INST_RNILNJQ[22]\: NOR3B port map (
Y => JUMP_1,
A => UN3_NOTAG,
B => UN18_NOTAG_I(3),
C => ANNUL_3);
\R.A.CTRL.INST_0_RNINOP04_0[24]\: AO1 port map (
Y => CIN5_1,
A => ALUSEL24_0,
B => ALUSEL4_3,
C => INST_12);
\R.E.ALUOP_RNIDSEE1[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A5_0_0(1),
A => ALUOP_1(0),
B => OP2_RNIGQN21(1));
\R.X.CTRL.RD_RNI80IO2[1]\: NOR3C port map (
Y => BPDATA6_10,
A => BPDATA6_5,
B => BPDATA6_4,
C => N_5486_3);
\R.X.CTRL.RD_RNI01G33[4]\: NOR3A port map (
Y => BPDATA6_7,
A => BPDATA6_3,
B => RD_4_1,
C => RD_5_0);
\R.X.CTRL.WREG_RNI3DON1\: NOR3A port map (
Y => BPDATA6_6,
A => BPDATA6_0,
B => RD_2_2,
C => N_5485_145);
\R.X.CTRL.RD_RNIBMKP[3]\: XA1C port map (
Y => BPDATA6_5,
A => RD_0(3),
B => RD_1(3),
C => ANNUL);
\R.X.CTRL.RD_RNISBNH1[1]\: XA1C port map (
Y => BPDATA6_4,
A => RD_0(1),
B => RD_1(1),
C => NN_154);
\R.X.CTRL.RD_RNIK4OH1[6]\: XA1C port map (
Y => BPDATA6_3,
A => RD_0(6),
B => RD_1(6),
C => RD_7_0);
\R.X.CTRL.WREG_RNIPSRD\: NOR2B port map (
Y => BPDATA6_0,
A => LD_1,
B => WREG_7);
\DSUR.CRDY_RNO_0[1]\: NOR3C port map (
Y => CRDY_0_3(1),
A => UN572_DBGUNIT,
B => CRDY_0_1(1),
C => rst);
\DSUR.CRDY_RNO_1[1]\: NOR3B port map (
Y => CRDY_0_1(1),
A => ENADDR_147,
B => DSUEN_144,
C => CRDY(1));
\DSUR.CRDY_RNO_2[2]\: NOR3B port map (
Y => CRDY_4_M_1(2),
A => DSUEN_144,
B => ENADDR_147,
C => UN561_DBGUNIT);
\R.D.INST_0_RNIVOVU[25]\: NOR2B port map (
Y => ICC_CHECK_BP_0,
A => CALL_HOLD10,
B => NN_155);
\R.E.ALUOP_RNI2BB61[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A7_0(21),
A => ALUOP_1(0),
B => UN1_IU_5(87));
\R.E.ALUOP_RNIU1D41[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A7_0(11),
A => ALUOP_1(0),
B => OP2_RNI10MO(11));
\R.M.CTRL.CNT_RNIAM3D1[0]\: NOR3A port map (
Y => TRAP_1_SQMUXA_1_0,
A => UN5_TRAP_148,
B => CNT_2(1),
C => CNT_2(0));
\R.D.INST_0_RNI707U[25]\: NOR2B port map (
Y => D_M5_5_0,
A => INST_0(25),
B => ADD_30X30_SLOW_I26_S_0);
\R.D.CNT_RNIO7SJ[0]\: NOR2B port map (
Y => HOLD_PC_2_SQMUXA_0,
A => UN47_CASAEN,
B => CALL_HOLD7);
\R.A.CTRL.WREG_RNO_5\: AO1A port map (
Y => UN1_WRITE_REG31_1_3_2_TZ_0_0,
A => INST_0_1(21),
B => ICC_CHECK5_4,
C => UN1_WRITE_REG31_1_3_2_TZ_0);
\R.A.CTRL.CNT_RNIQ7FM[1]\: NOR2A port map (
Y => ALUSEL_I_A2_3_0(0),
A => N_5827_1,
B => CNT_1(1));
DATA_0_SQMUXA_0_Z9427: NOR2 port map (
Y => DATA_0_SQMUXA_0,
A => daddr(11),
B => daddr(12));
DATA_1_SQMUXA_0_Z9428: NOR2A port map (
Y => DATA_1_SQMUXA_0,
A => daddr(11),
B => daddr(12));
\R.D.INST_0_RNI1ACT1[21]\: NOR3C port map (
Y => BICC_HOLD_3,
A => BICC_HOLD_1,
B => BICC_HOLD_0,
C => UN1_INST);
\R.D.INST_0_RNIGTAU[24]\: NOR2B port map (
Y => BICC_HOLD_1,
A => N_5766_2,
B => NOT_VALID);
\R.D.INST_0_RNIQRRC[21]\: NOR2A port map (
Y => BICC_HOLD_0,
A => CALL_HOLD10,
B => INST_0(21));
\R.E.ALUOP_RNI6J3U1_0[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A7_2_0(0),
A => OP1_RNIBEL61(0),
B => N_108);
\R.D.CNT_RNINA7S2[1]\: OA1C port map (
Y => LDCHECK1_2,
A => LDCHECK1_5_I_A6_0_0,
B => LDCHECK2_2_SQMUXA_1_2,
C => N_5767);
\R.D.INST_0_RNI5NTO1[31]\: AOI1B port map (
Y => LDCHECK1_1,
A => LDCHECK1_5_I_A6_1_1,
B => N_5766_2,
C => LDCHECK1_0);
\R.D.INST_0_RNIRTSC[31]\: NOR2B port map (
Y => LDCHECK1_0,
A => INST_0(31),
B => CALL_HOLD10);
\R.D.INST_0_RNISMLB[19]\: NOR2 port map (
Y => ICC_CHECK5_0,
A => INST_0(19),
B => INST_0_1(21));
\R.X.CTRL.PV_RNIDD2E\: NOR3A port map (
Y => TRAP12_A0_1_0,
A => PV_5,
B => PWD,
C => ANNUL);
\R.M.IRQEN2_RNITLIP\: NOR3B port map (
Y => IPEND_0_A3_1,
A => IRQEN2,
B => IRQEN,
C => PWD);
\R.E.ALUOP_RNIPNT01_0[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A7_2_0(11),
A => OP1_RNIUIF9(11),
B => N_108);
\R.E.ALUOP_RNIRRV01_0[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A7_2_0(21),
A => OP1_RNI0NH9(21),
B => N_108);
\R.E.ALUOP_RNITTV01[0]\: NOR2B port map (
Y => LOGICOUT_5_0_I_A5_2_0(22),
A => OP1_RNI2PH9(22),
B => N_108);
\R.D.INST_0_RNIHG2K1[25]\: AOI1 port map (
Y => INST_0_M_0(26),
A => UN16_OP_1,
B => UN16_OP_2,
C => INST_0(25));
\R.X.INTACK_RNO_0\: NOR2 port map (
Y => INTACK_1,
A => TT(7),
B => TT(6));
\R.X.INTACK_RNO_1\: NOR2A port map (
Y => INTACK_0,
A => TT(4),
B => TT(5));
\R.A.CTRL.WICC_RNO_3\: AO1 port map (
Y => WICC_1_0_0,
A => WICC_1_0_A5_1_0,
B => N_5561,
C => UN19_INST);
\R.D.CNT_RNIUAND[1]\: NOR3C port map (
Y => LDCHECK2_2_SQMUXA_1_1,
A => INST_0_0(24),
B => CNT(1),
C => CALL_HOLD10);
\R.E.ALUSEL_RNO_6[0]\: NOR2A port map (
Y => ALUSEL_I_A5_0_0(0),
A => INST(31),
B => CNT_1(1));
\R.E.ALUSEL_RNO_4[1]\: NOR3B port map (
Y => ALUSEL_I_A5_0_1(1),
A => INST(30),
B => INST(31),
C => CNT_1(1));
\UN7_CADDR.ADD_M5_2_1\: XA1B port map (
Y => ADD_M5_2_1,
A => INST_0(22),
B => DPC(24),
C => ADD_M1_4);
\R.E.ALUSEL_RNI4HLF[0]\: NOR3C port map (
Y => MISCOUT_11_SQMUXA_0,
A => ALUSEL(0),
B => ALUSEL(1),
C => ALUOP_1(2));
\R.D.CNT_RNI0HL4[1]\: OR2B port map (
Y => LDCHKEX_0,
A => CNT(1),
B => CALL_HOLD10);
\R.A.CTRL.INST_0_RNIMHVG3[24]\: OR3 port map (
Y => UN1_ILLEGAL_INST8_1_0,
A => INST_27,
B => ILLEGAL_INST9,
C => INST_29);
\R.A.CTRL.INST_RNIKBO22_0[24]\: NOR3C port map (
Y => ALUADD_13_SQMUXA_2,
A => ALUADD_13_SQMUXA_0,
B => ALUADD_13_SQMUXA_3,
C => N_5820_1);
\R.A.CTRL.INST_RNISE8M[24]\: NOR2B port map (
Y => ALUADD_13_SQMUXA_0,
A => INST(22),
B => INST_1(24));
\R.A.CTRL.INST_0_RNI8VO71[24]\: NOR3B port map (
Y => ALUSEL24_0,
A => INST_0(24),
B => N_5822_1,
C => INST(21));
\R.E.CTRL.INST_RNI823D[22]\: NOR2A port map (
Y => UN3_OP_0,
A => NN_4,
B => UN18_NOTAG_I(3));
\R.A.CTRL.INST_RNI8KC11[24]\: NOR2A port map (
Y => CIN7_0,
A => N_5827_1,
B => INST_1(24));
\R.E.ALUSEL_RNO_4[0]\: NOR2B port map (
Y => ALUSEL_I_A5_1_0(0),
A => N_5823_1,
B => FP_DISABLED3_1);
\R.A.CTRL.INST_RNIVG7M_0[21]\: NOR2A port map (
Y => INST_13_0,
A => INST(21),
B => INST_1(19));
\R.A.CTRL.INST_RNITF8M_0[24]\: NOR2A port map (
Y => INST_22_0,
A => INST(23),
B => INST_1(24));
\R.W.S.ET_RNIKRHP\: NOR3A port map (
Y => RSTATE_1_0_A6_1_1(1),
A => RSTATE(0),
B => RSTATE_0(1),
C => ET);
\R.M.RESULT_RNI6URI6[0]\: AO1 port map (
Y => UN1_TRAP_0_SQMUXA_1_0,
A => TRAP54,
B => NN_38,
C => TRAP_0_SQMUXA_3);
\R.A.CTRL.INST_0_RNIHLGH[24]\: NOR2B port map (
Y => INST_17_0,
A => INST_1(19),
B => INST_0(24));
DATA_3_SQMUXA_1_1: NOR3A port map (
Y => DATA_3_SQMUXA_1_0,
A => daddr(3),
B => daddr(4),
C => daddr(5));
DATA_9_SQMUXA_0_Z9465: NOR2A port map (
Y => DATA_9_SQMUXA_0,
A => DATA_9_SQMUXA_143,
B => daddr(4));
\R.A.CTRL.INST_RNI7JC11[24]\: NOR2A port map (
Y => ALUADD_7_SQMUXA_0,
A => ALUADD_7_SQMUXA_2,
B => INST_1(24));
\R.E.ALUOP_RNO_6[1]\: NOR2A port map (
Y => ALUADD_8_SQMUXA_0,
A => ALUOP_6_SQMUXA_2,
B => INST_1(24));
\R.A.CTRL.INST_RNINRFC1[21]\: NOR2B port map (
Y => INST_7_1,
A => INST_7_0,
B => N_5822_1);
\R.A.CTRL.INST_RNIPB8M_0[21]\: NOR2A port map (
Y => INST_7_0,
A => INST(21),
B => INST(22));
\R.A.CTRL.INST_0_RNISRCK2[24]\: NOR3A port map (
Y => CP_DISABLED_3_SQMUXA_2_1,
A => FP_DISABLED13,
B => NN_156,
C => ALUOP2);
\R.A.CTRL.WICC_RNO_4\: NOR2 port map (
Y => WICC_1_0_A5_0,
A => INST_0(22),
B => N_5561);
\R.D.PC_RNIPED81[21]\: OAI1 port map (
Y => D_M4_I_0,
A => INST_0_0(19),
B => DPC(21),
C => INST_0_0(20));
\UN7_CADDR.ADD_M6_2_0\: NOR2A port map (
Y => ADD_M6_2_0,
A => DPC(24),
B => INST_0(22));
\R.X.CTRL.INST_RNID794_0[27]\: NOR3A port map (
Y => Y_0_SQMUXA_3,
A => Y_0_SQMUXA_2,
B => INST(28),
C => INST(27));
\R.X.CTRL.INST_RNIQ9I2[25]\: NOR3 port map (
Y => Y_0_SQMUXA_2,
A => INST(26),
B => INST(25),
C => INST_2(29));
\R.A.CTRL.INST_RNIPTFC1[20]\: NOR2B port map (
Y => ALUSEL16_0,
A => ALUADD_7_SQMUXA_1,
B => ALUSEL16_2);
\R.D.PC_RNIUO2L_0[14]\: NOR2 port map (
Y => D_M8_0_A4_1_0,
A => DPC(14),
B => INST_0(12));
\R.D.INST_0_RNIT9PJ[19]\: NOR2B port map (
Y => RD_0_SQMUXA_0,
A => UN47_CASAEN,
B => RD_0_SQMUXA_1);
\R.X.CTRL.INST_RNID794[27]\: NOR3B port map (
Y => UN61_PWRD_3,
A => INST_2(29),
B => UN61_PWRD_2,
C => INST(27));
\R.X.CTRL.INST_RNIP8I2[25]\: NOR3B port map (
Y => UN61_PWRD_2,
A => INST(26),
B => INST(25),
C => INST(28));
\UN7_CADDR.ADD_M6_1_0\: NOR2A port map (
Y => ADD_M6_1_0,
A => DPC(27),
B => INST_0(25));
\R.A.CTRL.INST_RNIOSFC1[19]\: NOR2B port map (
Y => INST_1_0,
A => INST_1_2,
B => CP_DISABLED_11_SQMUXA_1);
\R.A.CTRL.INST_0_RNI8VO71_0[24]\: NOR2B port map (
Y => INST_19_0,
A => ILLEGAL_INST37_2,
B => CIN6_2);
\R.A.CTRL.INST_0_RNIOMLS[24]\: NOR3A port map (
Y => ILLEGAL_INST12_0,
A => INST_0(24),
B => INST(21),
C => INST(23));
\R.X.CTRL.INST_RNISN5A[21]\: AO1 port map (
Y => Y6_0,
A => Y9_1,
B => FCNT_1_4,
C => Y6);
\R.A.CTRL.INST_RNIQC8M_0[21]\: NOR2A port map (
Y => INST_8_4_0,
A => INST(23),
B => INST(21));
\R.A.CTRL.INST_RNIRVFC1_0[19]\: NOR3C port map (
Y => ILLEGAL_INST14_0,
A => INST(23),
B => INST_1(19),
C => ALUSEL16_2);
\R.M.NALIGN_RNI38OP4\: AO1 port map (
Y => UN1_TRAP_0_SQMUXA_0,
A => TRAP_0_SQMUXA_1_2_0,
B => TRAP_0_SQMUXA_1_2,
C => TRAP_0_SQMUXA_2);
\R.A.RSEL1_RNIV82S[0]\: NOR2A port map (
Y => LDBP_1_SQMUXA_0,
A => RSEL1(1),
B => RSEL1(0));
\COMB.WICC_Y_GEN.WY_2_0_A3_RNO\: NOR3B port map (
Y => WY_2_0_A3_2,
A => WY_2_0_A3_0,
B => N_5566_2,
C => INST_0_0(21));
\COMB.WICC_Y_GEN.WY_2_0_A3_RNO_0\: NOR2A port map (
Y => WY_2_0_A3_0,
A => INST_0(23),
B => INST_0(25));
\R.D.INST_0_0_0_RNIT8TO[19]\: NOR3B port map (
Y => UN16_OP_1,
A => UN11_OP,
B => INST_0_0(19),
C => INST_0(22));
\R.E.CTRL.CNT_RNIPKIN[0]\: NOR3A port map (
Y => FORCE_A2_0,
A => CNT(0),
B => CNT_0(1),
C => UN18_NOTAG_I(2));
\R.D.INST_0_0_0_RNIL5C51[19]\: NOR3B port map (
Y => ICC_CHECK_3_0_A3_1,
A => INST_0_0(20),
B => INST_0(23),
C => INST_0_0(19));
\R.D.INST_0_0_0_RNII4901[21]\: NOR3B port map (
Y => ICC_CHECK10_1,
A => INST_0(23),
B => INST_0_0(21),
C => INST_0(22));
\R.D.CNT_RNIKQMH[1]\: NOR3C port map (
Y => LDCHECK1_5_I_A6_2_2,
A => INST_0_0(30),
B => CNT(1),
C => INST_0_1(21));
\R.D.INST_0_RNIMD3I_0[20]\: NOR2 port map (
Y => D_M5_0_A4_3_0,
A => INST_0(22),
B => INST_0(20));
\R.A.CTRL.INST_0_RNIURKS[24]\: NOR3A port map (
Y => CIN6_1,
A => INST(22),
B => INST_1(19),
C => INST_0(24));
\R.D.CNT_RNIOQ3O[1]\: NOR3C port map (
Y => LDCHECK1_5_I_A6_0_0,
A => INST_0_0(30),
B => CNT(1),
C => INST_0_0(24));
\R.A.CTRL.INST_RNI6IC11[20]\: NOR3B port map (
Y => ILLEGAL_INST15_0,
A => INST(23),
B => INST_2(20),
C => INST(22));
\R.D.PC_RNIA4AA1[27]\: AO1C port map (
Y => D_M5_2_0,
A => INST_0_0(24),
B => D_M5_0_A4_2_0,
C => DPC(27));
DATA_2_SQMUXA_1_1_Z9502: NOR2A port map (
Y => DATA_2_SQMUXA_1_1,
A => daddr(3),
B => daddr(5));
DATA_2_SQMUXA_1_0_Z9503: NOR2 port map (
Y => DATA_2_SQMUXA_1_0,
A => daddr(4),
B => daddr(2));
DATA_4_SQMUXA_0: NOR2A port map (
Y => DATA_5_SQMUXA_0,
A => daddr(4),
B => daddr(3));
\R.D.INST_0_0_0_RNIG7TP[30]\: NOR3 port map (
Y => LDCHECK1_5_I_A6_1_1,
A => INST_0_0(30),
B => INST_0(23),
C => INST_0_1(21));
\R.D.INST_0_0_0_RNIK6901_0[21]\: NOR3A port map (
Y => ICC_CHECK7_1_0,
A => INST_0_0(24),
B => INST_0(23),
C => INST_0_0(21));
\UN17_BADDR.ADD_M4_0\: NOR2B port map (
Y => ADD_M4_0,
A => DPC(24),
B => DPC(23));
\UN7_CADDR.ADD_M6_0_0\: NOR2A port map (
Y => ADD_M6_0_0,
A => DPC(17),
B => INST_0(15));
\UN17_BADDR.ADD_M6_0_0\: NOR2A port map (
Y => ADD_M6_0,
A => DPC(22),
B => INST_0(20));
\R.A.CTRL.WICC_RNO_5\: NOR2 port map (
Y => WICC_1_0_A5_1_0,
A => INST_0_0(24),
B => INST_0(20));
\R.A.CTRL.INST_RNI69R11[30]\: NOR3C port map (
Y => ALUOP_9_SQMUXA_2_0,
A => INST(21),
B => INST(30),
C => ALUOP_9_SQMUXA_1);
\R.A.CTRL.CNT_RNIETHB[0]\: NOR3B port map (
Y => ALUOP_9_SQMUXA_1,
A => CNT_1(1),
B => INST(22),
C => CNT_1(0));
\R.X.CTRL.INST_RNI5FM1[21]\: NOR2 port map (
Y => Y11_0,
A => OPTYPE(0),
B => INST(20));
\R.M.DCI.SIGNED_RNO_0\: NOR3A port map (
Y => SIGNED_1,
A => UN18_NOTAG_I(3),
B => INST(24),
C => UN18_NOTAG_I(2));
DATA_0_SQMUXA_1_0: NOR2 port map (
Y => DATA_4_SQMUXA_1_0,
A => daddr(2),
B => daddr(5));
\R.A.CTRL.INST_0_RNINLLS[24]\: NOR3B port map (
Y => INST_20_0,
A => INST(23),
B => INST_2(20),
C => INST_0(24));
\R.X.CTRL.INST_RNINAC3[19]\: NOR2B port map (
Y => UN61_PWRD_1_1,
A => Y9_3,
B => FCNT_1_4);
\R.X.CTRL.INST_RNIE4F3[21]\: NOR2B port map (
Y => UN61_PWRD_1_0,
A => Y6_3,
B => Y15);
\R.M.CTRL.INST_RNIQ4QQ[19]\: NOR2A port map (
Y => TRAP_0_SQMUXA_3_0,
A => INST_3(19),
B => NN_5);
\R.D.INST_0_RNIQH3I_0[24]\: NOR2A port map (
Y => N_5764_1,
A => INST_0_0(24),
B => INST_0(22));
\S.DWT_0_SQMUXA_0\: NOR2A port map (
Y => DWT_0_SQMUXA_0_0,
A => daddr(6),
B => daddr(7));
\R.D.PC_RNI0M3U[16]\: OAI1 port map (
Y => D_M4_I_1_0,
A => DPC(16),
B => INST_0(14),
C => INST_0(15));
\R.M.DCI.LOCK_RNO_1\: NOR2 port map (
Y => LOCK_0_A3_0,
A => INST_1(20),
B => NN_4);
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_A0_3_2\: NOR3 port map (
Y => ADD_30X30_SLOW_I25_CO1_A0_3_2,
A => DPC(25),
B => DPC(27),
C => DPC(23));
\R.X.CTRL.TT_RNILOIC[0]\: NOR2B port map (
Y => TT_2,
A => TT_0(0),
B => TT_0(1));
\R.X.CTRL.TT_RNIPSIC[2]\: NOR2B port map (
Y => TT_1,
A => TT_0(2),
B => TT_0(3));
\R.X.CTRL.TT_RNIT0JC[4]\: NOR2B port map (
Y => NN_157,
A => NN_6,
B => NN_7);
\R.X.CTRL.INST_RNICLL1[19]\: NOR2A port map (
Y => Y6_1,
A => INST(19),
B => INST(20));
\RP.ERROR_RNI9RR9\: OR3 port map (
Y => UN358_DBGUNIT_1,
A => halt,
B => ERROR,
C => PWD_142);
\R.M.NALIGN_RNI0NQC1\: NOR3B port map (
Y => TRAP_0_SQMUXA_1_2_0,
A => NALIGN,
B => TRAP_0_SQMUXA_1_1,
C => INST_1(21));
\R.M.CTRL.INST_RNIJUQQ[23]\: NOR2B port map (
Y => TRAP_0_SQMUXA_1_1,
A => INST_1(23),
B => INST_1(22));
\R.M.CTRL.INST_RNIFQCS[24]\: NOR2B port map (
Y => TRAP_0_SQMUXA_2_1,
A => ICC_1(1),
B => NN_5);
\R.M.CTRL.INST_RNIHSQQ[23]\: NOR2A port map (
Y => TRAP_0_SQMUXA_2_0,
A => INST_3(20),
B => INST_1(23));
\R.M.CTRL.INST_RNIP3QQ[23]\: NOR2B port map (
Y => TRAP26_0,
A => INST_1(23),
B => INST_3(19));
\R.X.CTRL.INST_RNIENL1[19]\: NOR2B port map (
Y => Y10_3_0,
A => OPTYPE(1),
B => INST(19));
\R.M.CTRL.TRAP_RNIRD91\: NOR2B port map (
Y => NULLIFY_0_SQMUXA_141,
A => TRAP_1,
B => PV_2);
\R.X.CTRL.INST_RNIJ6C3[21]\: NOR3C port map (
Y => Y9_1,
A => OPTYPE(1),
B => OPTYPE(0),
C => Y9_3);
\R.M.CTRL.INST_RNIL0RQ[23]\: NOR2B port map (
Y => INST_2_0,
A => INST_1(23),
B => NN_5);
\R.D.PC_RNI525L_0[26]\: NOR2 port map (
Y => D_M5_0_A4_2_0,
A => DPC(26),
B => INST_0(25));
\DSUR.CRDY_RNO_3[2]\: NOR3B port map (
Y => CRDY_2_M_1(2),
A => diagrdy,
B => DSUEN_144,
C => CRDY_135);
\COMB.DIAGWR.UN171_DBGUNIT_1\: NOR2 port map (
Y => UN171_DBGUNIT_1,
A => daddr(3),
B => daddr(5));
\COMB.DIAGWR.UN171_DBGUNIT_0\: NOR2A port map (
Y => UN171_DBGUNIT_0,
A => daddr(2),
B => daddr(4));
\R.M.CTRL.INST_RNIII781[21]\: NOR3 port map (
Y => INST_4_2,
A => INST_3(19),
B => INST_1(21),
C => NN_5);
\R.M.CTRL.INST_RNIGRQQ[20]\: NOR2B port map (
Y => INST_4_1,
A => INST_1(22),
B => INST_3(20));
\R.M.CTRL.INST_RNIM0QQ[19]\: NOR2B port map (
Y => INST_1_0_0,
A => INST_3(19),
B => INST_3(20));
\R.D.PC_RNI3U2L[16]\: NOR2 port map (
Y => D_M5_0_A4_0_0,
A => INST_0(15),
B => DPC(16));
\DSUR.ASI_RNIPVL71[0]\: NOR3B port map (
Y => UN575_DBGUNIT_2,
A => ASI(2),
B => ASI(1),
C => ASI(0));
\DSUR.ASI_RNIBQEQ[3]\: NOR2B port map (
Y => UN575_DBGUNIT_1,
A => ASI(4),
B => ASI(3));
\R.A.CTRL.INST_RNI1K8M[26]\: NOR2A port map (
Y => UN7_RD_0,
A => INST_1(26),
B => INST_1(25));
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1_0_A0_0\: NOR2 port map (
Y => ADD_30X30_SLOW_I6_UN1_CO1_0_A1_0,
A => DPC(7),
B => INST_0(6));
\R.A.CTRL.INST_RNIU53A1[6]\: NOR3C port map (
Y => UN24_CASAEN_5,
A => NN_8,
B => NN_9,
C => UN24_CASAEN_3);
\R.A.CTRL.INST_RNI36QB1[9]\: NOR3A port map (
Y => UN24_CASAEN_4,
A => UN24_CASAEN_1,
B => NN_10,
C => NN_11);
\R.A.CTRL.INST_RNIUH1L[5]\: NOR2 port map (
Y => UN24_CASAEN_3,
A => NN_12,
B => NN_13);
\R.A.CTRL.INST_RNIN76M[11]\: NOR2 port map (
Y => UN24_CASAEN_1,
A => NN_14,
B => NN_15);
\R.E.ALUSEL_RNI5DU3_0[0]\: NOR2A port map (
Y => ALURESULT_2_SQMUXA_1_0,
A => ALUSEL(0),
B => ALUSEL(1));
\COMB.IRQ_TRAP.UN6_IRL_1\: NOR2B port map (
Y => UN6_IRL_1,
A => irl_0(1),
B => irl(3));
\COMB.IRQ_TRAP.UN6_IRL_0\: NOR2B port map (
Y => UN6_IRL_0,
A => irl_0(0),
B => irl(2));
\R.E.CTRL.RETT_RNI811H\: OR2 port map (
Y => RETT_1,
A => RETT,
B => RETT_0);
\R.X.CTRL.RETT_RNI7OTK\: OR2 port map (
Y => RETT_0_0,
A => RETT_2,
B => RETT_3);
\R.E.CTRL.INST_RNITL1D[10]\: NOR2 port map (
Y => UN36_OP3_0,
A => INST_0(10),
B => INST_0(11));
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_5_TZ\: NOR3C port map (
Y => ADD_30X30_SLOW_I25_CO1_3_TZ,
A => DPC(24),
B => DPC(26),
C => ADD_30X30_SLOW_I25_CO1_5_TZ_2);
\UN17_BADDR.ADD_M6_I\: AO1B port map (
Y => ADD_N_7_6,
A => ADD_M6_I_A4_1,
B => ADD_N_9_7,
C => INST_0_1(21));
\UN7_CADDR.ADD_M5_I\: OR3B port map (
Y => ADD_M5_I,
A => D_N_9_3,
B => D_N_7_2,
C => ADD_N_5_I);
\UN7_CADDR.ADD_M9_I\: AO1A port map (
Y => ADD_M9_I,
A => ADD_M9_I_M3,
B => ADD_M9_I_A4_0,
C => ADD_M9_I_0);
\UN7_CADDR.ADD_M9_I_A4_0\: NOR3C port map (
Y => ADD_N_8_5,
A => INST_0_0(20),
B => DPC(21),
C => INST_0_0(19));
\UN7_CADDR.ADD_M6_I\: OR3B port map (
Y => ADD_M6_I,
A => ADD_I6_MUX_0,
B => D_N_7_4,
C => ADD_N_11_MUX);
\R.M.CASA_RNIMAUQNP2\: OR3 port map (
Y => nullify,
A => RSTATE_RNI0LASA1(1),
B => ME_NULLIFY2_2,
C => CASA_RNI6NHE8N1);
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1_1\: NOR3A port map (
Y => ADD_30X30_SLOW_I6_UN1_CO1_0,
A => ADD_30X30_SLOW_I6_UN1_CO1_1_0,
B => ADD_30X30_SLOW_I6_UN1_CO1_0_A1,
C => ADD_30X30_SLOW_I6_UN1_CO1_0_A2);
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1_0_A2\: NOR3A port map (
Y => ADD_30X30_SLOW_I6_UN1_CO1_0_A2,
A => d_m6_0_N_7,
B => INST_0(5),
C => INST_0(6));
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1_0_A1\: NOR2B port map (
Y => ADD_30X30_SLOW_I6_UN1_CO1_0_A1,
A => ADD_30X30_SLOW_I6_UN1_CO1_0_A1_0,
B => d_m6_0_N_7);
\R.X.CTRL.TRAP_RNIPLMC2\: NOR2A port map (
Y => TRAP_RNIPLMC2,
A => N_6702_2,
B => N_6310);
\R.D.INST_0_RNIS77S1[11]\: AO1A port map (
Y => D_N_4_9,
A => INST_0_0(11),
B => D_N_4,
C => D_M4_I_1_0);
\UN17_BADDR.ADD_M5_0\: NOR3B port map (
Y => ADD_N_8_MUX_0,
A => D_N_7_2,
B => ADD_N_10_MUX_2,
C => ADD_M1_3);
\UN7_CADDR.ADD_M8_I\: OR3B port map (
Y => ADD_M8_I,
A => D_N_7_4,
B => D_N_9_9,
C => ADD_N_11_MUX);
\R.D.INST_0_RNIR7I62[16]\: AO1A port map (
Y => D_N_4_7,
A => INST_0(16),
B => D_N_4_5,
C => D_M4_I_0);
\UN17_BADDR.ADD_30X30_SLOW_I24_UN1_CO1_1\: NOR3A port map (
Y => ADD_30X30_SLOW_I24_UN1_CO1_0,
A => DPC(26),
B => ADD_30X30_SLOW_I24_UN1_CO1_0_A0,
C => ADD_30X30_SLOW_I23_CO1_0_A0);
\UN7_CADDR.ADD_M7_0_A4_1_1\: NOR2A port map (
Y => ADD_M7_0_A4_1,
A => ADD_M7_0_A4_1_1_0,
B => ADD_30X30_SLOW_I20_UN1_CO1_0_0);
\R.D.PC_RNILTQ03[22]\: OR3A port map (
Y => D_N_8_MUX_4,
A => DPC(22),
B => D_N_6_8,
C => INST_0_RNIQBAC1(16));
\R.D.INST_0_RNIQBAC1[16]\: NOR3A port map (
Y => INST_0_RNIQBAC1(16),
A => D_N_4_5,
B => INST_0_0(20),
C => INST_0(16));
\UN7_CADDR.ADD_M7_I\: OR3A port map (
Y => ADD_M7_I,
A => D_N_7_4,
B => ADD_M7_I_0,
C => ADD_N_11_MUX);
\UN7_CADDR.ADD_M7_3\: NOR3B port map (
Y => ADD_I6_MUX_0,
A => D_N_9_6,
B => D_N_8_3,
C => ADD_M1);
\R.D.PC_RNINVQ03[22]\: OR3A port map (
Y => D_N_8_MUX_3,
A => DPC(22),
B => D_N_6_8,
C => INST_0_RNISDAC1(18));
\R.D.PC_RNIPED81_0[21]\: NOR3 port map (
Y => D_N_6_8,
A => INST_0_0(20),
B => DPC(21),
C => INST_0_0(19));
\R.D.INST_0_RNISDAC1[18]\: NOR3A port map (
Y => INST_0_RNISDAC1(18),
A => D_N_4_5,
B => INST_0_0(20),
C => INST_0(18));
\UN17_BADDR.ADD_M6\: NOR3B port map (
Y => ADD_N_10_MUX_2,
A => ADD_M6_0,
B => D_N_7_4,
C => ADD_M1_0);
\R.D.PC_RNIEQPR2[24]\: OR3A port map (
Y => D_N_8_MUX_2,
A => DPC(24),
B => D_N_6_5,
C => PC_RNII5CC1(23));
\R.D.PC_RNIOFA31[23]\: NOR3 port map (
Y => D_N_6_5,
A => INST_0(22),
B => DPC(23),
C => INST_0_0(21));
\R.D.PC_RNII5CC1[23]\: AOI1B port map (
Y => PC_RNII5CC1(23),
A => DPC(23),
B => INST_0_0(21),
C => D_M5_0_A4_3_0);
\UN7_CADDR.ADD_M6_2\: NOR3B port map (
Y => ADD_N_10_MUX_1,
A => ADD_M6_2_0,
B => D_N_8_3,
C => ADD_M1);
\UN17_BADDR.ADD_M4\: NOR3A port map (
Y => ADD_N_7_MUX_0,
A => ADD_M4_0,
B => INST_0_0(21),
C => ADD_M1);
\R.D.PC_RNIDGIJ6[24]\: NOR3B port map (
Y => D_N_8_MUX_1,
A => D_M5_5_0,
B => PC_RNI2F605(24),
C => ADD_M1_4);
\UN7_CADDR.ADD_M5_2\: NOR3C port map (
Y => ADD_N_9_MUX_2,
A => ADD_M5_2_1,
B => D_M5_5_0,
C => ADD_N_10_MUX_0);
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_A0_3\: NOR3A port map (
Y => ADD_30X30_SLOW_I25_CO1_A0_3,
A => ADD_30X30_SLOW_I25_CO1_A0_3_2,
B => DPC(24),
C => DPC(26));
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_0\: NOR2A port map (
Y => N410,
A => ADD_30X30_SLOW_I25_CO1_0_0,
B => ADD_30X30_SLOW_I25_CO1_A6);
\R.D.PC_RNII6KK2[25]\: OR2 port map (
Y => D_N_8_MUX_0,
A => D_M5_2_0,
B => PC_RNI82AA1(25));
\R.D.PC_RNI82AA1[25]\: NOR3A port map (
Y => PC_RNI82AA1(25),
A => D_N_4_0,
B => INST_0(25),
C => DPC(25));
\UN7_CADDR.ADD_M6_1\: NOR3B port map (
Y => ADD_N_10_MUX_0,
A => ADD_M6_1_0,
B => ADD_30X30_SLOW_I24_S_0,
C => ADD_M1_2);
\UN7_CADDR.ADD_M7_0\: XA1 port map (
Y => ADD_I5_MUX,
A => DPC(13),
B => I10_UN1_CO1,
C => ADD_M3_0_0);
\R.D.PC_RNIAMBK2[17]\: OR3A port map (
Y => D_N_8_MUX,
A => DPC(17),
B => D_N_6,
C => PC_RNI4Q5A1(15));
\R.D.INST_0_RNI0M3U[14]\: NOR2A port map (
Y => D_N_6,
A => D_M5_0_A4_0_0,
B => INST_0(14));
\R.D.PC_RNI4Q5A1[15]\: NOR3A port map (
Y => PC_RNI4Q5A1(15),
A => D_N_4,
B => DPC(15),
C => INST_0(15));
\UN7_CADDR.ADD_M6_0\: NOR3B port map (
Y => ADD_N_10_MUX,
A => ADD_M6_0_0,
B => ADD_30X30_SLOW_I14_S_0,
C => ADD_M1_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I263_Y_1\: OA1 port map (
Y => N772_1,
A => I263_UN1_Y_1,
B => N648,
C => ADD_33X33_FAST_I263_Y_1_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I261_Y_1\: NOR2B port map (
Y => N768_1,
A => ADD_33X33_FAST_I261_Y_1_0,
B => N768_1_TZ);
\R.F.PC_RNO[15]\: OR3C port map (
Y => N_9215,
A => M5_4_1,
B => M5_4_0,
C => M5_4_3);
\R.F.PC_RNO[14]\: OR3C port map (
Y => N_9201,
A => M5_3_1,
B => M5_3_0,
C => M5_3_3);
\R.F.PC_RNO[13]\: OR3 port map (
Y => PC_1(13),
A => PC_1_IV_1(13),
B => PC_1_IV_0(13),
C => PC_1_IV_3(13));
\R.F.PC_RNO[12]\: OR3C port map (
Y => N_9187,
A => M5_2_1,
B => M5_2_0,
C => M5_2_3);
\R.F.PC_RNO[11]\: OR3C port map (
Y => N_9173,
A => M5_1_1,
B => M5_1_0,
C => M5_1_3);
\R.D.CNT_RNO[1]\: NOR2A port map (
Y => CNT_3_SQMUXA,
A => CNT_3_SQMUXA_0,
B => ANNUL_7);
\R.D.CNT_RNO[0]\: NOR2A port map (
Y => CNT_2_SQMUXA,
A => CNT_2_SQMUXA_0,
B => ANNUL_7);
\R.F.PC_RNO[5]\: OR3 port map (
Y => PC_1(5),
A => PC_1_IV_1(5),
B => PC_1_IV_0(5),
C => PC_1_IV_3(5));
\R.F.PC_RNO[6]\: OR3 port map (
Y => PC_1(6),
A => PC_1_IV_1(6),
B => PC_1_IV_0(6),
C => PC_1_IV_3(6));
\R.F.PC_RNO[10]\: OR3C port map (
Y => N_9159,
A => M5_0_1,
B => M5_0_0,
C => M5_0_3);
\R.F.PC_RNO[9]\: OR3 port map (
Y => PC_1(9),
A => TMP_M(9),
B => UN6_FE_NPC_M(7),
C => PC_1_IV_2(9));
\R.F.PC_RNO[2]\: OR3 port map (
Y => PC_1(2),
A => PC_1_IV_1(2),
B => PC_1_IV_0(2),
C => PC_1_IV_3(2));
\R.F.PC_RNO[4]\: OR3 port map (
Y => PC_1(4),
A => PC_1_IV_1(4),
B => PC_1_IV_0(4),
C => PC_1_IV_3(4));
\R.F.PC_RNO[8]\: OR3 port map (
Y => PC_1(8),
A => PC_1_IV_1(8),
B => PC_1_IV_0(8),
C => PC_1_IV_3(8));
\R.F.PC_RNO[7]\: OR3A port map (
Y => N_12_MUX,
A => M5_2,
B => UN7_CADDR_M(5),
C => UN6_FE_NPC_M(5));
\R.F.PC_RNO[3]\: OR3 port map (
Y => PC_1(3),
A => PC_1_IV_1(3),
B => PC_1_IV_0(3),
C => PC_1_IV_3(3));
\R.D.INULL_RNI8USQVO\: OR2 port map (
Y => ANNUL_7,
A => ANNUL_0,
B => ANNUL_NEXT_16);
\R.X.DATA_0_RNO[28]\: OR2 port map (
Y => DATA_0_1(28),
A => DATA_0_1_1_IV_0(28),
B => DATA_0_1_4(24));
\R.X.DATA_0_RNO[20]\: OR3 port map (
Y => DATA_0_1(20),
A => DCO_M_0(116),
B => DATA_0_M(20),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[16]\: OR3 port map (
Y => DATA_0_1(16),
A => DCO_M_0(112),
B => DATA_0_M(16),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[30]\: OR3 port map (
Y => DATA_0_1(30),
A => DCO_M_1(126),
B => DATA_0_M(30),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[31]\: OR3 port map (
Y => DATA_0_1(31),
A => DCO_M_1(127),
B => DATA_0_M(31),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[24]\: OR3 port map (
Y => DATA_0_1(24),
A => DCO_M_1(120),
B => DATA_0_M(24),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[27]\: OR3 port map (
Y => DATA_0_1(27),
A => DCO_M_1(123),
B => DATA_0_M(27),
C => DATA_0_1_4(24));
\UN7_CADDR.ADD_30X30_SLOW_I9_S\: XOR2 port map (
Y => UN7_CADDR(9),
A => D_N_8_2,
B => I8_UN1_CO1);
\R.X.DATA_0_RNO[29]\: OR3 port map (
Y => DATA_0_1(29),
A => DCO_M_1(125),
B => DATA_0_M(29),
C => DATA_0_1_4(24));
\R.X.DATA_0_RNO[21]\: OR3 port map (
Y => DATA_0_1(21),
A => DCO_M_0(117),
B => DATA_0_M(21),
C => DATA_0_1_4(24));
\R.X.RSTATE_0_RNIK8HPR7_2[1]\: NOR3C port map (
Y => UN1_DE_BRANCH_1,
A => UN2_RSTN_5_2,
B => UN1_DE_BRANCH_1_0,
C => UN2_RSTN_5_3);
\R.X.RSTATE_0_RNIK8HPR7_1[1]\: NOR3C port map (
Y => RSTATE_0_RNIK8HPR7_1(1),
A => UN2_RSTN_5_2,
B => UN2_RSTN_5_0,
C => UN2_RSTN_5_3);
\R.X.DATA_0_RNO[9]\: OR3 port map (
Y => DATA_0_1(9),
A => DCO_M_0(105),
B => DATA_0_1_0_IV_0(9),
C => DATA_0_1_4(8));
\R.X.DATA_0_RNO[15]\: OR3 port map (
Y => DATA_0_1(15),
A => DCO_M_0(111),
B => DATA_0_1_0_IV_0(15),
C => DATA_0_1_4(8));
\R.X.DATA_0_RNO[14]\: OR3 port map (
Y => DATA_0_1(14),
A => DCO_M_0(110),
B => DATA_0_1_0_IV_0(14),
C => DATA_0_1_4(8));
\R.X.DATA_0_RNO[11]\: OR3 port map (
Y => DATA_0_1(11),
A => DCO_M_0(107),
B => DATA_0_1_0_IV_0(11),
C => DATA_0_1_4(8));
\R.X.DATA_0_RNO[8]\: OR3 port map (
Y => DATA_0_1(8),
A => DCO_M_0(104),
B => DATA_0_1_0_IV_0(8),
C => DATA_0_1_4(8));
\R.X.DATA_0_RNO[12]\: OR3 port map (
Y => DATA_0_1(12),
A => DCO_M_0(108),
B => DATA_0_1_0_IV_0(12),
C => DATA_0_1_4(8));
\R.X.RSTATE_0_RNI17OKR6_0[1]\: NOR2A port map (
Y => PC4,
A => PC4_2,
B => HOLD_PC_159);
\R.X.DATA_0_RNO[18]\: OR3 port map (
Y => DATA_0_1(18),
A => DATA_0_1_1_IV_1(18),
B => DCO_M_0(114),
C => DATA_0_1_2(16));
UN1_RABPMISS_3_RNI9FI154: OR2 port map (
Y => UN1_RABPMISS,
A => UN1_RABPMISS_3,
B => UN1_RABPMISS_4);
\R.D.PV_RNIO83C2H\: NOR3B port map (
Y => ANNUL_NEXT_2_SQMUXA_1,
A => ANNUL_NEXT_2_SQMUXA_1_5,
B => ANNUL_NEXT_2_SQMUXA_1_6_0,
C => UN1_RABPMISS_4);
\R.X.DATA_0_RNO[22]\: OR3 port map (
Y => DATA_0_1(22),
A => DATA_0_1_1(16),
B => DATA_0_1_1_IV_0(22),
C => DATA_0_1_2(16));
\R.X.DATA_0_RNO[23]\: OR3 port map (
Y => DATA_0_1(23),
A => DATA_0_1_1_IV_0(23),
B => DATA_0_1_1(16),
C => DATA_0_1_2(16));
\R.X.DATA_0_RNO[26]\: OR3 port map (
Y => DATA_0_1(26),
A => DATA_0_1_1(16),
B => DATA_0_1_1_IV_0(26),
C => DATA_0_1_2(16));
\R.X.DATA_0_RNO[25]\: OR3 port map (
Y => DATA_0_1(25),
A => DATA_0_1_1(16),
B => DATA_0_1_1_IV_0(25),
C => DATA_0_1_2(16));
\R.X.DATA_0_RNO[17]\: OR3 port map (
Y => DATA_0_1(17),
A => DATA_0_1_1_IV_0(17),
B => DATA_0_1_1(16),
C => DATA_0_1_2(16));
\R.X.DATA_0_RNO[19]\: OR3 port map (
Y => DATA_0_1(19),
A => DATA_0_1_1(16),
B => DATA_0_1_1_IV_0(19),
C => DATA_0_1_2(16));
\R.X.RSTATE_0_RNIRD8D86_0[1]\: NOR3A port map (
Y => RSTATE_0_RNIRD8D86_0(1),
A => UN1_DE_HOLD_PC_1_0,
B => XC_EXCEPTION_1,
C => HOLD_PC_159);
\R.D.PV_RNO\: NOR3A port map (
Y => PV_6,
A => PV_7,
B => N_6901,
C => N_6902);
\UN7_CADDR.ADD_30X30_SLOW_I8_S\: XOR3 port map (
Y => UN7_CADDR(8),
A => INST_0(8),
B => DPC(10),
C => N374);
\R.X.DATA_0_RNO[1]\: AO1 port map (
Y => DATA_0_1(1),
A => DCO_M_1(97),
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(1));
\R.X.DATA_0_RNO[3]\: AO1 port map (
Y => DATA_0_1(3),
A => DCO_M_1(99),
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(3));
\R.X.DATA_0_RNO[0]\: OR3 port map (
Y => DATA_0_1(0),
A => DCO_M(112),
B => DATA_0_1_1_IV_1(0),
C => DCO_M(96));
\R.X.DATA_0_RNO[2]\: AO1 port map (
Y => DATA_0_1(2),
A => DCO_M_1(98),
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(2));
\R.X.DATA_0_RNO[10]\: OR3 port map (
Y => DATA_0_1(10),
A => DATA_0_1_0_IV_1(10),
B => DATA_0_1_1(10),
C => DCO_M_0(106));
\R.X.DATA_0_RNO[6]\: AO1 port map (
Y => DATA_0_1(6),
A => data_0_0_6,
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(6));
\R.X.DATA_0_RNO[13]\: OR3 port map (
Y => DATA_0_1(13),
A => DATA_0_1_0_IV_1(13),
B => DATA_0_1_1(10),
C => DCO_M_0(109));
\R.X.DATA_0_RNO[7]\: AO1 port map (
Y => DATA_0_1(7),
A => data_0_0_7,
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(7));
\R.X.DATA_0_RNO[4]\: AO1 port map (
Y => DATA_0_1(4),
A => data_0_0_4,
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(4));
\R.X.DATA_0_RNO[5]\: AO1 port map (
Y => DATA_0_1(5),
A => data_0_5,
B => LADDR_RNI25IDP2(0),
C => DATA_0_1_1_IV_2(5));
\R.A.CTRL.WY_RNO\: NOR3B port map (
Y => WY_1_1,
A => WY_1_2,
B => N_5564,
C => CTRL_ANNUL);
\R.A.BP_RNO\: NOR2A port map (
Y => BP_1,
A => BP_1_0,
B => CTRL_ANNUL);
\R.A.NOBP_RNO\: NOR3B port map (
Y => NOBP_1,
A => UN1_CALL_HOLD4_3,
B => CALL_HOLD10,
C => CTRL_ANNUL);
\R.A.CTRL.WICC_RNO\: NOR3B port map (
Y => WICC_1_1,
A => WICC_1_2,
B => UN1_INST,
C => CTRL_ANNUL);
\R.X.DATA_0_RNO_2[0]\: NOR2B port map (
Y => DCO_M(96),
A => DCO_M_1(96),
B => LADDR_RNI25IDP2(0));
\R.D.PV_RNO_1\: OA1A port map (
Y => N_6901,
A => HOLD_PC_159,
B => PV_14_I_O8_0,
C => PV_14_I_A8_0);
\R.X.RESULT_RNI2BTC99[2]\: OR3 port map (
Y => CWP_1(2),
A => RESULT_M_0(2),
B => CWP_1_IV_0(2),
C => CWP_M_1(0));
\R.A.CTRL.INST_RNIKL4IU3[29]\: NOR3B port map (
Y => UN6_RABPMISS,
A => RA_BPMISS_1_0,
B => UN6_RABPMISS_1,
C => HOLD_PC_159);
\R.X.RESULT_RNIA7GD89[1]\: OR3 port map (
Y => CWP_1(1),
A => RESULT_M_0(1),
B => CWP_1_IV_0(1),
C => CWP_M_0(1));
\R.D.INST_0_RNIL0PO37[19]\: NOR3A port map (
Y => JMPL_1,
A => JMPL_1_0,
B => INHIBIT_CURRENT,
C => ANNUL_CURRENT_6);
\R.X.RESULT_RNIK53E79[0]\: OR3 port map (
Y => CWP_1(0),
A => CWP_1_IV_0(0),
B => CWP_M_0(2),
C => RESULT_M_0(0));
\R.X.DCI.SIGNED_RNI4FT8I2\: NOR3C port map (
Y => RDATA_16_M(8),
A => ME_SIGNED_1,
B => data_0_0_7,
C => RDATA_3_SQMUXA);
\R.E.OP1_RNO_3[31]\: OR3 port map (
Y => ICC_1(3),
A => ICC_IV_0(3),
B => ICC_M_0_0(3),
C => ICCO_M(3));
\R.W.S.Y_RNO[27]\: OR3 port map (
Y => Y_1(27),
A => Y_M_1_0(27),
B => Y_1_IV_0(27),
C => Y_M_0_1(27));
\R.W.S.Y_RNO[24]\: OR3 port map (
Y => Y_1_0(24),
A => Y_M_1_0(24),
B => Y_1_IV_0(24),
C => Y_M_0_1(24));
\R.W.S.Y_RNO[25]\: OR3 port map (
Y => Y_1(25),
A => Y_M_1(25),
B => Y_1_IV_0(25),
C => Y_M_0_1(25));
\R.W.S.Y_RNO[13]\: OR3 port map (
Y => Y_1(13),
A => Y_M_1_0(13),
B => Y_1_IV_0(13),
C => Y_M_0_1(13));
\R.W.S.Y_RNO[30]\: OR3 port map (
Y => Y_1(30),
A => Y_M_1(30),
B => Y_1_IV_0(30),
C => Y_M_0_1(30));
\R.W.S.Y_RNO[23]\: OR3 port map (
Y => Y_1_0(23),
A => Y_M_1(23),
B => Y_1_IV_0(23),
C => Y_M_0_1(23));
\R.W.S.Y_RNO[4]\: AO1 port map (
Y => Y_1(4),
A => Y_0(4),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(4));
\R.W.S.Y_RNO[10]\: OR3 port map (
Y => Y_1_0(10),
A => Y_M_1_0(10),
B => Y_1_IV_0(10),
C => Y_M_0_1(10));
\R.W.S.Y_RNO[14]\: OR3 port map (
Y => Y_1(14),
A => Y_M_1(14),
B => Y_1_IV_0(14),
C => Y_M_0_1(14));
\R.W.S.Y_RNO[26]\: AO1 port map (
Y => Y_1(26),
A => Y_2(26),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(26));
\R.W.S.Y_RNO[22]\: OR3 port map (
Y => Y_1(22),
A => Y_M_1(22),
B => Y_1_IV_0(22),
C => Y_M_0(22));
\R.W.S.Y_RNO[7]\: AO1 port map (
Y => Y_1(7),
A => Y_2(7),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(7));
\R.W.S.Y_RNO[0]\: AO1 port map (
Y => Y_1(0),
A => Y_2(0),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(0));
\R.W.S.Y_RNO[17]\: AO1 port map (
Y => Y_1(17),
A => Y_2(17),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(17));
\R.W.S.Y_RNO[3]\: OR3 port map (
Y => Y_1(3),
A => Y_M_1_0(3),
B => Y_1_IV_0(3),
C => Y_M_0_0(3));
\R.W.S.Y_RNO[2]\: AO1 port map (
Y => Y_1(2),
A => Y_0(2),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(2));
\R.W.S.Y_RNO[19]\: AO1 port map (
Y => Y_1(19),
A => Y_2(19),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(19));
\R.W.S.Y_RNO[16]\: AO1 port map (
Y => Y_1_0(16),
A => Y(16),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(16));
\R.W.S.Y_RNO[31]\: OR3 port map (
Y => Y_1(31),
A => Y_M_1(31),
B => Y_1_IV_0(31),
C => Y_M_0_0(31));
\R.W.S.Y_RNO[5]\: OR3 port map (
Y => Y_1_0(5),
A => Y_M_1_0(5),
B => Y_1_IV_0(5),
C => Y_M_0_1(5));
\R.W.S.Y_RNO[11]\: AO1 port map (
Y => Y_1(11),
A => Y_0(11),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(11));
\R.W.S.Y_RNO[21]\: OR3 port map (
Y => Y_1_0(21),
A => Y_M_1_0(21),
B => Y_1_IV_0(21),
C => Y_M_0_2(21));
\R.W.S.Y_RNO[20]\: OR3 port map (
Y => Y_1_0(20),
A => Y_M_1_0(20),
B => Y_1_IV_0(20),
C => Y_M_0_1(20));
\R.W.S.Y_RNO[8]\: OR3 port map (
Y => Y_1(8),
A => Y_M_1_0(8),
B => Y_1_IV_0(8),
C => Y_M_0_1(8));
\R.W.S.Y_RNO[28]\: OR3 port map (
Y => Y_1(28),
A => Y_M_1(28),
B => Y_1_IV_0(28),
C => Y_M_0_0(28));
\R.W.S.Y_RNO[12]\: AO1 port map (
Y => Y_1(12),
A => Y_2(12),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(12));
\R.W.S.Y_RNO[18]\: AO1 port map (
Y => Y_1(18),
A => Y_2(18),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(18));
\R.W.S.Y_RNO[1]\: OR3 port map (
Y => Y_1(1),
A => Y_M_1(1),
B => Y_1_IV_0(1),
C => Y_M_0_0(1));
\R.W.S.Y_RNO[9]\: AO1 port map (
Y => Y_1(9),
A => Y_2(9),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(9));
\R.W.S.Y_RNO[6]\: OR3 port map (
Y => Y_1(6),
A => Y_M_1(6),
B => Y_1_IV_0(6),
C => Y_M_0_1(6));
\R.W.S.Y_RNO[15]\: OR3 port map (
Y => Y_1_0(15),
A => Y_M_1_0(15),
B => Y_1_IV_0(15),
C => Y_M_0_2(15));
\R.W.S.Y_RNO[29]\: AO1 port map (
Y => Y_1(29),
A => Y_2(29),
B => Y_1_SQMUXA_0,
C => Y_1_IV_1(29));
\R.X.LADDR_RNIOCUS81_0[0]\: NOR2B port map (
Y => RDATA_0_SQMUXA,
A => RDATA_0_SQMUXA_0,
B => RDATA_3_SQMUXA_2);
\R.X.DCI.SIGNED_RNIVKNJE2\: NOR3C port map (
Y => RDATA_8_M(8),
A => ME_SIGNED_1,
B => data_0_0_23,
C => RDATA_1_SQMUXA);
\R.D.PV_RNIED04D6\: OR3 port map (
Y => ANNUL_CURRENT_6,
A => ANNUL_CURRENT_6_4,
B => HOLD_PC_0_SQMUXA_M_0,
C => UN28_ANNUL_CURRENT);
\R.W.S.DWT_RNO\: AO1 port map (
Y => DWT_1,
A => DWT_1_SQMUXA_1,
B => RESULT(14),
C => DWT_1_IV_0);
\R.M.CTRL.LD_RNIOCUS81\: NOR3C port map (
Y => RDATA_2_SQMUXA,
A => RDATA_2_SQMUXA_0,
B => RDATA199,
C => LD_0);
\R.X.LADDR_RNIAN7I01_0[1]\: NOR3B port map (
Y => RDATA_5_SQMUXA,
A => RDATA200,
B => LD_0,
C => ME_LADDR_2(1));
\R.E.CTRL.WICC_RNIFIV2AA\: OR2 port map (
Y => ICCO(1),
A => ICCO_1_0_0(1),
B => N_67);
\R.X.RESULT_RNIDTTJP8[7]\: OR3 port map (
Y => S_1_IV,
A => S_I_M,
B => S_1_IV_0,
C => RESULT_I_M(7));
\R.W.S.ICC_RNO[3]\: OR3 port map (
Y => ICC_1_0(3),
A => ICC_M_0_1(3),
B => ICC_1_IV_0(3),
C => ICC_M_1(3));
\R.W.S.ICC_RNO[2]\: OR3 port map (
Y => ICC_1(2),
A => ICC_M_0(2),
B => ICC_1_IV_0(2),
C => ICC_M_1(2));
\R.W.S.ICC_RNO[0]\: OR3 port map (
Y => ICC_1(0),
A => ICC_M_0(0),
B => ICC_1_IV_0(0),
C => ICC_M_1(0));
\R.W.S.ICC_RNO[1]\: OR3 port map (
Y => ICC_1_0(1),
A => ICC_M_0_0(1),
B => ICC_1_IV_0(1),
C => ICC_M(1));
\R.X.CTRL.RD_RNI5QSJA4[6]\: OR3 port map (
Y => waddr(6),
A => RD_M(6),
B => DBGI_M_0(13),
C => CWP_M_0_0(2));
\R.W.S.CWP_RNIVJSJA4[0]\: AO1A port map (
Y => waddr(4),
A => XC_RESULT_SN_N_6_0,
B => CWP_0(0),
C => WA_0_IV_0(4));
\R.W.S.CWP_RNI2NSJA4[1]\: AO1A port map (
Y => waddr(5),
A => XC_RESULT_SN_N_6_0,
B => CWP(1),
C => WA_0_IV_0(5));
\R.E.OP1_RNIMILGH7[31]\: AO1 port map (
Y => ERES2(31),
A => ALURESULT(31),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(31));
\R.X.LADDR_RNIOCUS81[0]\: NOR3C port map (
Y => RDATA_3_SQMUXA,
A => ME_LADDR_2(1),
B => ME_LADDR_2(0),
C => RDATA_3_SQMUXA_2);
\R.M.CTRL.PV_RNIABB491\: NOR2A port map (
Y => UN6_ANNUL,
A => UN6_ANNUL_I_I_A5_1,
B => TRAP_3);
\R.D.PV_RNO_2\: NOR3B port map (
Y => N_6902,
A => N_6898,
B => PV_14_I_A8_0_2,
C => LDLOCK);
\R.X.LADDR_RNIAN7I01[1]\: NOR3C port map (
Y => RDATA_4_SQMUXA,
A => RDATA200,
B => ME_LADDR_2(1),
C => LD_0);
\R.E.CTRL.WICC_RNIH8QSR9\: OA1 port map (
Y => N_67,
A => N_98,
B => ICCO_1_O2_0(1),
C => ICCO_1_A7_1(1));
\R.X.RSTATE_0_RNIM7VEA2_0[1]\: OR2 port map (
Y => RSTATE_0_RNIM7VEA2_0(1),
A => UN1_INTACK6_3_0,
B => Y_0_SQMUXA);
\R.X.CTRL.INST_RNIMTQ632[21]\: NOR3C port map (
Y => TBA_1_SQMUXA,
A => ANNUL_ALL10,
B => TBA_1_SQMUXA_4,
C => PS_I_M_2);
\R.M.CTRL.LD_RNIOCUS81_0\: NOR3C port map (
Y => RDATA_1_SQMUXA,
A => RDATA_1_SQMUXA_0,
B => RDATA199,
C => LD_0);
\R.X.CTRL.RD_RNI28V092[1]\: AO1 port map (
Y => waddr(1),
A => RD_1(1),
B => ANNUL_ALL12_1,
C => WA_0_IV_0(1));
\R.X.CTRL.RD_RNIFO1CA4[0]\: AO1 port map (
Y => waddr(0),
A => RD_1(0),
B => ANNUL_ALL12_1,
C => WA_0_IV_0(0));
\R.M.IRQEN_RNO\: OR3A port map (
Y => N_9147,
A => IRQEN_I_A5_0,
B => ANNUL_2_I_149,
C => TRAP_3);
\R.E.CTRL.TT_RNO[0]\: OR3 port map (
Y => NN_16,
A => TT_6_SQMUXA,
B => TT_IV_0(0),
C => N_6870);
\R.X.RSTATE_RNIMTQ632[1]\: NOR3C port map (
Y => WIM_1_SQMUXA,
A => ANNUL_ALL10,
B => WIM_1_SQMUXA_3,
C => PS_I_M_2);
\R.E.CTRL.TT_RNO[1]\: NOR3B port map (
Y => NN_17,
A => TT_1_1,
B => TRAP_1_0,
C => TT_6_SQMUXA_1);
\IR.ADDR_RNO[28]\: OR3 port map (
Y => ADDR_1(28),
A => PC_M_5(28),
B => ADDR_1_IV_2(28),
C => ADDR_M_1(28));
\IR.ADDR_RNO[11]\: OR3 port map (
Y => ADDR_1(11),
A => ADDR_M_1(11),
B => ADDR_1_IV_2(11),
C => PC_M_3(11));
\IR.ADDR_RNO[4]\: AO1 port map (
Y => ADDR_1(4),
A => ADDR(4),
B => UN1_INTACK6_2_0_0,
C => ADDR_1_IV_3(4));
\IR.ADDR_RNO[12]\: OR3 port map (
Y => ADDR_1(12),
A => PC_M_5(12),
B => ADDR_1_IV_2(12),
C => ADDR_M_1(12));
\IR.ADDR_RNO[8]\: OR3 port map (
Y => ADDR_1(8),
A => PC_M_4(8),
B => ADDR_1_IV_2(8),
C => ADDR_M_1(8));
\IR.ADDR_RNO[19]\: OR3 port map (
Y => ADDR_1(19),
A => ADDR_M_1(19),
B => ADDR_1_IV_2(19),
C => PC_M_2(19));
\IR.ADDR_RNO[10]\: OR3 port map (
Y => ADDR_1(10),
A => PC_M_4(10),
B => ADDR_1_IV_2(10),
C => ADDR_M_1(10));
\IR.ADDR_RNO[15]\: OR3 port map (
Y => ADDR_1(15),
A => PC_M_3(15),
B => ADDR_1_IV_2(15),
C => ADDR_M_1(15));
\IR.ADDR_RNO[20]\: OR3 port map (
Y => ADDR_1(20),
A => PC_M_5(20),
B => ADDR_1_IV_2(20),
C => ADDR_M_1(20));
\IR.ADDR_RNO[26]\: OR3 port map (
Y => ADDR_1(26),
A => PC_M_4(26),
B => ADDR_1_IV_2(26),
C => ADDR_M_1(26));
\IR.ADDR_RNO[21]\: OR3 port map (
Y => ADDR_1(21),
A => PC_M_3(21),
B => ADDR_1_IV_2(21),
C => ADDR_M_1(21));
\IR.ADDR_RNO[29]\: OR3 port map (
Y => ADDR_1(29),
A => PC_M_5(29),
B => ADDR_1_IV_2(29),
C => ADDR_M_1(29));
\IR.ADDR_RNO[17]\: OR3 port map (
Y => ADDR_1(17),
A => PC_M_4(17),
B => ADDR_1_IV_2(17),
C => ADDR_M_1(17));
\IR.ADDR_RNO[13]\: OR3 port map (
Y => ADDR_1(13),
A => ADDR_M_1(13),
B => ADDR_1_IV_2(13),
C => PC_M_4(13));
\IR.ADDR_RNO[7]\: OR3 port map (
Y => ADDR_1(7),
A => PC_M_4(7),
B => ADDR_1_IV_2(7),
C => ADDR_M_1(7));
\IR.ADDR_RNO[23]\: OR3 port map (
Y => ADDR_1(23),
A => PC_M_2(23),
B => ADDR_1_IV_2(23),
C => ADDR_M_1(23));
\IR.ADDR_RNO[31]\: OR3 port map (
Y => ADDR_1(31),
A => ADDR_M_1(31),
B => ADDR_1_IV_2(31),
C => PC_M_4(31));
\IR.ADDR_RNO[2]\: OR3 port map (
Y => ADDR_1(2),
A => PC_M_3(2),
B => ADDR_1_IV_2(2),
C => ADDR_M_1(2));
\IR.ADDR_RNO[24]\: OR3 port map (
Y => ADDR_1(24),
A => PC_M_3(24),
B => ADDR_1_IV_2(24),
C => ADDR_M_1(24));
\IR.ADDR_RNO[14]\: AO1 port map (
Y => ADDR_1(14),
A => ADDR(14),
B => UN1_INTACK6_2_0_0,
C => ADDR_1_IV_3(14));
\IR.ADDR_RNO[25]\: OR3 port map (
Y => ADDR_1(25),
A => PC_M_5(25),
B => ADDR_1_IV_2(25),
C => ADDR_M_1(25));
\IR.ADDR_RNO[18]\: OR3 port map (
Y => ADDR_1(18),
A => ADDR_M_1(18),
B => ADDR_1_IV_2(18),
C => PC_M_3(18));
\IR.ADDR_RNO[3]\: OR3 port map (
Y => ADDR_1(3),
A => PC_M_3(3),
B => ADDR_1_IV_2(3),
C => ADDR_M_1(3));
\IR.ADDR_RNO[30]\: OR3 port map (
Y => ADDR_1(30),
A => PC_M_4(30),
B => ADDR_1_IV_2(30),
C => ADDR_M_1(30));
\IR.ADDR_RNO[27]\: OR3 port map (
Y => ADDR_1(27),
A => PC_M_4(27),
B => ADDR_1_IV_2(27),
C => ADDR_M_1(27));
\IR.ADDR_RNO[9]\: AO1 port map (
Y => ADDR_1(9),
A => ADDR(9),
B => UN1_INTACK6_2_0_0,
C => ADDR_1_IV_3(9));
\IR.ADDR_RNO[16]\: OR3 port map (
Y => ADDR_1(16),
A => PC_M_3(16),
B => ADDR_1_IV_2(16),
C => ADDR_M_1(16));
\IR.ADDR_RNO[6]\: OR3 port map (
Y => ADDR_1(6),
A => PC_M_3(6),
B => ADDR_1_IV_2(6),
C => ADDR_M_1(6));
\IR.ADDR_RNO[5]\: OR3 port map (
Y => ADDR_1(5),
A => PC_M_4(5),
B => ADDR_1_IV_2(5),
C => ADDR_M_1(5));
\IR.ADDR_RNO[22]\: OR3 port map (
Y => ADDR_1(22),
A => PC_M_3(22),
B => ADDR_1_IV_2(22),
C => ADDR_M_1(22));
\R.E.OP1_RNI1RVHJ7[30]\: OR2 port map (
Y => ERES2(30),
A => ERES2_IV_0(30),
B => ALURESULT_M(30));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIVTPT97[31]\: OR3 port map (
Y => ALURESULT(31),
A => ALURESULT_1_IV_8(31),
B => SHIFTIN_17_M(32),
C => UN6_EX_ADD_RES_M(32));
\R.E.OP1_RNIE7JQJ9[31]\: OR3A port map (
Y => N_52,
A => N_9136,
B => N_9153,
C => N_9152);
\R.E.CTRL.CNT_RNIBMO17N2[0]\: NOR3C port map (
Y => UN1_ADDOUT_140,
A => UN1_ADDOUT_16,
B => UN1_ADDOUT_14,
C => UN1_ADDOUT_15);
\R.E.CTRL.CNT_RNIVK1TDS[0]\: NOR3B port map (
Y => UN1_ADDOUT_16,
A => UN1_ADDOUT_16_6,
B => UN1_ADDOUT_16_7,
C => EADDRESS(23));
\COMB.ALU_SELECT.UN1_ADDOUT_15\: NOR3C port map (
Y => UN1_ADDOUT_15,
A => UN1_ADDOUT_15_11,
B => UN1_ADDOUT_15_10,
C => UN1_ADDOUT_15_14);
\COMB.ALU_SELECT.UN1_ADDOUT_14\: NOR3 port map (
Y => UN1_ADDOUT_14,
A => EADDRESS(6),
B => EADDRESS(4),
C => EADDRESS(7));
\R.E.OP1_RNIJTGJG7[23]\: AO1 port map (
Y => ERES2(23),
A => ALURESULT(23),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(23));
\R.X.RSTATE_RNIDRMJB2[1]\: NOR2 port map (
Y => RSTATE_RNIDRMJB2(1),
A => ANNUL_ALL12_4_0,
B => CWP_0_SQMUXA);
\R.W.S.ET_RNI2HCJ72\: OR3 port map (
Y => UN1_XC_INULL_0_SQMUXA,
A => WR_1_SQMUXA,
B => XC_INULL_0_SQMUXA,
C => XC_WREG_2_SQMUXA);
\R.E.CTRL.TT_RNO[2]\: NOR3B port map (
Y => NN_18,
A => TT_2_1,
B => TRAP_1_0,
C => UN78_WPH);
\R.E.OP1_RNIMEB576[15]\: AO1 port map (
Y => ERES2(15),
A => ALURESULT(15),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(15));
\COMB.V.W.S.ET_1_IV_2_RNO\: OA1 port map (
Y => ET_LI_M,
A => ET_0_SQMUXA_0,
B => ANNUL_ALL12_4_0,
C => ET_LI_M_0);
\R.X.CTRL.INST_RNIMTQ632_0[21]\: NOR2B port map (
Y => CWP_2_SQMUXA,
A => CWP_2_SQMUXA_0,
B => ICNT_1_2);
\R.E.OP1_RNILMFB19[28]\: AO1 port map (
Y => ERES2(28),
A => ALURESULT(28),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(28));
\R.E.OP1_RNIRF1988[27]\: AO1 port map (
Y => ERES2(27),
A => ALURESULT(27),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(27));
\R.E.OP1_RNIC5ALL8[29]\: AO1 port map (
Y => ERES2(29),
A => ALURESULT(29),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(29));
\R.A.TICC_RNIR3AI25\: NOR3A port map (
Y => NN_19,
A => TT_8_SQMUXA_0,
B => UN77_WPH,
C => UN1_WPH_3_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNID153K6[24]\: AO1 port map (
Y => ERES2(24),
A => ALURESULT(24),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(24));
\R.E.OP1_RNIIAGVM7[22]\: AO1 port map (
Y => ERES2(22),
A => ALURESULT(22),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(22));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNII6QDT5[14]\: AO1 port map (
Y => ERES2(14),
A => ALURESULT(14),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(14));
\R.E.OP1_RNID2ION8[26]\: AO1 port map (
Y => ERES2(26),
A => ALURESULT(26),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(26));
\R.E.OP1_RNI4EHF68[25]\: AO1 port map (
Y => ERES2(25),
A => ALURESULT(25),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(25));
\R.E.OP1_RNIQHC025[7]\: AO1 port map (
Y => ERES2(7),
A => ALURESULT(7),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(7));
\R.X.RSTATE_0_RNI896D82_0[1]\: OR2 port map (
Y => RSTATE_0_RNI896D82_0(1),
A => UN1_INTACK6_2_0,
B => ADDR_1_SQMUXA_1);
\R.E.OP1_RNIGQCL57[19]\: AO1 port map (
Y => ERES2(19),
A => ALURESULT(19),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(19));
\R.E.JMPL_RNIQ8N097\: OR3 port map (
Y => ALURESULT(23),
A => ALURESULT_1_IV_8(23),
B => SHIFTIN_17_M(24),
C => UN6_EX_ADD_RES_M(24));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNI37GOJ5[11]\: AO1 port map (
Y => ERES2(11),
A => ALURESULT(11),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(11));
\R.E.OP1_RNIPGB0G7[21]\: AO1 port map (
Y => ERES2(21),
A => ALURESULT(21),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(21));
\R.E.OP1_RNIPRNGF7[20]\: AO1 port map (
Y => ERES2(20),
A => ALURESULT(20),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_0(20));
\R.E.JMPL_RNILMU9Q5\: OR3 port map (
Y => ALURESULT(15),
A => ALURESULT_1_IV_7(15),
B => ALURESULT_1_IV_6(15),
C => UN6_EX_ADD_RES_M(16));
\R.E.OP1_RNIU1S457[16]\: AO1 port map (
Y => ERES2(16),
A => ALURESULT(16),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(16));
\R.A.BP_RNII7AT63\: OR3 port map (
Y => LDLOCK_2,
A => UN5_LDLOCK,
B => DE_FINS_HOLD_1,
C => LDLOCK2);
\R.E.OP1_RNIV68166[12]\: AO1 port map (
Y => ERES2(12),
A => ALURESULT(12),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(12));
\R.E.JMPL_RNIINLOP8\: OR3 port map (
Y => ALURESULT(28),
A => ALURESULT_1_IV_8(28),
B => ALURESULT_1_IV_7(28),
C => UN6_EX_ADD_RES_M(29));
\R.E.OP1_RNIVQSAD6[18]\: AO1 port map (
Y => ERES2(18),
A => ALURESULT(18),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(18));
\R.E.OP1_RNITFNGR5[17]\: AO1 port map (
Y => ERES2(17),
A => ALURESULT(17),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(17));
\R.X.CTRL.ANNUL_RNIP9O032\: OR3A port map (
Y => ANNUL_ALL10_1,
A => ANNUL_ALL10,
B => ANNUL,
C => ANNUL_ALL3);
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIGGBSR4[13]\: AO1 port map (
Y => ERES2(13),
A => ALURESULT(13),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(13));
\R.E.JMPL_RNIQI7M08\: OR3 port map (
Y => ALURESULT(27),
A => ALURESULT_0_IV_8(27),
B => SHIFTIN_17_M(28),
C => UN6_EX_ADD_RES_M(28));
\R.E.JMPL_RNI74G2E8\: OR3 port map (
Y => ALURESULT(29),
A => ALURESULT_1_IV_8(29),
B => ALURESULT_1_IV_7(29),
C => UN6_EX_ADD_RES_M(30));
\R.E.OP1_RNIC5OAV5[8]\: AO1 port map (
Y => ERES2(8),
A => ALURESULT(8),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(8));
\R.M.WERR_RNO\: NOR3A port map (
Y => WERR_RNO,
A => WERR_0_0,
B => ANNUL_ALL13_0,
C => TRAP_0_SQMUXA_7);
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNICNB143[6]\: AO1 port map (
Y => ERES2(6),
A => ALURESULT(6),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(6));
\R.E.OP1_RNI137H26[10]\: AO1 port map (
Y => ERES2(10),
A => ALURESULT(10),
B => MRESULT2_2_SQMUXA_1_0,
C => ERES2_IV_1(10));
\R.E.OP1_RNI1JTM16[9]\: AO1 port map (
Y => ERES2(9),
A => ALURESULT(9),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(9));
\R.D.INST_0_RNIKF5T46[13]\: NOR2A port map (
Y => RFE_1,
A => RFE_1_1,
B => NN_158);
\R.A.CTRL.RD_RNI19VKL5[5]\: NOR3 port map (
Y => N_6048,
A => RFE_1_2,
B => OSEL_1_I_0(1),
C => NN_158);
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIIABGC6[24]\: OR3 port map (
Y => ALURESULT(24),
A => ALURESULT_1_IV_8(24),
B => ALURESULT_1_IV_7(24),
C => UN6_EX_ADD_RES_M(25));
\R.E.JMPL_RNIRNMCF7\: OR3 port map (
Y => ALURESULT(22),
A => ALURESULT_1_IV_8(22),
B => SHIFTIN_17_M(23),
C => UN6_EX_ADD_RES_M(23));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNIKHDIG5[14]\: OR3 port map (
Y => ALURESULT(14),
A => ALURESULT_1_IV_8(14),
B => ALURESULT_1_IV_7(14),
C => UN6_EX_ADD_RES_M(15));
\R.E.JMPL_RNI7LNSU7\: AO1 port map (
Y => ALURESULT(25),
A => EADDRESS(25),
B => ALURESULT_0_SQMUXA_0,
C => ALURESULT_1_IV_10(25));
\R.E.JMPL_RNIE7O5G8\: OR3 port map (
Y => ALURESULT(26),
A => ALURESULT_1_IV_9(26),
B => SHIFTIN_17_M(27),
C => UN6_EX_ADD_RES_M(27));
\R.E.JMPL_RNI6N3FK4\: OR3 port map (
Y => ALURESULT(7),
A => ALURESULT_1_IV_8(7),
B => ALURESULT_1_IV_7(7),
C => UN6_EX_ADD_RES_M(8));
\R.E.OP1_RNI54UB04[3]\: AO1 port map (
Y => ERES2(3),
A => ALURESULT(3),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(3));
\R.E.OP1_RNITLGHM4[5]\: OR3 port map (
Y => ERES2(5),
A => ERES2_IV_0(5),
B => DBGI_M_0(34),
C => ALURESULT_M(5));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I259_Y\: OR3 port map (
Y => N764,
A => I211_UN1_Y,
B => ADD_33X33_FAST_I259_Y_2,
C => I259_UN1_Y);
\R.E.OP1_RNIBVPQH4[4]\: AO1 port map (
Y => ERES2(4),
A => ALURESULT(4),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(4));
\R.E.JMPL_RNI3MVPO6\: OR3 port map (
Y => ALURESULT(19),
A => ALURESULT_1_IV_7(19),
B => SHIFTIN_17_M(20),
C => UN6_EX_ADD_RES_M(20));
\COMB.ALU_SELECT.ALURESULT_1_IV_4_RNIER3T65[11]\: OR3 port map (
Y => ALURESULT(11),
A => ALURESULT_1_IV_8(11),
B => ALURESULT_1_IV_7(11),
C => UN6_EX_ADD_RES_M(12));
\R.E.JMPL_RNI6DUT77\: OR3 port map (
Y => ALURESULT(20),
A => ALURESULT_1_IV_8(20),
B => SHIFTIN_17_M_0(20),
C => UN6_EX_ADD_RES_M(21));
\R.E.JMPL_RNI40ID87\: OR3 port map (
Y => ALURESULT(21),
A => ALURESULT_1_IV_8(21),
B => SHIFTIN_17_M_0(21),
C => UN6_EX_ADD_RES_M(22));
\R.E.OP1_RNIDELO34[2]\: AO1 port map (
Y => ERES2(2),
A => ALURESULT(2),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_1(2));
\R.E.JMPL_RNIQ6F9O6\: OR3 port map (
Y => ALURESULT(16),
A => ALURESULT_1_IV_7(16),
B => SHIFTIN_17_M(17),
C => UN6_EX_ADD_RES_M(17));
\R.E.JMPL_RNI7OR5P5\: OR3 port map (
Y => ALURESULT(12),
A => ALURESULT_1_IV_7(12),
B => ALURESULT_1_IV_6(12),
C => UN6_EX_ADD_RES_M(13));
\R.X.DEBUG_RNO_0\: AOI1B port map (
Y => N_9326,
A => DEBUG_1_SQMUXA_3_0,
B => UN1_INTACK6_1,
C => DEBUG_888_E_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNILPFF06[18]\: OR3 port map (
Y => ALURESULT(18),
A => ALURESULT_1_IV_7(18),
B => SHIFTIN_17_M_0(18),
C => UN6_EX_ADD_RES_M(19));
\COMB.ALU_SELECT.ALURESULT_1_IV_5_RNIMHALE5[17]\: OR3 port map (
Y => ALURESULT(17),
A => ALURESULT_1_IV_7(17),
B => SHIFTIN_17_M_0(17),
C => UN6_EX_ADD_RES_M(18));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNILUU0F4[13]\: OR3 port map (
Y => ALURESULT(13),
A => ALURESULT_1_IV_8(13),
B => ALURESULT_1_IV_7(13),
C => UN6_EX_ADD_RES_M(14));
\R.E.JMPL_RNIL7FPH5\: OR3 port map (
Y => ALURESULT(8),
A => ALURESULT_1_IV_8(8),
B => ALURESULT_1_IV_7(8),
C => UN6_EX_ADD_RES_M(9));
\R.D.PV_RNI308BK\: NOR3A port map (
Y => HOLD_PC_0_SQMUXA_M_0,
A => HOLD_PC_0_SQMUXA_M_0_1,
B => UN5_EXBPMISS,
C => UN23_EXBPMISS);
\R.D.INULL_RNO_1\: NOR3A port map (
Y => DE_INULL_1,
A => JMPL_3,
B => JMPL_4,
C => ANNUL_1_0);
\R.D.PV_RNITOREJ\: NOR3A port map (
Y => HOLD_PC_2_M_0,
A => HOLD_PC_2_M_0_1,
B => UN5_EXBPMISS,
C => UN23_EXBPMISS);
\COMB.ALU_SELECT.ALURESULT_2_IV_RNI9FB98[1]\: AO1 port map (
Y => ERES2(1),
A => ALURESULT(1),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(1));
\R.E.OP1_RNIE6HDI3[0]\: AO1 port map (
Y => ERES2(0),
A => ALURESULT(0),
B => MRESULT2_2_SQMUXA_1,
C => ERES2_IV_0(0));
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIRV2GM2[6]\: OR3 port map (
Y => ALURESULT(6),
A => ALURESULT_1_IV_8(6),
B => ALURESULT_1_IV_7(6),
C => UN6_EX_ADD_RES_M(7));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I259_UN1_Y\: NOR3C port map (
Y => I259_UN1_Y,
A => N641,
B => N625,
C => N796);
\R.M.CTRL.LD_RNI898EM\: NOR3A port map (
Y => LDBP2,
A => LDBP2_1,
B => RSEL2(2),
C => AOP2_2_SQMUXA_0);
\R.E.JMPL_RNIFQQLL5\: OR3 port map (
Y => ALURESULT(10),
A => ALURESULT_1_IV_8(10),
B => ALURESULT_1_IV_7(10),
C => UN6_EX_ADD_RES_M(11));
\R.E.JMPL_RNI7IK5K5\: OR3 port map (
Y => ALURESULT(9),
A => ALURESULT_1_IV_8(9),
B => ALURESULT_1_IV_7(9),
C => UN6_EX_ADD_RES_M(10));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I313_Y\: XOR2 port map (
Y => EADDRESS(22),
A => ADD_33X33_FAST_I313_Y_0,
B => N782);
\R.M.CTRL.RD_RNI9FDEJ1[4]\: NOR3B port map (
Y => WREG_1,
A => WREG_1_4,
B => WREG_1_6,
C => RD_1_6);
\R.E.CTRL.RD_RNIOU7RM1[5]\: NOR3B port map (
Y => WREG_2,
A => WREG_2_4,
B => WREG_2_6,
C => RD_1_6_0);
\R.M.WERR_RNIAOGP7\: NOR3C port map (
Y => NULLIFY_0_SQMUXA_1,
A => WERR_1,
B => holdn,
C => NULLIFY_0_SQMUXA_1_0);
\R.E.JMPL_RNITLLQI3\: OR3 port map (
Y => ALURESULT(3),
A => ALURESULT_1_IV_6(3),
B => ALURESULT_1_IV_5(3),
C => UN6_EX_ADD_RES_M(4));
\R.E.JMPL_RNI0EH944\: OR3 port map (
Y => ALURESULT(4),
A => ALURESULT_1_IV_7(4),
B => ALURESULT_1_IV_6(4),
C => UN6_EX_ADD_RES_M(5));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I302_Y\: XOR3 port map (
Y => EADDRESS(11),
A => OP2_RNI10MO(11),
B => OP1_RNIUIF9(11),
C => N808);
\R.X.DEBUG_RNO_2\: AO1A port map (
Y => UN1_INTACK6_1,
A => DMODE,
B => ANNUL_ALL10,
C => UN1_INTACK6_1_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I312_Y\: XOR3 port map (
Y => EADDRESS(21),
A => UN1_IU_5(87),
B => OP1_RNI0NH9(21),
C => N784);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I262_Y\: OR3 port map (
Y => N770,
A => I217_UN1_Y,
B => ADD_33X33_FAST_I262_Y_1,
C => I262_UN1_Y);
\R.E.JMPL_RNI83D7M3\: OR3 port map (
Y => ALURESULT(2),
A => ALURESULT_2_IV_7(2),
B => EX_ADD_RES_M(3),
C => ALURESULT_2_IV_8(2));
\R.A.CTRL.WREG_RNI34FCO2\: NOR2B port map (
Y => RFE,
A => RFE_0_2,
B => RFE_0_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I260_UN1_Y\: NOR2B port map (
Y => I260_UN1_Y,
A => ADD_33X33_FAST_I260_UN1_Y_0,
B => N799);
\R.F.PC_RNO_8[4]\: OR3 port map (
Y => XC_TRAP_ADDRESS(4),
A => PC_M_3(4),
B => XC_TRAP_ADDRESS_IV_0(4),
C => DBGI_M(33));
\R.F.PC_RNO_5[5]\: OR3 port map (
Y => XC_TRAP_ADDRESS(5),
A => PC_M_5(5),
B => XC_TRAP_ADDRESS_IV_0(5),
C => DBGI_M(34));
\R.F.PC_RNO_8[23]\: OR3 port map (
Y => XC_TRAP_ADDRESS(23),
A => PC_M_3(23),
B => XC_TRAP_ADDRESS_IV_0(23),
C => DBGI_M(52));
\R.F.PC_RNO_8[18]\: OR3 port map (
Y => XC_TRAP_ADDRESS(18),
A => PC_M_4(18),
B => XC_TRAP_ADDRESS_IV_0(18),
C => DBGI_M(47));
\R.F.PC_RNO_8[24]\: OR3 port map (
Y => XC_TRAP_ADDRESS(24),
A => PC_M_4(24),
B => XC_TRAP_ADDRESS_IV_0(24),
C => DBGI_M(53));
\R.F.PC_RNO_5[19]\: AO1 port map (
Y => XC_TRAP_ADDRESS(19),
A => ddata(19),
B => XC_TRAP_ADDRESS_2_SQMUXA_0,
C => XC_TRAP_ADDRESS_IV_1(19));
\R.F.PC_RNO_5[3]\: OR3 port map (
Y => XC_TRAP_ADDRESS(3),
A => DBGI_M(32),
B => ADDR_M(3),
C => PC_M_4(3));
\R.F.PC_RNO_8[10]\: OR3 port map (
Y => XC_TRAP_ADDRESS(10),
A => PC_M_5(10),
B => XC_TRAP_ADDRESS_IV_0(10),
C => DBGI_M(39));
\R.F.PC_RNO_5[11]\: OR3 port map (
Y => XC_TRAP_ADDRESS(11),
A => PC_M_4(11),
B => XC_TRAP_ADDRESS_IV_0(11),
C => DBGI_M(40));
\R.F.PC_RNO_4[16]\: OR3 port map (
Y => XC_TRAP_ADDRESS(16),
A => PC_M_4(16),
B => XC_TRAP_ADDRESS_IV_0(16),
C => DBGI_M(45));
\R.F.PC_RNO_5[2]\: OR3 port map (
Y => XC_TRAP_ADDRESS(2),
A => DBGI_M(31),
B => ADDR_M(2),
C => PC_M_4(2));
\R.F.PC_RNO_4[8]\: OR3 port map (
Y => XC_TRAP_ADDRESS(8),
A => PC_M_5(8),
B => XC_TRAP_ADDRESS_IV_0(8),
C => DBGI_M(37));
\R.F.PC_RNO_4[13]\: OR3 port map (
Y => XC_TRAP_ADDRESS(13),
A => PC_M_5(13),
B => XC_TRAP_ADDRESS_IV_0(13),
C => DBGI_M(42));
\R.F.PC_RNO_8[15]\: OR3 port map (
Y => XC_TRAP_ADDRESS(15),
A => DBGI_M(44),
B => XC_TRAP_ADDRESS_IV_0(15),
C => PC_M_4(15));
\R.F.PC_RNO_8[21]\: OR3 port map (
Y => XC_TRAP_ADDRESS(21),
A => DBGI_M(50),
B => XC_TRAP_ADDRESS_IV_0(21),
C => PC_M_4(21));
\R.D.PV_RNION2P8\: NOR3C port map (
Y => UN23_EXBPMISS,
A => UN47_CASAEN,
B => UN23_EXBPMISS_0,
C => N_6905_1);
\R.A.CTRL.INST_RNI67L9S2[13]\: OR3 port map (
Y => ILLEGAL_INST_7,
A => INST_M(13),
B => ILLEGAL_INST_7_IV_3,
C => ILLEGAL_INST_4_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I267_UN1_Y\: NOR3C port map (
Y => I267_UN1_Y,
A => N641,
B => N657,
C => N672);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I266_Y\: AO1 port map (
Y => N778,
A => ADD_33X33_FAST_I266_Y_1_0,
B => N778_1_TZ,
C => ADD_33X33_FAST_I266_Y_0);
\R.E.JMPL_RNIVPH9A3\: OR3 port map (
Y => ALURESULT(0),
A => ALURESULT_2_IV_6(0),
B => SHIFTIN_17_M(1),
C => BPDATA_M(0));
NPC_1_SQMUXA_1_0_1_RNIPIIK6: NOR3C port map (
Y => ASI_1_SQMUXA,
A => WIM_1_SQMUXA_1,
B => ASI_1_SQMUXA_0,
C => holdn);
\R.D.PV_RNIN0CN8\: NOR2B port map (
Y => UN25_EXBPMISS,
A => UN25_EXBPMISS_0,
B => N_6905_1);
\R.D.PV_RNO_9\: NOR3B port map (
Y => N_6905,
A => UN47_CASAEN,
B => N_6905_1,
C => ANNUL_2);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I268_Y\: AO1 port map (
Y => N782,
A => ADD_33X33_FAST_I268_UN1_Y_0,
B => N674,
C => ADD_33X33_FAST_I268_Y_0);
\R.M.ICC_RNO_4[2]\: NOR3C port map (
Y => ICC_0_SQMUXA_1,
A => ICC_0_SQMUXA_1_28,
B => ICC_0_SQMUXA_1_27,
C => ICC_0_SQMUXA_1_29);
\R.E.OP1_RNIMA84H[4]\: OR3 port map (
Y => edata2_0_iv(4),
A => EX_OP1_I_M(4),
B => OP1_I_M(4),
C => BPDATA_I_M(4));
\R.E.OP1_RNIQD74H[0]\: OR3 port map (
Y => edata2_0_iv(0),
A => EX_OP1_I_M(0),
B => OP1_I_M(0),
C => BPDATA_I_M(0));
\R.E.OP1_RNIF384H[3]\: OR3 port map (
Y => edata2_0_iv(3),
A => EX_OP1_I_M(3),
B => OP1_I_M(3),
C => BPDATA_I_M(3));
\R.E.OP1_RNIB094H[7]\: OR3 port map (
Y => edata2_0_iv(7),
A => EX_OP1_I_M(7),
B => OP1_I_M(7),
C => BPDATA_I_M(7));
\R.E.OP1_RNI4P84H[6]\: OR3 port map (
Y => edata2_0_iv(6),
A => EX_OP1_I_M(6),
B => OP1_I_M(6),
C => BPDATA_I_M(6));
\R.E.OP1_RNI1L74H[1]\: OR3 port map (
Y => edata2_0_iv(1),
A => EX_OP1_I_M(1),
B => OP1_I_M(1),
C => BPDATA_I_M(1));
\R.E.OP1_RNI8S74H[2]\: OR3 port map (
Y => edata2_0_iv(2),
A => EX_OP1_I_M(2),
B => OP1_I_M(2),
C => BPDATA_I_M(2));
\R.E.OP1_RNITH84H[5]\: OR3 port map (
Y => edata2_0_iv(5),
A => EX_OP1_I_M(5),
B => OP1_I_M(5),
C => BPDATA_I_M(5));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I264_Y\: OR2 port map (
Y => N774,
A => ADD_33X33_FAST_I264_Y_1,
B => I264_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I262_UN1_Y\: NOR3C port map (
Y => I262_UN1_Y,
A => N647,
B => N631,
C => N805);
\RP.PWD_RNIR8NK42\: OR3 port map (
Y => RSTATE_1(1),
A => N_6704,
B => RSTATE_1_0_1(1),
C => N_6706);
\R.E.BP_RNIPM8FK\: NOR2A port map (
Y => UN13_DE_HOLD_PC,
A => UN13_DE_HOLD_PC_0,
B => EX_BPMISS_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I271_Y\: OR3 port map (
Y => N788,
A => I235_UN1_Y,
B => N648,
C => I271_UN1_Y);
\R.A.CTRL.INST_0_RNIIKTCM1[24]\: NOR3B port map (
Y => ILLEGAL_INST_4_SQMUXA,
A => ILLEGAL_INST_4_SQMUXA_8,
B => ILLEGAL_INST_4_SQMUXA_9,
C => UN1_ILLEGAL_INST33_1);
\R.E.OP1_RNILNP4O[10]\: OR3 port map (
Y => edata2_0_iv(10),
A => BPDATA_I_M_2(2),
B => EDATA2_0_IV_0(10),
C => BPDATA_I_M(10));
\R.E.OP1_RNIBEQ4O[12]\: OR3 port map (
Y => edata2_0_iv(12),
A => BPDATA_I_M_2(4),
B => EDATA2_0_IV_0(12),
C => BPDATA_I_M(12));
\R.E.OP1_RNI15R4O[14]\: OR3 port map (
Y => edata2_0_iv(14),
A => BPDATA_I_M_2(6),
B => EDATA2_0_IV_0(14),
C => BPDATA_I_M(14));
\R.E.OP1_RNIRPDJQ[9]\: OR3 port map (
Y => edata2_0_iv(9),
A => BPDATA_I_M_2(1),
B => EDATA2_0_IV_0(9),
C => BPDATA_I_M(9));
\R.E.OP1_RNIMPQ4O[13]\: OR3 port map (
Y => edata2_0_iv(13),
A => BPDATA_I_M_2(5),
B => EDATA2_0_IV_0(13),
C => BPDATA_I_M(13));
\R.E.OP1_RNI03Q4O[11]\: OR3 port map (
Y => edata2_0_iv(11),
A => BPDATA_I_M_2(3),
B => EDATA2_0_IV_0(11),
C => BPDATA_I_M(11));
\R.E.OP1_RNIGEDJQ[8]\: OR3 port map (
Y => edata2_0_iv(8),
A => BPDATA_I_M_2(0),
B => EDATA2_0_IV_0(8),
C => BPDATA_I_M(8));
\COMB.FPSTDATA.EDATA2_0_IV_0_RNIO3P6M[15]\: OR3 port map (
Y => edata2_0_iv(15),
A => BPDATA_I_M_2(7),
B => EDATA2_0_IV_0(15),
C => BPDATA_I_M(15));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I270_Y\: AO1 port map (
Y => N786,
A => ADD_33X33_FAST_I270_UN1_Y_0,
B => N678,
C => ADD_33X33_FAST_I270_Y_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I269_Y\: OR3 port map (
Y => N784,
A => I231_UN1_Y,
B => N644,
C => I269_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I264_UN1_Y\: NOR3C port map (
Y => I264_UN1_Y,
A => N651,
B => N635,
C => N811);
\R.X.CTRL.TRAP_RNI5H5A02\: NOR3C port map (
Y => N_6706,
A => CWP_1_SN_N_4,
B => N_6702_2,
C => UN98_DBGM);
\R.A.CTRL.INST_RNI9QV4B[29]\: NOR2B port map (
Y => UN9_RABPMISS,
A => UN9_RABPMISS_1,
B => RA_BPMISS_1);
\R.M.CTRL.RD_RNICMSMM[0]\: NOR2B port map (
Y => WREG_4,
A => WREG_6,
B => WREG_5);
\R.E.CTRL.RD_RNIR5N3Q[6]\: NOR3C port map (
Y => WREG_1_0,
A => WREG_1_2_0,
B => WREG_1_1_0,
C => WREG_1_6_0);
\R.W.S.ET_RNI2LT2V1\: OR3 port map (
Y => UN98_DBGM,
A => UN60_DBGM,
B => UN89_DBGM,
C => UN98_DBGM_1);
\R.M.Y_RNO[23]\: AO1 port map (
Y => Y_2(23),
A => LOGICOUT(23),
B => Y14_0,
C => Y_IV_2(23));
\R.M.Y_RNO[20]\: AO1 port map (
Y => Y_2(20),
A => LOGICOUT(20),
B => Y14_0,
C => Y_IV_2(20));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I269_UN1_Y\: NOR3C port map (
Y => I269_UN1_Y,
A => N645,
B => N661,
C => N676);
\R.A.CTRL.RD_RNIO49CM[5]\: OR3 port map (
Y => RD_NE,
A => RD_NE_1,
B => RD_NE_0,
C => RD_NE_5);
\R.M.Y_RNO[3]\: OR3 port map (
Y => Y_2(3),
A => Y_IV_1(3),
B => Y_IV_0(3),
C => LOGICOUT_M(3));
\R.M.Y_RNO[2]\: OR3 port map (
Y => Y_2(2),
A => Y_IV_1(2),
B => Y_IV_0(2),
C => LOGICOUT_M(2));
\R.M.Y_RNO[4]\: AO1 port map (
Y => Y_2(4),
A => LOGICOUT(4),
B => Y14_0,
C => Y_IV_2(4));
\R.M.Y_RNO[21]\: AO1A port map (
Y => Y_2(21),
A => N_39,
B => Y14_0,
C => Y_IV_2(21));
\R.M.Y_RNO[10]\: AO1 port map (
Y => Y_2(10),
A => LOGICOUT(10),
B => Y14_0,
C => Y_IV_2(10));
\R.M.Y_RNO[15]\: AO1 port map (
Y => Y_2(15),
A => LOGICOUT(15),
B => Y14_0,
C => Y_IV_2(15));
\R.M.Y_RNO[27]\: AO1 port map (
Y => Y_0(27),
A => LOGICOUT(27),
B => Y14_0,
C => Y_IV_2(27));
\R.M.Y_RNO[5]\: OR3 port map (
Y => Y_2(5),
A => Y_IV_1(5),
B => Y_IV_0(5),
C => LOGICOUT_M(5));
\R.M.Y_RNO[12]\: OR3 port map (
Y => Y_3(12),
A => Y_IV_1(12),
B => Y_IV_0(12),
C => LOGICOUT_M(12));
\R.M.Y_RNO[26]\: OR3 port map (
Y => Y_3(26),
A => Y_IV_1(26),
B => Y_IV_0(26),
C => LOGICOUT_M(26));
\R.M.Y_RNO[29]\: OR3 port map (
Y => Y_3(29),
A => Y_IV_1(29),
B => Y_IV_0(29),
C => LOGICOUT_M(29));
\R.M.Y_RNO[8]\: AO1 port map (
Y => Y_0(8),
A => LOGICOUT(8),
B => Y14_0,
C => Y_IV_2(8));
\R.M.Y_RNO[6]\: OR3 port map (
Y => Y_2(6),
A => Y_IV_1(6),
B => Y_IV_0(6),
C => LOGICOUT_M(6));
\R.M.Y_RNO[9]\: OR3 port map (
Y => Y_3(9),
A => Y_IV_1(9),
B => Y_IV_0(9),
C => LOGICOUT_M(9));
\R.M.Y_RNO[19]\: OR3 port map (
Y => Y_3(19),
A => Y_IV_1(19),
B => Y_IV_0(19),
C => LOGICOUT_M(19));
\R.M.Y_RNO[13]\: AO1 port map (
Y => Y_0(13),
A => LOGICOUT(13),
B => Y14_0,
C => Y_IV_2(13));
\R.M.Y_RNO[7]\: AO1 port map (
Y => Y_3(7),
A => LOGICOUT(7),
B => Y14_0,
C => Y_IV_2(7));
\R.M.Y_RNO[25]\: OR3 port map (
Y => Y_2(25),
A => Y_IV_1(25),
B => Y_IV_0(25),
C => LOGICOUT_M(25));
\R.M.Y_RNO[24]\: OR3 port map (
Y => Y_2(24),
A => Y_IV_1(24),
B => Y_IV_0(24),
C => LOGICOUT_M(24));
\R.M.Y_RNO[28]\: AO1 port map (
Y => Y_0(28),
A => LOGICOUT(28),
B => Y14_0,
C => Y_IV_0_2(28));
\R.M.Y_RNO[17]\: OR3 port map (
Y => Y_3(17),
A => Y_IV_1(17),
B => Y_IV_0(17),
C => LOGICOUT_M(17));
\R.M.Y_RNO[18]\: OR3 port map (
Y => Y_3(18),
A => Y_IV_1(18),
B => Y_IV_0(18),
C => LOGICOUT_M(18));
\R.M.Y_RNO[14]\: OR3 port map (
Y => Y_2(14),
A => Y_IV_1(14),
B => Y_IV_0(14),
C => LOGICOUT_M(14));
\R.M.Y_RNO[16]\: OR3 port map (
Y => Y_2(16),
A => Y_IV_1(16),
B => Y_IV_0(16),
C => LOGICOUT_M(16));
\R.E.OP1_RNI26R4O[17]\: OR3 port map (
Y => edata2_0_iv(17),
A => BPDATA_I_M(17),
B => EDATA2_0_IV_0(17),
C => BPDATA_I_M_1(1));
\R.E.OP1_RNINQQ4O[16]\: OR3 port map (
Y => edata2_0_iv(16),
A => BPDATA_I_M(16),
B => EDATA2_0_IV_0(16),
C => BPDATA_I_M_1(0));
\R.E.OP1_RNI4E15O[20]\: AO1A port map (
Y => edata2_0_iv(20),
A => BPDATA(4),
B => N_5728_1,
C => EDATA2_0_IV_1(20));
\R.E.OP1_RNIOSR4O[19]\: OR3 port map (
Y => edata2_0_iv(19),
A => BPDATA_I_M(19),
B => EDATA2_0_IV_0(19),
C => BPDATA_I_M_1(3));
\R.E.OP1_RNIDHR4O[18]\: OR3 port map (
Y => edata2_0_iv(18),
A => BPDATA_I_M(18),
B => EDATA2_0_IV_0(18),
C => BPDATA_I_M_1(2));
\R.E.OP1_RNI5G25O[23]\: OR3 port map (
Y => edata2_0_iv(23),
A => BPDATA_I_M(23),
B => EDATA2_0_IV_0(23),
C => BPDATA_I_M_1(7));
\R.E.OP1_RNIQ425O[22]\: OR3 port map (
Y => edata2_0_iv(22),
A => BPDATA_I_M(22),
B => EDATA2_0_IV_0(22),
C => BPDATA_I_M_1(6));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I272_UN1_Y\: NOR2B port map (
Y => I272_UN1_Y,
A => ADD_33X33_FAST_I272_UN1_Y_0,
B => N651);
\UN7_CADDR.ADD_30X30_SLOW_I1_S\: XOR3 port map (
Y => UN7_CADDR(1),
A => BADDR_2(3),
B => DPC(3),
C => I0_UN1_CO1);
\R.E.MULSTEP_RNIBFC7I\: OR2 port map (
Y => Y(0),
A => Y_IV_2(0),
B => LOGICOUT_M(0));
\R.M.Y_RNO[31]\: OR3 port map (
Y => Y_2(31),
A => Y_IV_1(31),
B => Y_IV_0(31),
C => LOGICOUT_M(31));
\R.M.Y_RNO[11]\: AO1A port map (
Y => Y_2(11),
A => N_37,
B => Y14_0,
C => Y_IV_2(11));
\R.D.INST_0_RNIOSH5B[15]\: NOR3A port map (
Y => RS1,
A => RS1_2,
B => DE_RADDR1_4(1),
C => DE_RADDR1_4(2));
\R.E.BP_RNIL1O68\: NOR2A port map (
Y => EX_BPMISS_1,
A => EX_BPMISS_1_0,
B => BRANCH);
\R.E.OP1_RNI5UPQ01[31]\: OR3 port map (
Y => edata2_iv(31),
A => BPDATA_I_M(31),
B => BPDATA_I_M_2(7),
C => EDATA2_IV_1(31));
\R.E.OP1_RNI6PJQ01[29]\: OR3 port map (
Y => edata2_iv(29),
A => EDATA2_IV_0(29),
B => BPDATA_I_M_0(13),
C => EDATA2_IV_2(29));
\R.E.OP1_RNI8QIQ01[27]\: OR3 port map (
Y => edata2_iv(27),
A => BPDATA_I_M(27),
B => BPDATA_I_M_2(3),
C => EDATA2_IV_1(27));
\R.E.OP1_RNIPAIQ01[26]\: OR3 port map (
Y => edata2_iv(26),
A => EDATA2_IV_0(26),
B => BPDATA_I_M_0(10),
C => EDATA2_IV_2(26));
\R.E.OP1_RNIE27K11[24]\: OR3 port map (
Y => edata2_iv(24),
A => EDATA2_IV_0(24),
B => BPDATA_I_M_0(8),
C => EDATA2_IV_2(24));
\R.E.OP1_RNITH7K11[25]\: OR3 port map (
Y => edata2_iv(25),
A => EDATA2_IV_0(25),
B => BPDATA_I_M_0(9),
C => EDATA2_IV_2(25));
\R.E.OP1_RNIN9JQ01[28]\: OR3 port map (
Y => edata2_iv(28),
A => EDATA2_IV_0(28),
B => BPDATA_I_M_0(12),
C => EDATA2_IV_2(28));
\R.E.OP1_RNIMEPQ01[30]\: OR3 port map (
Y => edata2_iv(30),
A => EDATA2_IV_0(30),
B => BPDATA_I_M_0(14),
C => EDATA2_IV_2(30));
\R.A.BP_RNIB3LJA\: NOR2A port map (
Y => RA_BPMISS_1,
A => RA_BPMISS_1_1,
B => BRANCH_0);
\R.M.Y_RNO[30]\: OR3 port map (
Y => Y_2(30),
A => Y_IV_1(30),
B => Y_IV_0(30),
C => LOGICOUT_M(30));
\R.M.Y_RNO[22]\: OR3 port map (
Y => Y_2(22),
A => Y_IV_0_1(22),
B => Y_IV_0_0(22),
C => N_80);
\R.M.Y_RNO[1]\: OR3 port map (
Y => Y_2(1),
A => Y_IV_1(1),
B => Y_IV_0(1),
C => LOGICOUT_M(1));
\R.E.CTRL.WICC_RNIQ6ABC\: NOR3B port map (
Y => N_69,
A => UN3_OP,
B => WICC,
C => N_39);
NPC_1_SQMUXA_1_0_1_RNI57TC6: NOR3C port map (
Y => WIM_1_SQMUXA_0,
A => ANNUL_ALL13_160,
B => DATA_2_SQMUXA_1,
C => WIM_1_SQMUXA_1);
\IR.ADDR_RNIMPDS61[6]\: OR3 port map (
Y => data_6,
A => DATA_0_IV_4(6),
B => ADDR_M_0(6),
C => DATA_0_IV_8(6));
\COMB.DIAGREAD.DATA_0_IV_2_RNI2GCRV[7]\: OR3 port map (
Y => data_7,
A => DATA_0_IV_6(7),
B => DATA_0_IV_5(7),
C => DATA_0_IV_7(7));
\R.W.S.PIL_RNI9KI501[1]\: OR3 port map (
Y => data_9,
A => DATA_0_IV_4(9),
B => DATA_0_IV_3(9),
C => DATA_0_IV_5(9));
\IR.ADDR_RNI0BI501[8]\: OR3 port map (
Y => data_8,
A => ADDR_M_0(8),
B => TT_M_1(4),
C => DATA_0_IV_6(8));
\COMB.DIAGREAD.DATA_0_IV_5_RNIME08P[11]\: OR3 port map (
Y => data_11,
A => DATA_0_IV_4(11),
B => DATA_0_IV_3(11),
C => DATA_0_IV_5(11));
\R.W.S.Y_RNISF9QV[10]\: OR3 port map (
Y => data_10,
A => DATA_0_IV_4(10),
B => DATA_0_IV_3(10),
C => DATA_0_IV_5(10));
\R.F.PC_RNINUSPO[15]\: OR3 port map (
Y => data_15,
A => DATA_0_IV_2(15),
B => ADDR_M_0(15),
C => DATA_0_IV_3(15));
\R.F.PC_RNI8420S[13]\: OR3 port map (
Y => data_13,
A => DATA_0_IV_3(13),
B => ADDR_M_0(13),
C => DATA_0_IV_4(13));
\R.W.S.TBA_RNIU5TPO[4]\: OR3 port map (
Y => data_16,
A => TBA_M_0(4),
B => DATA_0_IV_1(16),
C => DATA_0_IV_4(16));
\R.W.S.TT_RNIT72I31[0]\: OR3 port map (
Y => data_4,
A => DATA_0_IV_5(4),
B => DATA_0_IV_4(4),
C => DATA_0_IV_6(4));
\IR.ADDR_RNIKODD31[2]\: OR3 port map (
Y => data_2,
A => DATA_0_IV_5(2),
B => ADDR_M_0(2),
C => DATA_0_IV_6(2));
\R.F.PC_RNIU254S[28]\: OR3 port map (
Y => data_28,
A => DATA_0_IV_3(28),
B => ADDR_M_0(28),
C => DATA_0_IV_4(28));
\COMB.DIAGREAD.DATA_0_IV_4_RNIE8OEH[3]\: OR3 port map (
Y => data_3,
A => DATA_0_IV_3(3),
B => ADDR_M_0(3),
C => DATA_0_IV_4(3));
\R.M.DCI.ENADDR_RNI1CD05_1\: NOR2B port map (
Y => MRESULT2_1_SQMUXA,
A => MRESULT2_1_SQMUXA_0,
B => MRESULT2_1_SQMUXA_2);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I292_Y\: XOR2 port map (
Y => EADDRESS(1),
A => ADD_33X33_FAST_I292_Y_0,
B => N552);
\DSUR.ERR_RNO_1\: AOI1B port map (
Y => ERR_4,
A => UN88_DBGM,
B => dbreak,
C => ERR_4_0);
\R.E.ALUOP_RNIG2RDA[0]\: OR3 port map (
Y => N_39,
A => N_88,
B => LOGICOUT_5_0_I_1(21),
C => LOGICOUT_5_0_I_2(21));
\R.A.CTRL.INST_RNICA6T81[30]\: OR3 port map (
Y => ALUOP(0),
A => ALUOP_0_1_4,
B => ALUADD_11_SQMUXA,
C => ALUOP_6_SQMUXA);
\R.E.ALUOP_RNO[1]\: OR3 port map (
Y => ALUOP_1(1),
A => ALUOP_5_SQMUXA,
B => ALUOP_1_1_3,
C => ALUOP_6_SQMUXA);
\R.W.S.Y_RNIF53GS[0]\: OR3 port map (
Y => data_0_d0,
A => DATA_0_IV_3(0),
B => Y_M_0_0(0),
C => DATA_0_IV_4(0));
\R.W.S.Y_RNIMC3GS[1]\: OR3 port map (
Y => data_1,
A => DATA_0_IV_3(1),
B => Y_M_0_1(1),
C => DATA_0_IV_4(1));
\R.M.DCI.ENADDR_RNI1CD05\: NOR2B port map (
Y => MRESULT2_0_SQMUXA,
A => MRESULT2_0_SQMUXA_0,
B => MRESULT2_1_SQMUXA_2);
\R.E.ALUOP_RNIODP5A[0]\: OR3 port map (
Y => N_37,
A => N_82,
B => LOGICOUT_5_0_I_1(11),
C => LOGICOUT_5_0_I_2(11));
\R.E.ALUOP_RNI0TN2F[0]\: OR2 port map (
Y => N_18,
A => LOGICOUT_5_0_I_3(0),
B => LOGICOUT_5_0_I_2(0));
\R.X.MEXC_RNIEFH811\: NOR3B port map (
Y => UN60_DBGM,
A => UN60_DBGM_1,
B => UN60_DBGM_3,
C => UN72_DBGM);
\R.X.NPC_RNIOO311_2[1]\: NOR2B port map (
Y => ADDR_1_SQMUXA,
A => ADDR_1_SQMUXA_0,
B => ADDR_2_SQMUXA_2);
\R.X.NPC_RNIOO311_0[1]\: NOR2B port map (
Y => ADDR_2_SQMUXA,
A => ADDR_2_SQMUXA_0,
B => ADDR_2_SQMUXA_2);
\R.M.DCI.SIZE_RNO[0]\: NOR3A port map (
Y => SIZE(0),
A => SIZE_M_1(0),
B => N_5785,
C => DSUEN_0_SQMUXA);
NPC_1_SQMUXA_1_0_RNI57TC6_0: NOR2B port map (
Y => DWT_1_SQMUXA,
A => DWT_1_SQMUXA_0,
B => WIM_1_SQMUXA_1);
\R.E.ALUOP_RNIB58J8[0]\: OR2 port map (
Y => N_9128,
A => LOGICOUT_5_0_I_1(22),
B => N_9150);
\R.E.ALUSEL_RNO[1]\: NOR3 port map (
Y => N_5806,
A => N_5831,
B => N_5830,
C => ALUSEL_I_1(1));
\COMB.LOGIC_OP.LOGICOUT_5_0_I_A5_RNIE4K7A[1]\: OR3 port map (
Y => N_32,
A => N_9141,
B => LOGICOUT_5_0_I_0(1),
C => N_9143);
\R.A.CTRL.INST_RNILSE9O[6]\: OR2 port map (
Y => UN1_ILLEGAL_INST33,
A => UN1_ILLEGAL_INST33_0,
B => UN1_ILLEGAL_INST33_1);
\R.X.CTRL.TRAP_RNIUI7I4\: AO1A port map (
Y => N_6308,
A => UN70_PWRD,
B => ANNUL_ALL_4_I_A4_1_0,
C => ANNUL_ALL_4_I_0);
\R.M.DCI.SIZE_RNO[1]\: OR3A port map (
Y => SIZE_I_M(1),
A => SIZE_I_M_1(1),
B => N_5789,
C => DSUEN_0_SQMUXA);
\R.M.DCI.DSUEN_RNO\: NOR3B port map (
Y => DSUEN_0,
A => UN371_DBGUNIT,
B => DSUEN_0_SQMUXA,
C => CRDY_135);
WR_1_SQMUXA_2_0_RNI9GE54: NOR2B port map (
Y => WR_1_SQMUXA,
A => WR_1_SQMUXA_3,
B => UN147_DBGUNIT);
\R.A.CTRL.INST_RNIRJKEE[13]\: OA1 port map (
Y => INST_M(13),
A => ILLEGAL_INST35,
B => ILLEGAL_INST34,
C => INST_M_0(13));
\R.E.CTRL.INST_RNIKFP06[22]\: NOR3C port map (
Y => N_99,
A => ICCO_1_A2_2(1),
B => ICCO_1_A2_1(1),
C => N_46);
\R.X.RESULT_RNIOEP9F[6]\: NOR2B port map (
Y => UN93_DBGM,
A => UN93_DBGM_6,
B => UN93_DBGM_5);
\R.E.CTRL.INST_RNI1IBM2_0[21]\: NOR3C port map (
Y => ALURESULT_12_SQMUXA,
A => ALURESULT_12_SQMUXA_2,
B => ALURESULT_12_SQMUXA_1,
C => ALURESULT_12_SQMUXA_5);
\R.A.BP_RNI683M4\: NOR2B port map (
Y => UN5_LDLOCK,
A => UN5_LDLOCK_0,
B => UN8_OP);
\R.A.TICC_RNO\: NOR3C port map (
Y => TICC_EXCEPTION,
A => ICC_CHECK5,
B => JMPL_0_0,
C => BRANCH_2);
\R.A.CTRL.INST_RNI8401E[30]\: OR3 port map (
Y => INVOP2,
A => SHCNT_1_SQMUXA,
B => CIN_0_SQMUXA,
C => AOP2_1_SQMUXA);
\R.A.CTRL.WREG_RNO_1\: OR3 port map (
Y => UN1_WRITE_REG31_1_3,
A => UN1_WRITE_REG31_1_3_2,
B => WRITE_REG_1_SQMUXA,
C => UN19_RD);
\R.X.MEXC_RNI70Q9D\: NOR3C port map (
Y => UN88_DBGM,
A => UN88_DBGM_1,
B => UN88_DBGM_3,
C => UN88_DBGM_2);
\R.A.CTRL.INST_RNI3976I[30]\: AO1 port map (
Y => FP_DISABLED_4,
A => CIN15,
B => FP_DISABLED_4_1_TZ,
C => FP_DISABLED_4_0_1_0);
\R.A.CTRL.INST_RNIKB97D[20]\: NOR3C port map (
Y => ALUOP_6_SQMUXA,
A => ALUOP_5_SQMUXA_1_5,
B => ALUOP_5_SQMUXA_1_6,
C => ALUOP_6_SQMUXA_0);
\R.E.ALUOP_RNO_0[1]\: NOR3C port map (
Y => ALUOP_5_SQMUXA,
A => ALUOP_5_SQMUXA_1_5,
B => ALUOP_5_SQMUXA_1_6,
C => ALUOP_5_SQMUXA_0);
\R.A.CTRL.INST_RNISOM5C[30]\: AO1 port map (
Y => CP_DISABLED_4,
A => CIN15,
B => CP_DISABLED_4_1_TZ,
C => CP_DISABLED_4_0_1_0);
NPC_1_SQMUXA_1_0_1_RNIBLL23: NOR2B port map (
Y => WIM_1_SQMUXA_1,
A => NPC_1_SQMUXA_1_0_1,
B => UN147_DBGUNIT);
\R.D.INST_0_0_0_RNIADMO8[21]\: OR3 port map (
Y => UN1_ICC_CHECK5,
A => UN1_ICC_CHECK5_1,
B => IMM9,
C => ICC_CHECK5);
\R.A.NOBP_RNO_0\: OR3 port map (
Y => UN1_CALL_HOLD4_3,
A => NOBP_0_SQMUXA,
B => CALL_HOLD4,
C => NOBP_0_SQMUXA_1);
\R.X.MEXC_RNIVBHN9\: NOR3B port map (
Y => UN76_DBGM,
A => UN76_DBGM_0,
B => UN76_DBGM_1,
C => XC_VECTT_1(5));
\R.E.CTRL.INST_RNI1IBM2[23]\: NOR3C port map (
Y => ALURESULT_11_SQMUXA,
A => ALURESULT_11_SQMUXA_4,
B => ALURESULT_11_SQMUXA_0,
C => ALURESULT_12_SQMUXA_5);
\R.E.CTRL.INST_RNIDLBP4[19]\: OR3 port map (
Y => N_46,
A => OP1_RNIBEL61(0),
B => OP1_RNIDGL61(1),
C => N_45);
\R.D.INST_0_RNIMJGH4[26]\: NOR2A port map (
Y => UN19_RD,
A => UN19_RD_2,
B => NN_20);
\R.A.CTRL.INST_RNI31JJH[30]\: OR3 port map (
Y => ALUOP(2),
A => ALUOP_2_1_2,
B => CP_DISABLED_6_SQMUXA_1,
C => ALUOP_2_1_4);
\R.X.MEXC_RNIIF7P7\: NOR3A port map (
Y => UN72_DBGM,
A => UN72_DBGM_0,
B => XC_VECTT_1(5),
C => XC_VECTT_1(3));
\R.E.ALUOP_RNI6R7E1_0[0]\: NOR2B port map (
Y => ALURESULT_7_SQMUXA,
A => ALURESULT_7_SQMUXA_0,
B => LOGICOUT21_1);
\R.E.CTRL.INST_RNI3UQ12_1[14]\: NOR3B port map (
Y => ALURESULT_10_SQMUXA,
A => ALURESULT_9_SQMUXA_1,
B => LOGICOUT20,
C => MISCOUT73);
\R.F.PC_RNO_8[9]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_4_M(9),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(5));
\R.F.PC_RNO_12[7]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_4_M(7),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(3));
\R.F.PC_RNO_11[6]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_4_M(6),
A => XC_TRAP_ADDRESS_4_M_0(5),
B => XC_VECTT_1(2));
DATA_8_SQMUXA_Z10036: NOR3C port map (
Y => DATA_8_SQMUXA,
A => DATA_8_SQMUXA_1,
B => UN164_DBGUNIT,
C => UN498_DBGUNIT);
\RP.PWD_RNIGCAG1\: OA1 port map (
Y => UN70_PWRD,
A => PWD_142,
B => UN61_PWRD,
C => UN70_PWRD_0);
\R.A.CTRL.INST_RNIE5EQ3[29]\: NOR3B port map (
Y => PRIVILEGED_INST_0_SQMUXA,
A => INST(29),
B => ILLEGAL_INST13,
C => UN7_RD);
\R.A.CTRL.INST_RNIUJ2I5[13]\: NOR2B port map (
Y => ILLEGAL_INST_4_M,
A => ILLEGAL_INST_4_M_0,
B => ILLEGAL_INST33);
\R.A.CTRL.INST_RNIGS2P2[20]\: OA1 port map (
Y => N_5830,
A => FP_DISABLED4,
B => N_5826,
C => ALUSEL_I_A3_0(0));
\R.E.CTRL.INST_RNIPHRK1_0[22]\: NOR2B port map (
Y => JUMP,
A => JUMP_2,
B => JUMP_1);
\COMB.LOCK_GEN.LDCHECK1_5_I_A6_RNID3N45\: NOR3B port map (
Y => LDCHECK1,
A => LDCHECK1_1,
B => LDCHECK1_2,
C => N_5764);
\R.E.ALUOP_RNIJFIC3[0]\: NOR3C port map (
Y => N_60,
A => OP2_RNIEON21(0),
B => ALUOP_1(0),
C => N_55_I);
\R.A.CTRL.INST_0_RNIEHJ18[24]\: OR2 port map (
Y => CIN5,
A => CIN5_1,
B => CIN5_0);
\R.D.INST_0_RNIT8G93[24]\: OA1 port map (
Y => DE_FINS_HOLD_1,
A => LDCHECK1_5_SQMUXA,
B => FINS_0_SQMUXA,
C => DE_FINS_HOLD_1_0);
\R.X.CTRL.WREG_RNIBEQJ7_0\: NOR3C port map (
Y => BPDATA6,
A => BPDATA6_7,
B => BPDATA6_6,
C => BPDATA6_10);
\R.E.ALUSEL_RNO_3[0]\: NOR3B port map (
Y => N_5820,
A => N_5820_1,
B => CP_DISABLED_11_SQMUXA_3,
C => INST(23));
\DSUR.CRDY_RNO[1]\: NOR2A port map (
Y => CRDY_RNO(1),
A => CRDY_0_3(1),
B => N_137);
\R.M.CTRL.CNT_RNIV152F[0]\: NOR2B port map (
Y => TRAP_1_SQMUXA,
A => TRAP_1_SQMUXA_1_0,
B => UN1_TRAP_0_SQMUXA_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I291_Y\: XOR3 port map (
Y => EADDRESS(0),
A => OP1_RNIBEL61(0),
B => ALUCIN,
C => OP2_RNIEON21(0));
\R.A.CTRL.CNT_RNII3LV2[1]\: OA1 port map (
Y => N_5827,
A => ILLEGAL_INST13_4,
B => N_5825,
C => ALUSEL_I_A2_3_0(0));
DATA_1_SQMUXA_Z10052: NOR2B port map (
Y => DATA_1_SQMUXA,
A => DATA_1_SQMUXA_0,
B => UN491_DBGUNIT);
DATA_0_SQMUXA_Z10053: NOR2B port map (
Y => DATA_0_SQMUXA,
A => DATA_0_SQMUXA_0,
B => UN491_DBGUNIT);
\R.E.ALUOP_0_RNII7482[0]\: NOR3C port map (
Y => N_9149,
A => OP2_RNI7BKQ(22),
B => ALUOP_0(0),
C => N_60_I);
\DSUR.CRDY_RNO_0[2]\: NOR3B port map (
Y => CRDY_4_M(2),
A => CRDY_4_M_1(2),
B => N_137,
C => UN572_DBGUNIT);
\R.W.S.ET_RNIHG083\: NOR3C port map (
Y => ET_RNIHG083,
A => IPEND_0_A3_1,
B => ET,
C => UN5_IRL);
\R.E.ALUOP_RNIOFR03[0]\: NOR3B port map (
Y => N_9144,
A => N_108,
B => OP1_RNIDGL61(1),
C => OP2_RNIGQN21(1));
\R.D.INST_0_RNIBHEH2[23]\: NOR3C port map (
Y => ICC_CHECK_BP,
A => UN19_INST,
B => ICC_CHECK_BP_0,
C => CALL_HOLD5_0);
\R.E.ALUSEL_RNO_1[1]\: NOR3C port map (
Y => N_5823,
A => FP_DISABLED14_0,
B => N_5823_1,
C => FP_DISABLED4);
\R.D.INST_0_RNIDNSF1[19]\: NOR2B port map (
Y => ICC_CHECK5,
A => ICC_CHECK5_0,
B => ICC_CHECK5_4);
\R.D.INST_0_RNI7OCO2[20]\: NOR2B port map (
Y => RETT_INST,
A => JMPL_0_0,
B => UN3_OP_1);
\R.X.INTACK_RNO\: NOR3C port map (
Y => INTACK,
A => INTACK_1,
B => INTACK_0,
C => INTACK6);
\R.A.CTRL.INST_RNIKBO22_3[21]\: NOR3C port map (
Y => ILLEGAL_INST35,
A => N_5820_1,
B => N_5827_1,
C => FP_DISABLED3_1);
\R.E.CTRL.INST_RNI3UQ12[14]\: NOR3C port map (
Y => ALURESULT_9_SQMUXA,
A => ALURESULT_9_SQMUXA_1,
B => MISCOUT73,
C => LOGICOUT20);
\R.A.CTRL.WICC_RNO_0\: OR3 port map (
Y => WICC_1_2,
A => N_5556,
B => N_5559,
C => WICC_1_0_0);
\R.A.ET_RNIM0RP2\: NOR3C port map (
Y => ET_M_0,
A => FP_DISABLED14_0,
B => ET_0,
C => ILLEGAL_INST11);
\R.E.ALUSEL_RNO_2[1]\: NOR3C port map (
Y => N_5822,
A => N_5822_1,
B => N_5822_2,
C => ALUSEL_I_A5_0_1(1));
\R.E.ALUSEL_RNO_5[0]\: NOR3C port map (
Y => N_5818,
A => N_5822_1,
B => N_5822_2,
C => ALUSEL_I_A5_0_0(0));
\R.E.ALUSEL_RNIVL371[0]\: NOR2B port map (
Y => MISCOUT_11_SQMUXA,
A => MISCOUT_11_SQMUXA_0,
B => N_108);
\R.D.CNT_RNIEC0I1[1]\: NOR3C port map (
Y => LDCHECK2_2_SQMUXA_1,
A => LDCHECK2_2_SQMUXA_1_1,
B => LDCHECK2_2_SQMUXA_1_2,
C => CALL_HOLD7);
\R.A.CTRL.INST_RNIKBO22_1[24]\: NOR3C port map (
Y => ALUSEL4,
A => N_5820_1,
B => ALUSEL4_1,
C => ALUSEL4_3);
\R.X.NPC_RNI2EGE_0[2]\: NOR3A port map (
Y => N_5359,
A => NPC(1),
B => NPC(2),
C => NPC_0(0));
\R.A.CTRL.INST_RNIKBO22_1[21]\: NOR3C port map (
Y => INST_12,
A => INST_9_3,
B => ILLEGAL_INST16_1,
C => N_5820_1);
\R.A.CTRL.INST_RNIDP2P2_1[30]\: NOR2B port map (
Y => ALUADD_13_SQMUXA,
A => ALUADD_13_SQMUXA_2,
B => FP_DISABLED14);
\R.D.CNT_RNINCMN[0]\: OR3B port map (
Y => LDCHKRA,
A => CALL_HOLD10,
B => CALL_HOLD7,
C => UN49_CASAEN);
\R.D.INST_0_RNIFH0F1[21]\: NOR3C port map (
Y => HOLD_PC_0_SQMUXA_1,
A => UN4_OP3,
B => UN49_CASAEN,
C => CALL_HOLD7);
\R.A.CTRL.INST_RNIKBO22_2[24]\: NOR3C port map (
Y => ALUSEL18,
A => N_5822_1,
B => ALUSEL4_1,
C => ALUSEL4_3);
\R.E.CTRL.INST_RNIDQGK1[22]\: NOR3C port map (
Y => UN3_OP,
A => UN3_OP_0,
B => UN3_NOTAG,
C => JUMP_2);
\R.A.CTRL.INST_RNI64KN1[24]\: NOR2B port map (
Y => CIN7,
A => CIN7_0,
B => N_5820_1);
\R.A.CTRL.INST_RNIKBO22[21]\: NOR3C port map (
Y => INST_13,
A => ALUADD_7_SQMUXA_2,
B => INST_13_0,
C => INST_7_3);
\R.E.CTRL.INST_RNICPHL1[19]\: NOR3C port map (
Y => ALURESULT_12_SQMUXA_5,
A => ALURESULT_9_SQMUXA_1,
B => NN_4,
C => MISCOUT149);
\R.X.RSTATE_0_RNIFFSD1[1]\: NOR3C port map (
Y => N_6701,
A => N_6699,
B => RSTATE_0(1),
C => rst);
\R.A.CTRL.INST_RNIKBO22[24]\: NOR2B port map (
Y => INST_22,
A => INST_22_0,
B => INST_23_4);
\R.A.CTRL.INST_0_RNI3D1U1_0[24]\: NOR3C port map (
Y => ILLEGAL_INST37,
A => CP_DISABLED_11_SQMUXA_1,
B => ILLEGAL_INST37_2,
C => ALUSEL4_3);
\R.M.RESULT_RNILB1LD[0]\: AO1A port map (
Y => UN1_TRAP_0_SQMUXA_1,
A => RESULT_1,
B => TRAP53,
C => UN1_TRAP_0_SQMUXA_1_0);
\R.A.CTRL.INST_0_RNI3D1U1[24]\: NOR3C port map (
Y => INST_17,
A => CIN6_2,
B => INST_17_0,
C => ALUSEL4_3);
DATA_5_SQMUXA_Z10087: NOR3B port map (
Y => DATA_5_SQMUXA,
A => DATA_5_SQMUXA_0,
B => DATA_9_SQMUXA_1_0,
C => daddr(5));
\R.A.CTRL.INST_RNIKBO22_4[24]\: NOR3C port map (
Y => INST_6,
A => N_5820_1,
B => N_5822_2,
C => INST_7_3);
\R.A.CTRL.INST_RNIKBO22_2[19]\: NOR3C port map (
Y => ILLEGAL_INST11,
A => CIN6_2,
B => ILLEGAL_INST11_1,
C => FP_DISABLED3_1);
\R.A.CTRL.INST_RNIVHUD2[24]\: NOR3C port map (
Y => ALUADD_7_SQMUXA,
A => ALUADD_7_SQMUXA_0,
B => ALUADD_7_SQMUXA_1,
C => FP_DISABLED14_0);
\R.E.ALUOP_RNO_5[1]\: NOR3C port map (
Y => ALUADD_8_SQMUXA,
A => N_5822_2,
B => ALUADD_8_SQMUXA_0,
C => FP_DISABLED14_0);
\R.A.CTRL.INST_RNIKBO22_5[24]\: NOR2B port map (
Y => INST_7,
A => INST_7_1,
B => INST_7_3);
\R.A.CTRL.INST_RNIKBO22_2[21]\: NOR3C port map (
Y => INST_9,
A => N_5822_1,
B => ILLEGAL_INST16_1,
C => INST_9_3);
\R.M.DCI.LOCK_RNO\: NOR3C port map (
Y => LOCK,
A => LOCK_1,
B => N_5486_3,
C => N_59);
\R.A.CTRL.INST_RNI34NN1[22]\: NOR3B port map (
Y => CP_DISABLED_1_SQMUXA,
A => FP_DISABLED13,
B => FP_DISABLED3_1,
C => INST(22));
\R.A.CTRL.INST_RNIKBO22[19]\: NOR3C port map (
Y => INST_5,
A => CP_DISABLED_11_SQMUXA_1,
B => ILLEGAL_INST38_3,
C => INST_7_3);
\R.X.CTRL.INST_RNIIM4B[27]\: NOR3C port map (
Y => Y_0_SQMUXA_0,
A => UN61_PWRD_1_0,
B => UN61_PWRD_1_1,
C => Y_0_SQMUXA_3);
\R.D.INST_0_RNIEK9M1[19]\: NOR3C port map (
Y => ICC_CHECK11,
A => LDCHECK2_2_SQMUXA_1_2,
B => WY_2_1,
C => UN3_OP_3);
\R.A.CTRL.WICC_RNO_1\: NOR3B port map (
Y => N_5556,
A => WICC_1_0_A5_0,
B => N_5556_1,
C => INST_0_2_1);
\R.D.INST_0_1_0_RNIDNSF1[21]\: NOR3C port map (
Y => ICC_CHECK8,
A => N_5556_1,
B => UN5_OP_1,
C => N_5559_1);
\R.D.INST_0_RNIDNSF1_0[19]\: NOR3C port map (
Y => ICC_CHECK6,
A => N_5766_2,
B => UN7_OP_3,
C => N_5559_1);
\R.X.CTRL.INST_RNIIM4B_0[27]\: NOR3C port map (
Y => UN61_PWRD,
A => UN61_PWRD_1_0,
B => UN61_PWRD_1_1,
C => UN61_PWRD_3);
\R.A.CTRL.INST_RNIKBO22_1[19]\: NOR3C port map (
Y => INST_10,
A => CIN6_2,
B => INST_1_2,
C => INST_9_3);
\R.A.CTRL.INST_0_RNIG1UI1[24]\: NOR3B port map (
Y => ILLEGAL_INST15,
A => INST_0(24),
B => ILLEGAL_INST15_0,
C => INST(21));
\R.A.RSEL1_RNIL84C1[0]\: NOR3A port map (
Y => LDBP_1_SQMUXA,
A => LDBP_1_SQMUXA_0,
B => ALUADD_0_SQMUXA,
C => RSEL1(2));
\R.M.CTRL.WY_RNIGIMA_1\: NOR3 port map (
Y => WY_RNIGIMA_1,
A => WY_1,
B => WY,
C => WY_0);
\R.M.CTRL.WY_RNIGIMA\: NOR3A port map (
Y => WY_RNIGIMA,
A => WY_1,
B => WY,
C => WY_0);
\R.D.INST_0_1_0_RNIJRFV[21]\: NOR3A port map (
Y => RD_0_SQMUXA,
A => RD_0_SQMUXA_0,
B => INST_0_1(21),
C => INST_0(22));
\R.A.CTRL.INST_RNI10LN1[22]\: NOR3B port map (
Y => ILLEGAL_INST16,
A => ILLEGAL_INST16_1,
B => ALUSEL16_2,
C => INST(22));
\R.D.INST_0_0_0_RNI6VVH1[20]\: NOR3B port map (
Y => N_5767,
A => ICC_CHECK9_2,
B => LDCHECK1_5_I_A6_2_2,
C => INST_0_0(20));
DATA_4_SQMUXA_Z10111: NOR3C port map (
Y => DATA_4_SQMUXA,
A => DATA_4_SQMUXA_1_0,
B => DATA_5_SQMUXA_0,
C => UN164_DBGUNIT);
DATA_2_SQMUXA_1_Z10112: NOR3C port map (
Y => DATA_2_SQMUXA_1,
A => DATA_2_SQMUXA_1_1,
B => DATA_2_SQMUXA_1_0,
C => UN164_DBGUNIT);
\R.D.INST_0_RNINA5R[23]\: NOR3A port map (
Y => UN19_INST,
A => INST_0(23),
B => INST_0_0(24),
C => INST_0(22));
\R.D.INST_0_0_0_RNIAKCI1[21]\: NOR2B port map (
Y => ICC_CHECK10,
A => ICC_CHECK10_1,
B => N_5556_1);
\R.M.DCI.READ_RNO_1\: NOR3B port map (
Y => READ_1_SQMUXA,
A => READ2_0,
B => N_5486_3,
C => ANNUL_3);
\R.D.INST_0_0_0_RNIM2UO[21]\: NOR3B port map (
Y => UN4_OP,
A => INST_0_0(21),
B => UN47_CASAEN,
C => INST_0(22));
\R.X.CTRL.INST_RNIUR25_0[21]\: NOR3C port map (
Y => Y11,
A => FCNT_1_4,
B => Y10_3_0,
C => Y11_0);
\R.M.DCI.SIGNED_RNO\: NOR3C port map (
Y => SIGNED,
A => SIGNED_1,
B => N_5776_I,
C => N_5486_3);
DATA_0_SQMUXA_1_Z10119: NOR3C port map (
Y => DATA_0_SQMUXA_1,
A => DATA_8_SQMUXA_3,
B => DATA_4_SQMUXA_1_0,
C => UN164_DBGUNIT);
\R.M.CTRL.INST_RNI8C796[22]\: OR3 port map (
Y => TRAP53,
A => NN_159,
B => NN_160,
C => INST_2_1);
\R.A.CTRL.INST_0_RNIM6TI1_0[24]\: NOR2B port map (
Y => INST_20,
A => INST_20_0,
B => N_5823_1);
\R.A.CTRL.INST_0_RNIM6TI1[24]\: NOR3B port map (
Y => INST_21,
A => ALUADD_13_SQMUXA_3,
B => ALUOP_6_SQMUXA_2,
C => INST_0(24));
\R.E.ALUOP_RNIQ8531[0]\: NOR3B port map (
Y => LOGICOUT20,
A => ALUOP_1(0),
B => ALUOP_1(2),
C => ALUOP(1));
\R.E.ALUOP_RNIQ8531_0[0]\: NOR3A port map (
Y => LOGICOUT19,
A => ALUOP(1),
B => ALUOP_1(0),
C => ALUOP_1(2));
\R.M.RESULT_RNIM32R2[2]\: NOR3B port map (
Y => TRAP_0_SQMUXA_3,
A => INST_1_0_1,
B => TRAP_0_SQMUXA_3_0,
C => NN_161);
\S.DWT_0_SQMUXA\: NOR2B port map (
Y => DWT_0_SQMUXA_1,
A => DWT_0_SQMUXA_0_0,
B => UN171_DBGUNIT);
\R.A.CTRL.INST_0_RNI2QP71[24]\: NOR3A port map (
Y => ILLEGAL_INST9,
A => ILLEGAL_INST9_1,
B => INST_0(24),
C => INST(21));
\R.X.CTRL.TT_RNIBMO51[0]\: NOR3C port map (
Y => NN_162,
A => TT_1,
B => NN_157,
C => TT_2);
\R.X.CTRL.INST_RNIUR25[19]\: NOR3C port map (
Y => Y6,
A => Y6_1,
B => FCNT_1_4,
C => Y6_3);
\R.A.CTRL.PV_RNIHH621\: NOR3B port map (
Y => EXC,
A => PV_8,
B => UN4_EXC,
C => ANNUL_2);
\R.X.DEBUG_RNINPPN\: OR2 port map (
Y => UN358_DBGUNIT,
A => UN358_DBGUNIT_1,
B => TSTOP_139);
\R.M.CTRL.INST_RNIHJ2I2[23]\: NOR3C port map (
Y => TRAP_0_SQMUXA_2,
A => TRAP_0_SQMUXA_2_1,
B => TRAP_0_SQMUXA_2_0,
C => TRAP_0_SQMUXA_2_2);
\R.M.CTRL.INST_RNISTFG2_0[23]\: NOR3C port map (
Y => TRAP26,
A => TRAP_0_SQMUXA_2_2,
B => TRAP26_0,
C => TRAP_0_SQMUXA_1_2);
\R.A.CTRL.INST_0_RNIPNLS_0[24]\: NOR3A port map (
Y => NN_156,
A => INST(23),
B => INST(22),
C => INST_0(24));
\R.M.CTRL.INST_RNISTFG2[23]\: NOR3C port map (
Y => INST_2_1,
A => INST_2_1_0,
B => INST_2_0,
C => INST_3_1);
\R.D.INST_0_0_0_RNIL5C51_0[19]\: NOR3A port map (
Y => N_5757,
A => INST_0_0(19),
B => INST_0_0(20),
C => INST_0(23));
\COMB.LOCK_GEN.LDCHECK1_5_I_O6_0_RNO\: NOR3A port map (
Y => N_5768,
A => INST_0(23),
B => INST_0(20),
C => INST_0(30));
\R.A.CTRL.INST_RNITRLS[30]\: NOR3B port map (
Y => N_5825,
A => INST_1(19),
B => INST(30),
C => INST_0(24));
\COMB.DIAGWR.UN171_DBGUNIT\: NOR2B port map (
Y => UN171_DBGUNIT,
A => UN171_DBGUNIT_1,
B => UN171_DBGUNIT_0);
\R.M.CTRL.INST_RNI2E232[24]\: NOR3B port map (
Y => NN_159,
A => INST_1_0_0,
B => INST_2_1_0,
C => NN_5);
\R.M.CTRL.INST_RNIA0LL1[22]\: NOR3A port map (
Y => NN_160,
A => INST_3_1,
B => NN_5,
C => INST_1(22));
\R.A.CTRL.CNT_RNI106D[0]\: NOR3B port map (
Y => N_5828,
A => INST(30),
B => N_5809,
C => CNT_1(0));
\R.M.CTRL.WICC_RNIIC2P\: NOR3A port map (
Y => WICC_1_0,
A => WICC_0,
B => WICC_2,
C => WICC);
\R.M.CTRL.WICC_RNIIC2P_0\: NOR3 port map (
Y => WICC_1,
A => WICC_0,
B => WICC_2,
C => WICC);
\R.A.CTRL.INST_RNI6CHC1[27]\: NOR3A port map (
Y => UN7_RD,
A => UN7_RD_0,
B => NN_21,
C => NN_22);
\DSUR.ASI_RNIU4M71_0[1]\: NOR3A port map (
Y => UN561_DBGUNIT,
A => ASI(3),
B => ASI(1),
C => ASI(4));
\DSUR.ASI_RNIU4M71[1]\: NOR3B port map (
Y => UN576_DBGUNIT,
A => ASI(1),
B => ASI(3),
C => ASI(4));
\R.E.CTRL.INST_RNIT2JJ[14]\: NOR3B port map (
Y => MISCOUT73,
A => NN_23,
B => NN_24,
C => NN_25);
\UN17_BADDR.ADD_30X30_SLOW_I29_Y\: AX1D port map (
Y => UN17_BADDR(29),
A => I28_UN5_CO1,
B => ADD_30X30_SLOW_I28_UN1_CO1_0,
C => ADD_30X30_SLOW_I29_Y_0_0);
\R.D.INST_0_RNIB8C82[21]\: OR3 port map (
Y => UN12_OP3,
A => UN8_OP3,
B => WRITE_REG_4_SQMUXA_1,
C => UN11_OP3);
\R.F.PC_RNO[26]\: AO1 port map (
Y => PC_1(26),
A => NN_26,
B => UN1_DE_BRANCH_1_0_0,
C => PC_1_IV_3(26));
\UN17_BADDR.ADD_30X30_SLOW_I24_S\: XOR3 port map (
Y => UN17_BADDR(24),
A => INST_0_0(21),
B => DPC(26),
C => N406);
\UN7_CADDR.ADD_30X30_SLOW_I24_S\: XOR2 port map (
Y => UN7_CADDR(24),
A => ADD_30X30_SLOW_I24_S_0,
B => N406_0);
\R.F.PC_RNO[21]\: OR3 port map (
Y => PC_1(21),
A => PC_1_IV_1(21),
B => PC_1_IV_0(21),
C => PC_1_IV_3(21));
\UN17_BADDR.ADD_30X30_SLOW_I19_S\: XOR2 port map (
Y => UN17_BADDR(19),
A => D_N_7_4,
B => I18_UN1_CO1);
\UN7_CADDR.ADD_30X30_SLOW_I19_S\: XOR2 port map (
Y => UN7_CADDR(19),
A => D_N_7_4,
B => I18_UN1_CO1_0);
\UN7_CADDR.ADD_30X30_SLOW_I17_S\: XOR2 port map (
Y => UN7_CADDR(17),
A => D_N_7_2,
B => I16_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I17_S\: XOR2 port map (
Y => UN17_BADDR(17),
A => D_N_7_2,
B => I16_UN1_CO1_0);
\R.F.PC_RNO[19]\: OR3 port map (
Y => PC_1_0(19),
A => PC_1_IV_1(19),
B => PC_1_IV_0(19),
C => PC_1_IV_3(19));
\R.F.PC_RNO[22]\: OR3 port map (
Y => PC_1(22),
A => PC_1_IV_2(22),
B => UN6_FE_NPC_M(20),
C => TMP_M(22));
\R.A.CTRL.INST_RNI1LEAB[19]\: OR3 port map (
Y => ILLEGAL_INST34,
A => INST_12,
B => ILLEGAL_INST34_1,
C => ILLEGAL_INST34_2);
\R.D.ANNUL_RNIVLG217\: OR2 port map (
Y => CTRL_ANNUL,
A => CTRL_ANNUL_0,
B => ANNUL_CURRENT_6);
\R.M.CTRL.PV_RNIO04722\: NOR2A port map (
Y => TT_2_SQMUXA_2,
A => TT_2_SQMUXA_2_0,
B => UN6_ANNUL);
\R.F.PC_RNO[23]\: OR3 port map (
Y => PC_1(23),
A => PC_1_IV_1(23),
B => PC_1_IV_0(23),
C => PC_1_IV_3(23));
\UN17_BADDR.ADD_30X30_SLOW_I21_S\: XOR2 port map (
Y => UN17_BADDR(21),
A => D_N_8_3,
B => I20_UN1_CO1);
\UN7_CADDR.ADD_30X30_SLOW_I21_S\: XOR2 port map (
Y => UN7_CADDR(21),
A => D_N_8_3,
B => I20_UN1_CO1_0);
\R.E.ALUCIN_RNO_4\: NOR2A port map (
Y => CIN_3_SQMUXA,
A => CIN_3_SQMUXA_1,
B => CIN5);
\R.E.ALUSEL_RNO[0]\: NOR3 port map (
Y => N_5804,
A => N_5831,
B => N_5830,
C => ALUSEL_I_2(0));
\R.F.PC_RNO[28]\: AO1 port map (
Y => PC_1(28),
A => NN_27,
B => UN1_DE_BRANCH_1_0_0,
C => PC_1_IV_3(28));
\UN7_CADDR.ADD_30X30_SLOW_I26_S\: AX1D port map (
Y => UN7_CADDR(26),
A => I25_UN5_CO1,
B => ADD_30X30_SLOW_I25_CO1_0,
C => ADD_30X30_SLOW_I26_S_0);
\R.F.PC_RNO[20]\: OR3 port map (
Y => PC_1(20),
A => TMP_M(20),
B => UN6_FE_NPC_M(18),
C => PC_1_IV_2(20));
\UN17_BADDR.ADD_30X30_SLOW_I17_CO1\: MAJ3 port map (
Y => N394,
A => DPC(19),
B => INST_0(17),
C => I16_UN1_CO1_0);
\UN7_CADDR.ADD_30X30_SLOW_I17_CO1\: MAJ3 port map (
Y => N394_0,
A => DPC(19),
B => INST_0(17),
C => I16_UN1_CO1);
\R.F.PC_RNO[18]\: OR3 port map (
Y => PC_1(18),
A => PC_1_IV_1(18),
B => PC_1_IV_0(18),
C => PC_1_IV_3(18));
\UN17_BADDR.ADD_30X30_SLOW_I16_UN1_CO1\: MAJ3 port map (
Y => I16_UN1_CO1_0,
A => DPC(18),
B => INST_0(16),
C => N390);
\UN7_CADDR.ADD_30X30_SLOW_I16_UN1_CO1\: MAJ3 port map (
Y => I16_UN1_CO1,
A => DPC(18),
B => INST_0(16),
C => N390);
\R.F.PC_RNO[16]\: OR3 port map (
Y => PC_1(16),
A => PC_1_IV_1(16),
B => PC_1_IV_0(16),
C => PC_1_IV_3(16));
\UN7_CADDR.ADD_30X30_SLOW_I22_S\: XOR2 port map (
Y => UN7_CADDR(22),
A => D_N_9_6,
B => N402);
\UN7_CADDR.ADD_30X30_SLOW_I23_S\: XOR3 port map (
Y => UN7_CADDR(23),
A => INST_0(23),
B => DPC(25),
C => I22_UN1_CO1_0);
\UN7_CADDR.ADD_30X30_SLOW_I25_S\: XOR3 port map (
Y => UN7_CADDR(25),
A => INST_0(25),
B => DPC(27),
C => I24_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I22_S\: XNOR3 port map (
Y => UN17_BADDR(22),
A => INST_0_0(21),
B => DPC(24),
C => ADD_I4_MUX_0);
\UN17_BADDR.ADD_30X30_SLOW_I23_S\: XOR3 port map (
Y => UN17_BADDR(23),
A => INST_0_0(21),
B => DPC(25),
C => I22_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I26_S\: XOR3 port map (
Y => UN17_BADDR(26),
A => INST_0_0(21),
B => DPC(28),
C => N410);
\UN17_BADDR.ADD_30X30_SLOW_I27_S\: XOR3 port map (
Y => UN17_BADDR(27),
A => INST_0_0(21),
B => DPC(29),
C => I26_UN1_CO1_0);
\R.A.CTRL.INST_RNIIDT65[19]\: OR3 port map (
Y => ILLEGAL_INST39,
A => ILLEGAL_INST16,
B => INST_28,
C => ILLEGAL_INST13);
\R.F.PC_RNO[24]\: OR3 port map (
Y => PC_1(24),
A => PC_1_IV_1(24),
B => PC_1_IV_0(24),
C => PC_1_IV_3(24));
\R.X.LADDR_RNI25IDP2[0]\: OR3 port map (
Y => LADDR_RNI25IDP2(0),
A => RDATA_3_SQMUXA,
B => RDATA_4_SQMUXA,
C => RDATA_6_SQMUXA_0);
\R.F.PC_RNO[25]\: OR3 port map (
Y => PC_1(25),
A => PC_1_IV_2(25),
B => UN6_FE_NPC_M(23),
C => TMP_M(25));
\R.F.PC_RNO[17]\: OR3 port map (
Y => NPC_3(17),
A => TMP_M(17),
B => N_15,
C => NPC_IV_0_3_2(17));
\R.A.CTRL.INST_0_RNIPNLS[24]\: NOR3C port map (
Y => ILLEGAL_INST8_1,
A => INST(22),
B => INST(23),
C => INST_0(24));
\RP.PWD_RNIRM8P\: OA1 port map (
Y => TRAP12_A0_1,
A => PWD_142,
B => UN61_PWRD,
C => TRAP12_A0_1_0);
\UN7_CADDR.ADD_M8\: XA1A port map (
Y => ADD_N_13_MUX,
A => PC_RNI2NV1M(12),
B => D_I6_MUX_1,
C => ADD_M8_2);
\UN17_BADDR.ADD_B0_0\: OR3B port map (
Y => ADD_B0_0,
A => ADD_M3_0_0,
B => ADD_M7_1_0_0,
C => PC_RNIM2HVK(10));
\R.F.PC_RNO_0[31]\: NOR3B port map (
Y => PC_RNO_0(31),
A => UN1_DE_BRANCH_1_0_0,
B => UN17_BADDR(29),
C => INST_0_0(30));
\R.F.PC_RNO[31]\: OR3 port map (
Y => PC_1(31),
A => PC_RNO_0(31),
B => PC_1_IV_4_6(31),
C => PC_1_IV_4_8(31));
\R.D.PC_RNIKMM9M[10]\: OR3B port map (
Y => PC_RNIKMM9M(10),
A => D_N_8,
B => D_N_5_1,
C => PC_RNIM2HVK(10));
\R.F.PC_RNO_8[30]\: OR3A port map (
Y => PC_RNO_8(30),
A => UN1_DE_BRANCH_1,
B => TMP_M6_I_0,
C => TMP_N_5);
\R.A.CTRL.INST_0_RNIGJ592[24]\: NOR2B port map (
Y => ILLEGAL_INST12,
A => ILLEGAL_INST12_0,
B => ILLEGAL_INST12_TZ_TZ);
\R.F.PC_RNO_9[31]\: NOR3B port map (
Y => PC_1_IV_0_0(31),
A => PC_1_IV_0_0_TZ_TZ(31),
B => UN1_DE_BRANCH_1_0_0,
C => ADD_I5_MUX_3);
\R.F.PC_RNO_15[31]\: XA1A port map (
Y => PC_1_IV_0_0_TZ_TZ(31),
A => ADD_30X30_SLOW_I29_Y_0,
B => D_I5_MUX_3,
C => INST_0_0(30));
\R.A.CTRL.INST_RNIOSFC1[20]\: OR2 port map (
Y => ILLEGAL_INST12_TZ_TZ,
A => ILLEGAL_INST11_1,
B => ILLEGAL_INST9_1);
\R.M.CTRL.TRAP_RNIB72M5\: AO1 port map (
Y => ME_NULLIFY2_0_TZ,
A => NULLIFY_0_SQMUXA_141,
B => UN5_TRAP_148,
C => ANNUL_2_I_149);
\R.X.RSTATE_0_RNI96QK2[1]\: AO1D port map (
Y => TRAP12_0_4,
A => RSTATE_0(1),
B => TRAP12_A0_1,
C => N_6310);
\R.A.CTRL.INST_0_RNICG692[24]\: OA1 port map (
Y => UN1_ILLEGAL_INST8_1,
A => ILLEGAL_INST10_2,
B => ILLEGAL_INST8_1,
C => CP_DISABLED_11_SQMUXA_1);
\R.M.CTRL.TRAP_RNID5542\: NOR2 port map (
Y => MEM_N_3_MUX,
A => TRAP_0_SQMUXA_7,
B => TRAP_1);
\UN17_BADDR.ADD_M6_2\: AO18 port map (
Y => ADD_I4_MUX_0,
A => DPC(23),
B => ADD_M3_3,
C => INST_0_1(21));
\UN17_BADDR.ADD_M3_3\: NOR2 port map (
Y => ADD_M3_3,
A => ADD_30X30_SLOW_I20_UN1_CO1_0,
B => I20_UN5_CO1);
\R.D.PC_RNIJBJK9[9]\: MX2C port map (
Y => PC_RNIJBJK9(9),
A => PC_RNIS2SL(9),
B => d_m6_0_N_7,
S => ADD_M7_2_0);
\R.F.PC_RNO_23[30]\: OR2 port map (
Y => D_N_8_10,
A => INST_0(27),
B => DPC(29));
\R.F.PC_RNO_14[30]\: XA1A port map (
Y => D_N_10_0,
A => D_N_5_11,
B => D_N_8_10,
C => INST_0_0(30));
\R.F.PC_RNO_17[30]\: NOR2A port map (
Y => TMP_N_5,
A => ADD_I6_MUX,
B => R_N_3_MUX_2);
\R.D.PC_RNI0R2L[15]\: XOR2 port map (
Y => D_N_5_1,
A => INST_0(13),
B => DPC(15));
\R.D.PC_RNIEHHN1[15]\: AO18 port map (
Y => PC_RNIEHHN1(15),
A => INST_0(13),
B => PC_RNIEME21(14),
C => DPC(15));
\R.D.PC_RNIM2HVK[10]\: XA1A port map (
Y => PC_RNIM2HVK(10),
A => INST_0_RNICGU4J(5),
B => DPC(10),
C => ADD_M7_1_0);
\R.D.INST_0_RNICGU4J[5]\: MX2B port map (
Y => INST_0_RNICGU4J(5),
A => D_I5_MUX_5,
B => INST_0(5),
S => ADD_I5_MUX_1);
\R.D.PC_RNIG9N13[13]\: AO1C port map (
Y => D_N_5_MUX,
A => PC_RNIIVDP(13),
B => ADD_M3_0_0,
C => ADD_M7_1_0_0);
\R.D.PC_RNIIVDP[13]\: XNOR2 port map (
Y => PC_RNIIVDP(13),
A => DPC(13),
B => INST_0(8));
\R.D.PC_RNIN3FJK[10]\: XOR3 port map (
Y => PC_RNIN3FJK(10),
A => DPC(10),
B => N374,
C => D_I6_MUX_1);
\R.D.PC_RNIQK2L[12]\: XOR2 port map (
Y => D_N_9_11,
A => INST_0_0(10),
B => DPC(12));
\R.D.PC_RNIHUDP[11]\: XOR2 port map (
Y => D_N_8_2,
A => INST_0(9),
B => DPC(11));
\R.D.PC_RNIODSR1[12]\: AO18 port map (
Y => PC_RNIODSR1(12),
A => INST_0_0(10),
B => D_I6_MUX_2,
C => DPC(12));
\R.D.PC_RNIUOP61[11]\: MIN3 port map (
Y => D_I6_MUX_2,
A => DPC(11),
B => INST_0(5),
C => INST_0(9));
\R.D.PC_RNIJBJK9_0[9]\: MX2 port map (
Y => D_I5_MUX_5,
A => PC_RNIS2SL(9),
B => d_m6_0_N_7,
S => ADD_M7_2_0);
\R.D.PC_RNIS2SL[9]\: MIN3 port map (
Y => PC_RNIS2SL(9),
A => INST_0(7),
B => DPC(8),
C => DPC(9));
\R.D.PC_RNIAU731[8]\: NOR2B port map (
Y => ADD_M7_2_0,
A => D_N_9_10,
B => D_N_8_8);
\R.D.PC_RNIEME21[14]\: MIN3 port map (
Y => PC_RNIEME21(14),
A => INST_0(12),
B => INST_0(8),
C => DPC(14));
\UN7_CADDR.ADD_30X30_SLOW_I29_Y_0\: XOR2 port map (
Y => ADD_30X30_SLOW_I29_Y_0,
A => DPC(31),
B => INST_0(29));
\R.D.PC_RNID7AA1[28]\: AOI1 port map (
Y => D_M5_0_A3_0,
A => INST_0(26),
B => DPC(28),
C => PC_RNI525L(26));
\UN17_BADDR.ADD_M7_1_0\: NOR2B port map (
Y => ADD_M7_1_0_0,
A => INST_0(15),
B => ADD_30X30_SLOW_I14_S_0);
\UN17_BADDR.ADD_M3_0_0\: NOR2B port map (
Y => ADD_M3_0_0,
A => D_N_5_1,
B => D_N_8);
\UN17_BADDR.ADD_M3_1_0\: NOR2B port map (
Y => ADD_M7_1_0,
A => D_N_9_11,
B => D_N_8_2);
\UN7_CADDR.ADD_M7_1\: XA1 port map (
Y => ADD_I5_MUX_0,
A => DPC(10),
B => N374,
C => ADD_M7_1_0);
\UN17_BADDR.ADD_M7_2\: XA1A port map (
Y => ADD_I5_MUX_1,
A => DPC(7),
B => d_m6_0_N_7,
C => ADD_M7_2_0);
\R.A.NOBP_RNIMAOKA\: NOR2A port map (
Y => UN23_HOLD_PC_3_0,
A => LDLOCK_3_0,
B => UN9_ICC_CHECK_BP);
\UN7_CADDR.ADD_M7_0_0\: NOR2B port map (
Y => ADD_M7_0_0,
A => ADD_N_10_MUX_0,
B => ADD_M7_0_0_TZ);
\UN7_CADDR.ADD_M7_0_0_TZ\: OAI1 port map (
Y => ADD_M7_0_0_TZ,
A => INST_0_0(21),
B => DPC(23),
C => INST_0(22));
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_5\: OR2 port map (
Y => ADD_30X30_SLOW_I25_CO1_3,
A => INST_0_1(21),
B => ADD_30X30_SLOW_I25_CO1_3_TZ);
\UN17_BADDR.ADD_M6_I_M4\: MX2 port map (
Y => ADD_N_9_7,
A => D_N_4_7,
B => D_I5_MUX_2,
S => ADD_N_11_MUX_0);
\UN7_CADDR.ADD_M5_I_X2\: XOR2 port map (
Y => ADD_N_5_I,
A => DPC(18),
B => R_N_3_MUX_7);
\UN7_CADDR.ADD_M2_E\: NOR2 port map (
Y => R_N_3_MUX_7,
A => N390_1,
B => I15_UN5_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I23_CO1_0_A0\: NOR2 port map (
Y => ADD_30X30_SLOW_I23_CO1_0_A0,
A => ADD_30X30_SLOW_I22_UN1_CO1_0_0,
B => INST_0_1(21));
\UN7_CADDR.ADD_M7_5\: MX2 port map (
Y => ADD_N_12_MUX_0,
A => ADD_M7_0_A4_1,
B => ADD_M7_0_0,
S => ADD_M9_I);
\UN7_CADDR.ADD_M9_I_M3\: MX2B port map (
Y => ADD_M9_I_M3,
A => D_I5_MUX_2,
B => INST_0(16),
S => ADD_N_11_MUX);
\UN7_CADDR.ADD_30X30_SLOW_I22_UN1_CO1\: MX2C port map (
Y => I22_UN1_CO1_0,
A => D_I5_MUX_2,
B => PC_RNIHNLF4(24),
S => ADD_M6_I);
\R.D.PC_RNIHNLF4[24]\: MX2 port map (
Y => PC_RNIHNLF4(24),
A => D_I6_MUX_0,
B => D_I5_MUX_6,
S => ADD_I6_MUX_0);
\R.M.CASA_RNI6NHE8N1\: NOR3B port map (
Y => CASA_RNI6NHE8N1,
A => CASA_138,
B => N_5485_145,
C => UN1_ADDOUT_15);
\R.M.CASA_RNISELFES\: NOR3B port map (
Y => CASA_RNISELFES,
A => CASA_138,
B => N_5485_145,
C => UN1_ADDOUT_16);
\R.M.CASA_RNI0UCRH3\: NOR3B port map (
Y => CASA_RNI0UCRH3,
A => CASA_138,
B => N_5485_145,
C => UN1_ADDOUT_14);
\R.X.RSTATE_RNI0LASA1[1]\: NOR2A port map (
Y => RSTATE_RNI0LASA1(1),
A => NULLIFY2_0_SQMUXA_137,
B => ANNUL_ALL13_160);
\UN17_BADDR.ADD_30X30_SLOW_I7_CO1_1\: MX2A port map (
Y => N374,
A => D_I5_MUX_5,
B => INST_0(5),
S => ADD_I5_MUX_1);
\R.D.PC_RNI60KH[9]\: XOR2 port map (
Y => D_N_9_10,
A => DPC(9),
B => INST_0(7));
\R.D.PC_RNI4UJH[8]\: XOR2 port map (
Y => D_N_8_8,
A => DPC(8),
B => INST_0(6));
\UN17_BADDR.ADD_30X30_SLOW_I11_CO1_1\: MX2A port map (
Y => N382,
A => D_I6_MUX_1,
B => PC_RNI2NV1M(12),
S => ADD_I6_MUX_1);
\R.D.INST_0_RNISM2L[11]\: XOR2 port map (
Y => D_N_5_15,
A => DPC(13),
B => INST_0_0(11));
\R.D.INST_0_RNICKE21[11]\: MIN3 port map (
Y => D_I6_MUX_1,
A => INST_0_0(11),
B => INST_0(8),
C => DPC(13));
\UN17_BADDR.ADD_M6_0\: NOR2A port map (
Y => ADD_I6_MUX_1,
A => D_N_5_15,
B => ADD_I5_MUX_0);
\R.D.PC_RNI2T2L[16]\: OR2B port map (
Y => D_N_4,
A => INST_0(14),
B => DPC(16));
\UN17_BADDR.ADD_M4_2\: XOR2 port map (
Y => ADD_30X30_SLOW_I14_S_0,
A => DPC(16),
B => INST_0(14));
\UN17_BADDR.ADD_30X30_SLOW_I20_UN1_CO1_0\: MX2C port map (
Y => ADD_30X30_SLOW_I20_UN1_CO1_0,
A => PC_RNIUHBU5(19),
B => R_N_3_MUX_7,
S => ADD_N_8_MUX_0);
\R.D.PC_RNI7T3U[19]\: MIN3 port map (
Y => D_I4_MUX_0,
A => DPC(19),
B => INST_0(16),
C => INST_0(17));
\R.D.PC_RNIUHBU5[19]\: MX2 port map (
Y => PC_RNIUHBU5(19),
A => D_N_8_MUX_3,
B => D_I4_MUX_0,
S => ADD_N_10_MUX_2);
\UN17_BADDR.ADD_M1_3\: XNOR2 port map (
Y => ADD_M1_3,
A => INST_0(16),
B => DPC(18));
\UN7_CADDR.ADD_30X30_SLOW_I20_UN1_CO1_0\: MX2C port map (
Y => I20_UN1_CO1_0,
A => D_I5_MUX_2,
B => D_I7_MUX,
S => ADD_M8_I);
\R.D.PC_RNISO4L[22]\: XOR2 port map (
Y => D_N_9_9,
A => DPC(22),
B => INST_0(20));
\R.D.INST_0_RNI3V3L[19]\: XOR2 port map (
Y => D_N_7_4,
A => INST_0(19),
B => DPC(21));
\R.D.PC_RNIUH9J1[22]\: AO18 port map (
Y => D_I7_MUX,
A => DPC(22),
B => D_I5_MUX_6,
C => INST_0(20));
\R.D.INST_0_RNI2P4U[19]\: MIN3 port map (
Y => D_I5_MUX_6,
A => DPC(21),
B => INST_0(16),
C => INST_0(19));
\R.D.INST_0_RNI3V3L_0[19]\: OR2B port map (
Y => D_N_4_5,
A => DPC(21),
B => INST_0(19));
\UN17_BADDR.ADD_30X30_SLOW_I24_UN1_CO1_0_A0\: NOR2 port map (
Y => ADD_30X30_SLOW_I24_UN1_CO1_0_A0,
A => INST_0(21),
B => DPC(25));
\R.D.PC_RNI316L[30]\: XOR2 port map (
Y => D_N_5_11,
A => DPC(30),
B => INST_0(28));
\R.F.PC_RNO_20[31]\: MIN3 port map (
Y => D_I5_MUX_3,
A => INST_0(28),
B => DPC(29),
C => DPC(30));
\UN7_CADDR.ADD_M4_5\: XA1 port map (
Y => ADD_I5_MUX_3,
A => INST_0(27),
B => DPC(29),
C => D_N_5_11);
\R.D.PC_RNIU93K4[25]\: NOR2A port map (
Y => D_N_3_MUX,
A => D_N_8_MUX_0,
B => ADD_N_10_MUX_0);
\R.D.PC_RNI1T3L[20]\: XOR2 port map (
Y => D_N_9_3,
A => INST_0(18),
B => DPC(20));
\UN7_CADDR.ADD_30X30_SLOW_I20_UN1_CO1_1\: MX2C port map (
Y => ADD_30X30_SLOW_I20_UN1_CO1_0_0,
A => D_I5_MUX_2,
B => D_N_8_MUX_4,
S => ADD_M7_I);
\R.D.PC_RNI0T4L[24]\: XOR2 port map (
Y => D_N_9_6,
A => DPC(24),
B => INST_0(22));
\R.D.PC_RNIUQ4L[23]\: XOR2 port map (
Y => D_N_8_3,
A => INST_0(21),
B => DPC(23));
\R.D.PC_RNILD2I1[24]\: AO18 port map (
Y => D_I6_MUX_0,
A => DPC(24),
B => D_I4_MUX,
C => INST_0(22));
\R.D.PC_RNILGTS[23]\: MIN3 port map (
Y => D_I4_MUX,
A => DPC(23),
B => INST_0_0(20),
C => INST_0_1(21));
\UN17_BADDR.ADD_M1_0\: XNOR2 port map (
Y => ADD_M1_0,
A => INST_0(18),
B => DPC(20));
\R.D.PC_RNIROS31[24]\: OAI1 port map (
Y => D_N_7_MUX_1,
A => INST_0_RNITP4L(20),
B => INST_0_1(21),
C => DPC(24));
\R.D.INST_0_RNITP4L[20]\: NOR2B port map (
Y => INST_0_RNITP4L(20),
A => INST_0(20),
B => DPC(23));
\UN17_BADDR.ADD_M1\: XNOR2 port map (
Y => ADD_M1,
A => INST_0(20),
B => DPC(22));
\UN7_CADDR.ADD_M6_3\: MX2 port map (
Y => ADD_I6_MUX,
A => D_N_8_MUX_1,
B => PC_RNIMKOT8B(23),
S => ADD_N_9_MUX_2);
\R.D.PC_RNI2F605[24]\: MX2B port map (
Y => PC_RNI2F605(24),
A => D_N_8_MUX_0,
B => DPC(24),
S => ADD_N_10_MUX_0);
\R.D.PC_RNIMKOT8B[23]\: MIN3 port map (
Y => PC_RNIMKOT8B(23),
A => DPC(23),
B => INST_0_0(21),
C => I20_UN1_CO1_0);
\R.F.PC_RNO_8[31]\: AO1A port map (
Y => D_I6_MUX,
A => ADD_30X30_SLOW_I25_CO1_0,
B => D_M5_0_A3_0,
C => D_N_6_4);
\R.D.PC_RNI855L[28]\: NOR2 port map (
Y => D_N_6_4,
A => DPC(28),
B => INST_0(26));
\R.D.PC_RNI525L[26]\: NOR2B port map (
Y => PC_RNI525L(26),
A => DPC(26),
B => INST_0(25));
\R.D.PC_RNIDPAVCB[25]\: MIN3 port map (
Y => R_N_3_MUX_2,
A => DPC(25),
B => INST_0(23),
C => I22_UN1_CO1_0);
\UN7_CADDR.ADD_M1_4\: XNOR2 port map (
Y => ADD_M1_4,
A => DPC(26),
B => INST_0_0(24));
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_A6\: NOR2 port map (
Y => ADD_30X30_SLOW_I25_CO1_A6,
A => INST_0(21),
B => I20_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I25_CO1_A0\: NOR2A port map (
Y => ADD_30X30_SLOW_I25_CO1_A0,
A => ADD_30X30_SLOW_I25_CO1_A0_3,
B => I20_UN1_CO1);
\R.D.PC_RNI833L[19]\: XOR2 port map (
Y => D_N_7_2,
A => INST_0(17),
B => DPC(19));
\R.D.PC_RNI415L[26]\: OR2B port map (
Y => D_N_4_0,
A => INST_0_0(24),
B => DPC(26));
\UN7_CADDR.ADD_M1_2\: XNOR2 port map (
Y => ADD_M1_2,
A => DPC(25),
B => INST_0(23));
\UN7_CADDR.ADD_30X30_SLOW_I10_UN1_CO1_1\: MX2 port map (
Y => I10_UN1_CO1,
A => PC_RNI2NV1M(12),
B => INST_0(8),
S => ADD_I5_MUX_0);
\UN7_CADDR.ADD_30X30_SLOW_I13_CO1_1\: MX2A port map (
Y => N386,
A => D_I5_MUX,
B => INST_0_0(11),
S => ADD_I5_MUX);
\R.D.PC_RNIUO2L[14]\: XOR2 port map (
Y => D_N_8,
A => DPC(14),
B => INST_0(12));
\UN7_CADDR.ADD_M1\: XNOR2 port map (
Y => ADD_M1_1,
A => DPC(15),
B => INST_0(13));
\UN17_BADDR.ADD_M8_0_O4\: OR2B port map (
Y => ADD_N_6,
A => INST_0(4),
B => DPC(6));
\UN7_CADDR.ADD_30X30_SLOW_I2_UN1_CO1_1\: NOR2 port map (
Y => I2_UN1_CO1,
A => ADD_M7,
B => R_N_3_MUX);
\UN17_BADDR.ADD_30X30_SLOW_I28_UN1_CO1_0\: OA1 port map (
Y => ADD_30X30_SLOW_I28_UN1_CO1_0,
A => ADD_30X30_SLOW_I27_CO1_0,
B => INST_0_0(21),
C => DPC(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I261_Y_1_TZ\: AO1 port map (
Y => N768_1_TZ,
A => N645,
B => N802,
C => N644);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I266_Y_1_TZ\: AO1 port map (
Y => N778_1_TZ,
A => N655,
B => N817,
C => N654);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I273_Y_1\: NOR3C port map (
Y => N792_1,
A => N587,
B => N595,
C => N792_1_TZ);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I273_Y_1_TZ\: OR3 port map (
Y => N792_1_TZ,
A => N602,
B => I199_UN1_Y,
C => I273_UN1_Y_1);
\R.A.CTRL.WREG_RNO_3\: OA1 port map (
Y => UN1_WRITE_REG31_1_3_2,
A => UN3_OP_1,
B => UN1_WRITE_REG31_1_3_2_TZ_0_0,
C => UN1_INST);
\R.A.CTRL.INST_0_RNID96AD[24]\: OR3 port map (
Y => FP_DISABLED_4_1_TZ,
A => ILLEGAL_INST36_2,
B => ILLEGAL_INST36_3,
C => ILLEGAL_INST37);
\R.A.CTRL.INST_RNI6PL97[19]\: OR2 port map (
Y => CP_DISABLED_4_1_TZ,
A => ILLEGAL_INST38,
B => ILLEGAL_INST39);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNI8OPJR3\: OA1A port map (
Y => MEXC_1_SQMUXA_1,
A => ready,
B => mds_1_1,
C => MEXC_1_SQMUXA_1_TZ);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIG2MSJ3\: OR2A port map (
Y => MEXC_1_SQMUXA_1_TZ,
A => holdn,
B => HOLD_PC_159);
\R.D.CNT_RNI08IB3[0]\: OAI1 port map (
Y => LD_1_SQMUXA_TZ,
A => UN7_OP,
B => INST_0_2,
C => UN49_CASAEN);
\R.M.WERR_RNILQMPT\: NOR2 port map (
Y => NULLIFY_1_SQMUXA_2_151,
A => NULLIFY_0_SQMUXA_1,
B => NULLIFY_1_SQMUXA);
\R.A.CTRL.LD_RNIBTV8\: NOR2B port map (
Y => LDLOCK2_2,
A => LD_2,
B => WREG_8);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I263_UN1_Y_1\: NOR2B port map (
Y => I263_UN1_Y_1,
A => N649,
B => N808);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I265_UN1_Y_1\: NOR3C port map (
Y => I265_UN1_Y_1,
A => N587,
B => N595,
C => N814);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I273_UN1_Y_1\: NOR3C port map (
Y => I273_UN1_Y_1,
A => N603,
B => N611,
C => N552);
\UN7_CADDR.ADD_30X30_SLOW_I24_UN1_CO1\: MAJ3 port map (
Y => I24_UN1_CO1,
A => DPC(26),
B => INST_0_0(24),
C => N406_0);
\UN7_CADDR.ADD_30X30_SLOW_I23_CO1\: MAJ3 port map (
Y => N406_0,
A => DPC(25),
B => INST_0(23),
C => I22_UN1_CO1_0);
\UN17_BADDR.ADD_30X30_SLOW_I19_CO1\: MAJ3 port map (
Y => N398,
A => DPC(21),
B => INST_0_0(19),
C => I18_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I1_CO1\: MAJ3 port map (
Y => N362,
A => DPC(3),
B => BADDR_2(3),
C => I0_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I14_UN1_CO1\: MAJ3 port map (
Y => I14_UN1_CO1,
A => DPC(16),
B => INST_0(14),
C => N386);
\UN17_BADDR.ADD_30X30_SLOW_I6_UN1_CO1\: AO1 port map (
Y => I6_UN1_CO1,
A => N370,
B => INST_0(6),
C => ADD_30X30_SLOW_I6_UN1_CO1_0);
\UN17_BADDR.ADD_30X30_SLOW_I3_CO1\: MAJ3 port map (
Y => N366,
A => DPC(5),
B => BADDR_2(5),
C => I2_UN1_CO1);
\UN7_CADDR.ADD_30X30_SLOW_I12_UN1_CO1\: MAJ3 port map (
Y => I12_UN1_CO1,
A => DPC(14),
B => INST_0_0(12),
C => N382);
\UN7_CADDR.ADD_30X30_SLOW_I21_CO1\: MAJ3 port map (
Y => N402,
A => DPC(23),
B => INST_0_1(21),
C => I20_UN1_CO1_0);
\UN17_BADDR.ADD_30X30_SLOW_I9_CO1\: MAJ3 port map (
Y => N378,
A => DPC(11),
B => INST_0(9),
C => I8_UN1_CO1);
\UN17_BADDR.ADD_30X30_SLOW_I8_UN1_CO1\: MAJ3 port map (
Y => I8_UN1_CO1,
A => DPC(10),
B => INST_0(8),
C => N374);
\UN7_CADDR.ADD_30X30_SLOW_I5_CO1\: AO13 port map (
Y => N370,
A => INST_0(5),
B => DPC(7),
C => d_m6_0_N_7);
\UN17_BADDR.ADD_30X30_SLOW_I26_UN1_CO1\: MAJ3 port map (
Y => I26_UN1_CO1_0,
A => DPC(28),
B => INST_0_1(21),
C => N410);
\R.X.INTACK_RNI6UPN\: NOR2B port map (
Y => intack_2,
A => INTACK_3,
B => holdn);
\R.X.DATA_0_RNO_0[0]\: NOR2B port map (
Y => DCO_M(112),
A => data_0_0_16,
B => N_5496);
\R.X.DATA_0_RNO_5[0]\: NOR2A port map (
Y => DATA_0_M(0),
A => DATA_0(0),
B => LD_0);
\R.X.DATA_0_RNO_5[1]\: NOR2B port map (
Y => DCO_M(121),
A => data_0_25,
B => RDATA_0_SQMUXA);
\R.X.DATA_0_RNO_3[1]\: NOR2B port map (
Y => DCO_M(105),
A => data_0_9,
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_4[1]\: NOR2A port map (
Y => DATA_0_M(1),
A => DATA_0(1),
B => LD_0);
\R.X.DATA_0_RNO_4[2]\: NOR2B port map (
Y => DCO_M(106),
A => data_0_0_10,
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_1[6]\: NOR3C port map (
Y => DCO_M(126),
A => N_3160_0,
B => N_4005,
C => RDATA_0_SQMUXA);
\R.X.DATA_0_RNO_3[6]\: NOR3C port map (
Y => DCO_M(118),
A => N_3160_0,
B => rdatav_0_1_0_2,
C => N_5496);
\R.X.DATA_0_RNO_4[6]\: NOR2A port map (
Y => DATA_0_M(6),
A => DATA_0(6),
B => LD_3);
\R.X.DATA_0_RNO_4[7]\: NOR2B port map (
Y => DCO_M(127),
A => data_0_31,
B => RDATA_0_SQMUXA);
\R.X.DATA_0_RNO_2[7]\: NOR2B port map (
Y => DCO_M(111),
A => data_0_15,
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_3[7]\: NOR2A port map (
Y => DATA_0_M(7),
A => DATA_0(7),
B => LD_3);
\R.X.DCI.SIGNED_RNI6EGJF2\: NOR2B port map (
Y => RDATA_12_M(8),
A => RDATA_12(8),
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_2[8]\: NOR2B port map (
Y => DCO_M_0(120),
A => data_0_24,
B => RDATA_5_SQMUXA);
\R.X.DATA_0_RNO_0[8]\: OA1 port map (
Y => DCO_M_0(104),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_0_8);
\R.X.DATA_0_RNO_0[9]\: OA1 port map (
Y => DCO_M_0(105),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_9);
\R.X.DATA_0_RNO_2[9]\: NOR2A port map (
Y => DATA_0_M(9),
A => DATA_0_0(9),
B => LD_3);
\R.X.DATA_0_RNO_1[10]\: OA1 port map (
Y => DCO_M_0(106),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_0_10);
\R.X.DATA_0_RNO_3[10]\: NOR2A port map (
Y => DATA_0_M(10),
A => DATA_0(10),
B => LD_3);
\R.X.DATA_0_RNO_0[12]\: OA1 port map (
Y => DCO_M_0(108),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_0_12);
\R.X.DATA_0_RNO_2[12]\: NOR2A port map (
Y => DATA_0_M(12),
A => DATA_0(12),
B => LD_3);
\R.X.DATA_0_RNO_1[13]\: OA1 port map (
Y => DCO_M_0(109),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_0_13);
\R.X.DATA_0_RNO_3[13]\: NOR2A port map (
Y => DATA_0_M(13),
A => DATA_0(13),
B => LD_3);
\R.X.DATA_0_RNO_0[15]\: OA1 port map (
Y => DCO_M_0(111),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_15);
\R.X.DATA_0_RNO_2[15]\: NOR2A port map (
Y => DATA_0_M(15),
A => DATA_0_0(15),
B => LD_3);
\R.X.DCI.SIGNED_RNIABJEF3\: NOR2B port map (
Y => RDATA_4_M_9(8),
A => N_5520,
B => RDATA_4(8));
\R.X.DATA_0_RNO_0[16]\: NOR2B port map (
Y => DCO_M_0(112),
A => data_0_0_16,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[16]\: NOR2A port map (
Y => DATA_0_M(16),
A => DATA_0(16),
B => LD_3);
\R.X.DATA_0_RNO_1[17]\: NOR2B port map (
Y => DCO_M_0(113),
A => data_0_0_17,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[18]\: NOR2B port map (
Y => DCO_M_0(114),
A => data_0_18,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_2[18]\: NOR2A port map (
Y => DATA_0_M(18),
A => DATA_0_0(18),
B => LD_3);
\R.X.DATA_0_RNO_1[19]\: NOR2B port map (
Y => DCO_M_0(115),
A => data_0_0_19,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[25]\: NOR2B port map (
Y => DCO_M_1(121),
A => data_0_25,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[26]\: NOR2B port map (
Y => DCO_M_1(122),
A => data_0_0_26,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_0[27]\: NOR2B port map (
Y => DCO_M_1(123),
A => data_0_27,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[27]\: NOR2A port map (
Y => DATA_0_M(27),
A => DATA_0_0(27),
B => LD_3);
\R.X.DATA_0_RNO_0[31]\: NOR2B port map (
Y => DCO_M_1(127),
A => data_0_31,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[31]\: NOR2A port map (
Y => DATA_0_M(31),
A => DATA_0_0(31),
B => LD_3);
\DSUR.ERR_RNO_0\: MX2 port map (
Y => N_7639,
A => ERR,
B => ERR_4,
S => TT_0_SQMUXA);
\R.X.MEXC_RNO_0\: MX2 port map (
Y => N_7851,
A => mexc_0,
B => MEXC,
S => MEXC_1_SQMUXA_0);
\R.A.RFA1_RNIDGQS3[4]\: MX2 port map (
Y => RFA1_RNIDGQS3(4),
A => RFA1(4),
B => DE_RADDR1_4(4),
S => holdn);
\R.A.RFA1_RNIQP614[5]\: MX2 port map (
Y => RFA1_RNIQP614(5),
A => RFA1(5),
B => DE_RADDR1_4(5),
S => holdn);
\R.A.RFA1_RNINFV94[6]\: MX2 port map (
Y => RFA1_RNINFV94(6),
A => RFA1(6),
B => DE_RADDR1_4(6),
S => holdn);
\R.A.RFA1_RNI2IB63[7]\: MX2 port map (
Y => RFA1_RNI2IB63(7),
A => RFA1(7),
B => DE_RADDR1_4(7),
S => holdn);
\R.A.RFA2_RNIEG6QA[4]\: MX2 port map (
Y => RFA2_RNIEG6QA(4),
A => RFA2(4),
B => DE_RADDR2_1(4),
S => holdn);
\R.A.RFA2_RNILLCSA[5]\: MX2 port map (
Y => RFA2_RNILLCSA(5),
A => RFA2(5),
B => DE_RADDR2_1(5),
S => holdn);
\R.A.RFA2_RNI41P0B[6]\: MX2 port map (
Y => RFA2_RNI41P0B(6),
A => RFA2(6),
B => DE_RADDR2_1(6),
S => holdn);
\DSUR.ASI_RNO_0[3]\: MX2 port map (
Y => N_7837,
A => ASI(3),
B => ddata(3),
S => ASI_1_SQMUXA);
\DSUR.ASI_RNO_0[4]\: MX2 port map (
Y => N_7838,
A => ASI(4),
B => ddata(4),
S => ASI_1_SQMUXA);
\DSUR.ASI_RNO_0[7]\: MX2 port map (
Y => N_7841,
A => ASI(7),
B => ddata(7),
S => ASI_1_SQMUXA);
\DSUR.TT_RNO_0[0]\: MX2 port map (
Y => N_7631,
A => TT(0),
B => XC_VECTT_1(0),
S => TT_0_SQMUXA);
\DSUR.TT_RNO_0[2]\: MX2 port map (
Y => N_7633,
A => TT(2),
B => XC_VECTT_1(2),
S => TT_0_SQMUXA);
\DSUR.TT_RNO_0[5]\: MX2 port map (
Y => N_7636,
A => NN_28,
B => XC_VECTT_1(5),
S => TT_0_SQMUXA);
\R.D.INST_0_RNO_0[0]\: MX2 port map (
Y => N_7230,
A => data_0_0_0,
B => INST_0(0),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[1]\: MX2 port map (
Y => N_7231,
A => data_0_0_1,
B => INST_0(1),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[2]\: MX2 port map (
Y => N_7232,
A => data_0_0_2,
B => INST_0(2),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[5]\: MX2 port map (
Y => N_7235,
A => data_0_0_5,
B => INST_0(5),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[7]\: MX2 port map (
Y => N_7237,
A => data_0_2_3,
B => INST_0(7),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[9]\: MX2 port map (
Y => N_7239,
A => data_0_2_5,
B => INST_0(9),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[10]\: MX2 port map (
Y => N_7240,
A => data_0_2_6,
B => INST_0_0(10),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[11]\: MX2 port map (
Y => N_7241,
A => data_0_2_7,
B => INST_0_0(11),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[15]\: MX2 port map (
Y => N_7245,
A => data_0_2_11,
B => INST_0(15),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[18]\: MX2 port map (
Y => N_7248,
A => data_0_2_14,
B => INST_0(18),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_0_0_RNIMT8HV3[19]\: MX2 port map (
Y => N_7249,
A => data_0_2_15,
B => INST_0_0(19),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_0_0_RNIU7BHV3[20]\: MX2 port map (
Y => N_7250,
A => data_0_20,
B => INST_0_0(20),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[24]\: MX2 port map (
Y => N_7254,
A => data_0_0_24,
B => INST_0_0(24),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[26]\: MX2 port map (
Y => N_7256,
A => data_0_2_22,
B => INST_0(26),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[27]\: MX2 port map (
Y => N_7257,
A => data_0_2_23,
B => INST_0(27),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[29]\: MX2 port map (
Y => N_7259,
A => data_0_0_29,
B => INST_0(29),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_0_0_RNI2QGFV3[30]\: MX2 port map (
Y => N_7260,
A => data_0_30,
B => INST_0_0(30),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNO_0[31]\: MX2 port map (
Y => N_7261,
A => data_0_2_27,
B => INST_0(31),
S => MEXC_1_SQMUXA_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I34_Y\: NOR2B port map (
Y => N493,
A => N485,
B => N488);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I191_Y\: OR2 port map (
Y => N660,
A => I191_UN1_Y,
B => N594);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I204_Y\: OR3 port map (
Y => N674,
A => N542,
B => I145_UN1_Y,
C => I204_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I237_UN1_Y\: NOR2B port map (
Y => I237_UN1_Y,
A => N666,
B => N651);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I248_UN1_Y\: NOR3C port map (
Y => I248_UN1_Y,
A => N601,
B => N609,
C => N616);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I248_Y\: OR2 port map (
Y => N811,
A => I248_UN1_Y,
B => N666);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I75_Y\: AO1 port map (
Y => N534,
A => N421,
B => N425,
C => N424);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I115_Y\: AO1 port map (
Y => N578,
A => N516,
B => N513,
C => N512);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I175_Y\: AO1 port map (
Y => N644,
A => N586,
B => N579,
C => N578);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I183_Y\: AO1 port map (
Y => N652,
A => N594,
B => N587,
C => N586);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I169_UN1_Y\: NOR2B port map (
Y => I169_UN1_Y,
A => N580,
B => N573);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I249_UN1_Y\: NOR3C port map (
Y => I249_UN1_Y,
A => N603,
B => N611,
C => N552);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I249_Y\: OR3 port map (
Y => N814,
A => N602,
B => I199_UN1_Y,
C => I249_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I177_UN1_Y\: OA1 port map (
Y => I177_UN1_Y,
A => N522,
B => I125_UN1_Y,
C => N581);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I177_Y\: OR2 port map (
Y => N646,
A => I177_UN1_Y,
B => N580);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I185_UN1_Y\: NOR2B port map (
Y => I185_UN1_Y,
A => N596,
B => N589);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I185_Y\: OR3 port map (
Y => N654,
A => N522,
B => I125_UN1_Y,
C => I185_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I241_UN1_Y\: NOR2B port map (
Y => I241_UN1_Y,
A => N670,
B => N655);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I246_Y\: AO1 port map (
Y => N805,
A => N663,
B => N678,
C => N662);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I79_Y\: AO1 port map (
Y => N538,
A => N415,
B => LOGICOUT_3(7),
C => N418);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I116_Y\: NOR2B port map (
Y => N579,
A => N517,
B => N513);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I176_Y\: NOR2B port map (
Y => N645,
A => N587,
B => N579);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I99_UN1_Y\: NOR2B port map (
Y => I99_UN1_Y,
A => N500,
B => N497);
\R.E.SHCNT_RNI8CMB71[1]\: MX2 port map (
Y => SHIFTIN_17(32),
A => SHIFTIN_14(32),
B => SHIFTIN_14(34),
S => EX_SHCNT_1(1));
\UN7_CADDR.ADD_30X30_SLOW_I25_UN5_CO1\: NOR2B port map (
Y => I25_UN5_CO1,
A => I24_UN1_CO1,
B => INST_0(25));
\R.A.CTRL.INST_RNIT1GC1[19]\: NOR3C port map (
Y => INST_28,
A => INST(23),
B => INST_1(19),
C => ALUOP2_1);
\R.A.CTRL.WICC_RNIMB7C\: OR2 port map (
Y => NOT_VALID,
A => WICC_3,
B => WICC);
\R.D.INST_0_RNI5F7G4[26]\: MX2 port map (
Y => N_5460,
A => N_5458,
B => N_5459,
S => INST_0(26));
\R.D.INST_0_RNIDC4P1[27]\: MX2 port map (
Y => N_5461,
A => BRANCH_2_0,
B => BRANCH_6,
S => INST_0(27));
\R.D.INST_0_RNI3O382[27]\: MX2 port map (
Y => N_5462,
A => BRANCH_4,
B => BRANCH_8,
S => INST_0(27));
\R.D.INST_0_RNIG0AA4[26]\: MX2 port map (
Y => N_5463,
A => N_5461,
B => N_5462,
S => INST_0(26));
\R.D.INST_0_RNIKAJ39[25]\: MX2 port map (
Y => BRANCH_2,
A => N_5460,
B => N_5463,
S => INST_0(25));
\R.M.ICC_RNO_1[2]\: MX2B port map (
Y => N_6678,
A => ICC_16(2),
B => N_9128,
S => UN3_OP);
\R.M.ICC_RNO_0[2]\: MX2 port map (
Y => N_6688,
A => N_6683,
B => ICC(2),
S => WICC_2);
\R.M.ICC_RNO[2]\: MX2 port map (
Y => ICCO(2),
A => N_6688,
B => N_6678,
S => WICC);
\R.D.INST_0_RNICJ071[28]\: XOR2 port map (
Y => BRANCH_4,
A => UN5_BRANCH,
B => INST_0(28));
\R.M.ICC_RNIM71O[1]\: XOR2 port map (
Y => BRANCH_8,
A => ICC_1(1),
B => INST_0(28));
\R.M.ICC_RNIL61O[0]\: XOR2 port map (
Y => BRANCH_6,
A => ICC(0),
B => INST_0(28));
\R.M.ICC_RNIN81O[2]\: XOR2 port map (
Y => BRANCH_2_0,
A => ICC(2),
B => INST_0(28));
\R.A.CTRL.WICC_RNO_2\: NOR2B port map (
Y => N_5559,
A => N_5559_1,
B => N_5764_1);
\R.D.INST_0_RNILA7R[24]\: NOR2B port map (
Y => FINS_0_SQMUXA,
A => CALL_HOLD7,
B => INST_0_0(24));
\R.D.INST_0_RNI15I42[31]\: NOR2B port map (
Y => LDCHECK1_5_SQMUXA,
A => ICC_CHECK10,
B => UN1_INST);
\R.E.OP2_RNIDV3T[7]\: MX2 port map (
Y => UN1_IU_5(73),
A => OP2(7),
B => N_5269,
S => LDBP2_2);
\R.X.CTRL.PC_RNIC9IN[7]\: MX2 port map (
Y => N_5334,
A => FLINE(7),
B => PC(7),
S => NPC_0(0));
\R.M.Y_RNO_2[7]\: NOR2B port map (
Y => Y_M_0(7),
A => Y_0(7),
B => WY_RNIGIMA_1);
\RFO_M[39]_Z10449\: NOR2B port map (
Y => RFO_M(39),
A => data2(7),
B => DATA_1_SQMUXA_0_0);
\R.W.S.S_RNIL2EB3\: NOR2B port map (
Y => S_M,
A => SU,
B => DATA_1_SQMUXA_3);
\R.F.PC_RNIIJ5J3[7]\: NOR2B port map (
Y => PC_M_0_0(7),
A => FPC_108,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIFR4A3[7]\: NOR2B port map (
Y => ADDR_M_0(7),
A => ADDR(7),
B => DATA_5_SQMUXA_1);
\RFO_M[31]_Z10453\: NOR2B port map (
Y => RFO_M(31),
A => data1(31),
B => DATA_0_SQMUXA);
\R.F.PC_RNIVND93[31]\: NOR2B port map (
Y => PC_M_0_0(31),
A => FPC_132,
B => DATA_4_SQMUXA_1);
\R.X.DATA_0_RNIIJVP[31]\: NOR2B port map (
Y => DATA_0_M_0(31),
A => DATA_0_0(31),
B => UN533_DBGUNIT);
\R.W.S.Y_RNO_3[1]\: NOR3C port map (
Y => RESULT_M(1),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_29);
\R.W.S.Y_RNO_0[20]\: NOR2B port map (
Y => Y_M_1_0(20),
A => Y_0(20),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[20]\: NOR2B port map (
Y => Y_M_0_1(20),
A => Y(20),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[20]\: NOR3C port map (
Y => RESULT_M(20),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_30);
\R.X.DATA_0_RNIH7EJ[7]\: XOR2 port map (
Y => N_5269,
A => DATA_0(7),
B => INVOP2_1);
\R.M.Y_RNO_1[20]\: NOR2A port map (
Y => Y_M_1(21),
A => Y_1(21),
B => N_57_0);
\R.M.Y_RNO_2[20]\: NOR2B port map (
Y => Y_M_0_0(20),
A => Y_1(20),
B => Y08);
\RFO_M[15]_Z10463\: NOR2B port map (
Y => RFO_M(15),
A => data1(15),
B => DATA_0_SQMUXA_0_0);
\RFO_M[47]_Z10464\: NOR2B port map (
Y => RFO_M(47),
A => data2(15),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIPJHA3[15]\: NOR2B port map (
Y => Y_M_0_1(15),
A => Y(15),
B => DATA_0_SQMUXA_2);
\IR.ADDR_RNIUSIF3[15]\: NOR2B port map (
Y => ADDR_M_0(15),
A => ADDR(15),
B => DATA_5_SQMUXA_1);
\R.X.DATA_0_RNIKJTP[15]\: NOR2B port map (
Y => DATA_0_M_0(15),
A => DATA_0_0(15),
B => UN533_DBGUNIT);
\COMB.DIAGREAD.DATA_0_IV_0_RNO[23]\: NOR2B port map (
Y => RFO_M(55),
A => data2(23),
B => DATA_1_SQMUXA);
\R.W.S.ICC_RNISTFH3[3]\: NOR2B port map (
Y => ICC_M(3),
A => ICC(3),
B => DATA_1_SQMUXA_3);
\R.F.PC_RNI0OC93[23]\: NOR2B port map (
Y => PC_M_0_1(23),
A => FPC_124,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNITSJF3[23]\: NOR2B port map (
Y => ADDR_M_0(23),
A => ADDR(23),
B => DATA_5_SQMUXA_1);
\COMB.DIAGREAD.DATA_0_IV_0_RNO_0[23]\: NOR2B port map (
Y => DATA_0_M_0(23),
A => DATA_0(23),
B => UN533_DBGUNIT);
\IR.ADDR_RNO_0[23]\: NOR2B port map (
Y => PC_M_2(23),
A => FLINE(23),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[23]\: NOR2B port map (
Y => ADDR_M_1(23),
A => ADDR(23),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_4[23]\: NOR2B port map (
Y => PC_M_0(23),
A => PC_0(23),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_6[23]\: NOR2B port map (
Y => PC_M_0_0(23),
A => PC_2(23),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[23]\: NOR2B port map (
Y => DBGI_M_1(52),
A => ddata(23),
B => NPC_1_SQMUXA_1);
\R.E.ALUOP_0_RNIJ10BI7[0]\: MX2 port map (
Y => N_6679,
A => ALURESULT(31),
B => LOGICOUT(23),
S => UN3_OP);
\R.X.ICC_RNIIPKU[3]\: MX2 port map (
Y => N_6684,
A => ICC(3),
B => ICC_2(3),
S => WICC_0);
\R.M.ICC_RNIDVSH1[3]\: MX2 port map (
Y => N_6689,
A => N_6684,
B => ICC_0(3),
S => WICC_2);
\R.E.CTRL.WICC_RNITAR5K7\: MX2 port map (
Y => ICCO(3),
A => N_6689,
B => N_6679,
S => WICC);
\R.X.RESULT_RNIK739[15]\: MX2 port map (
Y => XC_RESULT_1(15),
A => NN_31,
B => DATA_0_0(15),
S => LD_0_0);
\R.E.OP2_RNI54MO[13]\: MX2 port map (
Y => UN1_IU_5(79),
A => OP2(13),
B => N_5275,
S => LDBP2_0);
\R.M.CTRL.PC_RNI6D8V[13]\: MX2 port map (
Y => N_5340,
A => FLINE(13),
B => PC(13),
S => NPC_0(0));
\R.E.CTRL.PC_RNIA2LT[13]\: MX2 port map (
Y => N_5372,
A => PC_0(13),
B => PC_2(13),
S => N_5359_0);
\R.E.CTRL.PC_RNIJPJV1[13]\: MX2 port map (
Y => XC_RESULT(13),
A => N_5372,
B => N_5340,
S => N_5391_0);
\COMB.FPSTDATA.EDATA2_0_IV_1_RNO_1[21]\: NOR2A port map (
Y => OP1_I_M(21),
A => UN8_CASAEN,
B => OP1(21));
\COMB.FPSTDATA.EDATA2_0_IV_1_RNO[21]\: NOR2A port map (
Y => BPDATA_I_M(21),
A => EDATA_2_SQMUXA,
B => BPDATA(21));
\R.M.Y_RNO_1[13]\: NOR2B port map (
Y => Y_M(13),
A => Y_2(13),
B => WY_1_0);
\R.M.Y_RNO_2[13]\: NOR2B port map (
Y => Y_M_0(13),
A => Y_3(13),
B => WY_RNIGIMA_1);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_1[13]\: NOR2B port map (
Y => PC_M_3(13),
A => PC_2(13),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNIUAT3C2\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(14),
A => EADDRESS(13),
B => ALURESULT_0_SQMUXA_0);
\R.X.RESULT_RNIOMCTA[5]\: NOR2B port map (
Y => BPDATA_M_2(5),
A => BPDATA(5),
B => ALURESULT_4_SQMUXA);
\R.E.OP1_RNIPVLG[13]\: NOR2B port map (
Y => OP1_M(13),
A => OP1(13),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIQN125\: NOR2B port map (
Y => DBGI_M_0(42),
A => ddata(13),
B => MRESULT2_1_SQMUXA_0_0);
\IR.ADDR_RNO_2[13]\: NOR2B port map (
Y => PC_M_4(13),
A => FLINE(13),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_6[13]\: NOR2B port map (
Y => PC_M_2(13),
A => PC(13),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[13]\: NOR2B port map (
Y => PC_M_0(13),
A => PC_2(13),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[13]\: NOR2B port map (
Y => PC_M_1(13),
A => PC_0(13),
B => ADDR_3_SQMUXA_0);
\R.E.OP2_RNO_3[13]\: MX2 port map (
Y => N_6329,
A => data2(13),
B => NN_32,
S => RSEL2(2));
\R.X.CTRL.PC_RNIE59T2[13]\: MX2 port map (
Y => N_6541,
A => FLINE(13),
B => XC_RESULT(13),
S => RSTATE(0));
\R.X.RESULT_RNIBK8P[13]\: MX2 port map (
Y => N_6573,
A => XC_RESULT_1(13),
B => ddata(13),
S => RSTATE(0));
\R.X.CTRL.PC_RNISRQM52[13]\: MX2 port map (
Y => WDATA_50,
A => N_6541,
B => N_6573,
S => XC_RESULT_SN_N_6_0);
\R.W.S.Y_RNO_0[13]\: NOR2B port map (
Y => Y_M_1_0(13),
A => Y_3(13),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[13]\: NOR2B port map (
Y => Y_M_0_1(13),
A => Y_2(13),
B => Y_1_SQMUXA_0);
\R.W.S.Y_RNO_3[13]\: NOR3C port map (
Y => RESULT_M(13),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT(13));
\COMB.V.W.S.SVT_1_IV_0_RNO\: NOR2B port map (
Y => SVT_M_1,
A => DWT_0_SQMUXA,
B => SVT);
\COMB.V.W.S.SVT_1_IV_0_RNO_0\: NOR3C port map (
Y => DBGI_M_3(42),
A => rst,
B => DWT_1_SQMUXA,
C => ddata(13));
\R.X.RESULT_RNIT8D68[13]\: MX2 port map (
Y => BPDATA(13),
A => OP1_RNI2NF9(13),
B => XC_RESULT_1(13),
S => BPDATA6_0_0);
\R.X.RESULT_RNIG339[13]\: MX2 port map (
Y => XC_RESULT_1(13),
A => RESULT(13),
B => DATA_0(13),
S => LD_0_0);
\R.E.OP1_RNI2NF9[13]\: MX2 port map (
Y => OP1_RNI2NF9(13),
A => OP1(13),
B => DATA_0(13),
S => LDBP1_0);
\R.X.DATA_0_RNIDP2C[13]\: XOR2 port map (
Y => N_5275,
A => DATA_0(13),
B => INVOP2_0);
\R.X.RESULT_RNI7SU0B[14]\: OA1B port map (
Y => BPDATA_I_M(14),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(14));
\R.E.OP1_RNINGOM1[14]\: NOR2A port map (
Y => EX_OP1_I_M(14),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI4PF9(14));
\RFO_M[34]_Z10515\: NOR2B port map (
Y => RFO_M(34),
A => data2(2),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI5I7I3[2]\: NOR2B port map (
Y => Y_M_0_0(2),
A => Y(2),
B => DATA_0_SQMUXA_2_0);
\R.W.S.WIM_RNIPP163[2]\: NOR2B port map (
Y => WIM_M(2),
A => WIM(2),
B => DATA_2_SQMUXA_2);
\IR.ADDR_RNIAM4A3[2]\: NOR2B port map (
Y => ADDR_M_0(2),
A => ADDR(2),
B => DATA_5_SQMUXA_1);
\DSUR.ASI_RNIFH6J3[2]\: NOR2B port map (
Y => ASI_M(2),
A => ASI(2),
B => DATA_9_SQMUXA_1);
\RFO_M[46]_Z10520\: NOR2B port map (
Y => RFO_M(46),
A => data2(14),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIOIHA3[14]\: NOR2B port map (
Y => Y_M_0_0(14),
A => Y_0(14),
B => DATA_0_SQMUXA_2);
\R.W.S.DWT_RNIHMLL3\: NOR2B port map (
Y => DWT_M,
A => DWT,
B => DATA_10_SQMUXA);
\R.X.DATA_0_RNIJITP[14]\: NOR2B port map (
Y => DATA_0_M_0(14),
A => DATA_0(14),
B => UN533_DBGUNIT);
\R.E.OP1_RNIQ0MG[14]\: NOR2B port map (
Y => OP1_M(14),
A => OP1(14),
B => UN8_CASAEN);
\IR.ADDR_RNO_3[14]\: NOR2B port map (
Y => PC_M_1(14),
A => FLINE(14),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_6[14]\: NOR2B port map (
Y => PC_M_3(14),
A => PC(14),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[14]\: NOR2B port map (
Y => PC_M_0_0(14),
A => PC_0(14),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[14]\: NOR2B port map (
Y => PC_M_2(14),
A => PC_1(14),
B => ADDR_3_SQMUXA_0);
\IR.ADDR_RNO_1[14]\: NOR2B port map (
Y => DBGI_M_1(43),
A => ddata(14),
B => NPC_1_SQMUXA_1);
\R.W.S.DWT_RNO_1\: NOR3C port map (
Y => DBGI_M_3(43),
A => rst,
B => DWT_1_SQMUXA,
C => ddata(14));
\R.X.CTRL.INST_RNI7B0C32[25]\: NOR3C port map (
Y => DWT_1_SQMUXA_1,
A => ICNT_1_2,
B => DWT_1_SQMUXA_4,
C => rst);
\R.M.CTRL.PC_RNICJ8V[16]\: MX2 port map (
Y => N_5343,
A => FLINE(16),
B => PC_0(16),
S => NPC_0(0));
\R.E.CTRL.PC_RNIG8LT[16]\: MX2 port map (
Y => N_5375,
A => PC_2(16),
B => PC(16),
S => N_5359_0);
\R.E.CTRL.PC_RNIV5KV1[16]\: MX2 port map (
Y => XC_RESULT(16),
A => N_5375,
B => N_5343,
S => N_5391_0);
\RFO_M[16]_Z10535\: NOR2B port map (
Y => RFO_M(16),
A => data1(16),
B => DATA_0_SQMUXA_0_0);
\R.W.S.Y_RNIQKHA3[16]\: NOR2B port map (
Y => Y_M_0_0(16),
A => Y_0(16),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNI5CJC3[4]\: NOR2B port map (
Y => TBA_M_0(4),
A => TBA(4),
B => DATA_3_SQMUXA_1);
\R.F.PC_RNI2PB93[16]\: NOR2B port map (
Y => PC_M_0_0(16),
A => FPC_117,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIVTIF3[16]\: NOR2B port map (
Y => ADDR_M_0(16),
A => ADDR(16),
B => DATA_5_SQMUXA_1);
\R.X.RESULT_RNIATJBC[0]\: NOR2B port map (
Y => BPDATA_M_1(0),
A => ALUOP_RNICMFS2(0),
B => BPDATA(0));
\R.W.S.TBA_RNIBOVS2[4]\: NOR2B port map (
Y => TBA_M_1(4),
A => TBA(4),
B => ALURESULT_12_SQMUXA);
\R.E.OP1_RNIS2MG[16]\: NOR2B port map (
Y => OP1_M(16),
A => OP1(16),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNITQ125\: NOR2B port map (
Y => DBGI_M_0(45),
A => ddata(16),
B => MRESULT2_1_SQMUXA);
\IR.ADDR_RNO_5[7]\: NOR2B port map (
Y => PC_M_1(7),
A => PC_0(7),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_0[16]\: NOR2B port map (
Y => PC_M_3(16),
A => FLINE(16),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[16]\: NOR2B port map (
Y => ADDR_M_1(16),
A => ADDR(16),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_6[16]\: NOR2B port map (
Y => PC_M_2(16),
A => PC_0(16),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[16]\: NOR2B port map (
Y => PC_M_0(16),
A => PC(16),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[16]\: NOR2B port map (
Y => PC_M_1(16),
A => PC_2(16),
B => ADDR_3_SQMUXA_0);
\R.X.CTRL.PC_RNITK9T2[16]\: MX2 port map (
Y => N_6544,
A => FLINE(16),
B => XC_RESULT(16),
S => RSTATE(0));
\R.X.RESULT_RNIKT8P[16]\: MX2 port map (
Y => N_6576,
A => XC_RESULT_1(16),
B => ddata(16),
S => RSTATE(0));
\R.X.CTRL.PC_RNIKKRM52[16]\: MX2 port map (
Y => WDATA_53,
A => N_6544,
B => N_6576,
S => XC_RESULT_SN_N_6_0);
\R.W.S.TT_RNO[4]\: MX2 port map (
Y => NN_33,
A => N_6661,
B => N_6652,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_1[4]\: MX2 port map (
Y => N_6789,
A => TBA(4),
B => NN_34,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[4]\: MX2 port map (
Y => TBA_1(4),
A => N_6810,
B => N_6789,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_0[4]\: NOR2B port map (
Y => N_6661,
A => ddata(8),
B => rst);
\R.W.S.TBA_RNO_0[4]\: NOR2B port map (
Y => N_6810,
A => ddata(16),
B => rst);
\R.X.RESULT_RNIM939[16]\: MX2 port map (
Y => XC_RESULT_1(16),
A => NN_34,
B => DATA_0(16),
S => LD_4);
\R.E.OP1_RNI8TF9[16]\: MX2 port map (
Y => OP1_RNI8TF9(16),
A => OP1(16),
B => DATA_0(16),
S => LDBP1_0);
\IR.ADDR_RNO_0[7]\: NOR2B port map (
Y => PC_M_4(7),
A => FLINE(7),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[7]\: NOR2B port map (
Y => ADDR_M_1(7),
A => ADDR(7),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[7]\: NOR2B port map (
Y => PC_M_2(7),
A => PC(7),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[7]\: NOR2B port map (
Y => PC_M_0(7),
A => PC_1(7),
B => ADDR_2_SQMUXA_0_0);
\R.E.OP2_RNIFEMO[18]\: MX2 port map (
Y => UN1_IU_5(84),
A => OP2(18),
B => N_5280,
S => LDBP2_0);
\R.M.CTRL.PC_RNI1NPK[18]\: MX2 port map (
Y => N_5345,
A => FLINE(18),
B => PC_0(18),
S => NPC(0));
\R.E.CTRL.PC_RNIKCLT[18]\: MX2 port map (
Y => N_5377,
A => PC_2(18),
B => PC(18),
S => N_5359_0);
\R.E.CTRL.PC_RNIOD5L1[18]\: MX2 port map (
Y => XC_RESULT(18),
A => N_5377,
B => N_5345,
S => N_5391);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO[18]\: NOR2B port map (
Y => BPDATA_M(18),
A => BPDATA(18),
B => ALURESULT_6_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_2[18]\: NOR2B port map (
Y => EX_OP2_M(18),
A => UN1_IU_5(84),
B => ALURESULT_7_SQMUXA);
\R.E.OP1_RNIU4MG[18]\: NOR2B port map (
Y => OP1_M(18),
A => OP1(18),
B => UN8_CASAEN);
\IR.ADDR_RNO_2[18]\: NOR2B port map (
Y => PC_M_3(18),
A => FLINE(18),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_6[18]\: NOR2B port map (
Y => PC_M_2(18),
A => PC_0(18),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[18]\: NOR2B port map (
Y => PC_M_0(18),
A => PC(18),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[18]\: NOR2B port map (
Y => PC_M_1(18),
A => PC_2(18),
B => ADDR_3_SQMUXA_0);
\R.X.CTRL.PC_RNIOUQI2[18]\: MX2 port map (
Y => N_6546,
A => FLINE(18),
B => XC_RESULT(18),
S => RSTATE(0));
\R.X.RESULT_RNIQ39P[18]\: MX2 port map (
Y => N_6578,
A => XC_RESULT_1(18),
B => ddata(18),
S => RSTATE(0));
\R.X.CTRL.PC_RNIL4DC52[18]\: MX2 port map (
Y => WDATA_55,
A => N_6546,
B => N_6578,
S => XC_RESULT_SN_N_6);
\R.W.S.TBA_RNO_1[6]\: MX2 port map (
Y => N_6791,
A => TBA(6),
B => NN_35,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[6]\: MX2 port map (
Y => TBA_1(6),
A => N_6812,
B => N_6791,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_0[6]\: NOR2B port map (
Y => N_6812,
A => ddata(18),
B => rst);
\R.X.RESULT_RNIQD39[18]\: MX2 port map (
Y => XC_RESULT_1(18),
A => NN_35,
B => DATA_0_0(18),
S => LD_4);
\R.X.DATA_0_RNIIU2C[18]\: XOR2 port map (
Y => N_5280,
A => DATA_0_0(18),
B => INVOP2_0);
\R.M.CTRL.PC_RNI3PPK[19]\: MX2 port map (
Y => N_5346,
A => FLINE(19),
B => PC(19),
S => NPC(0));
\R.E.CTRL.PC_RNIMELT[19]\: MX2 port map (
Y => N_5378,
A => PC_0(19),
B => PC_1(19),
S => N_5359_0);
\R.E.CTRL.PC_RNISH5L1[19]\: MX2 port map (
Y => XC_RESULT(19),
A => N_5378,
B => N_5346,
S => N_5391);
\R.X.RESULT_RNIG2M9C[3]\: NOR2A port map (
Y => BPDATA_I_M_1(3),
A => N_5728_1,
B => BPDATA(3));
\R.X.RESULT_RNI8PMJ9[19]\: NOR2A port map (
Y => BPDATA_I_M(19),
A => EDATA_2_SQMUXA,
B => BPDATA(19));
\R.E.OP1_RNI1ROM1[19]\: NOR2A port map (
Y => EX_OP1_I_M(19),
A => EDATA_3_SQMUXA_0,
B => OP1_RNIE3G9(19));
\R.M.Y_RNO_2[1]\: NOR2A port map (
Y => LOGICOUT_M(1),
A => Y14_0,
B => N_32);
\IR.ADDR_RNO_2[19]\: NOR2B port map (
Y => PC_M_2(19),
A => FLINE(19),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_5[19]\: NOR2B port map (
Y => PC_M_0(19),
A => PC_1(19),
B => ADDR_2_SQMUXA);
\R.W.S.Y_RNO_0[15]\: NOR2B port map (
Y => Y_M_1_0(15),
A => Y(15),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[15]\: NOR2B port map (
Y => Y_M_0_2(15),
A => Y_0(15),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[15]\: NOR3C port map (
Y => RESULT_M(15),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_31);
\R.X.RESULT_RNIL1E68[19]\: MX2 port map (
Y => BPDATA(19),
A => OP1_RNIE3G9(19),
B => XC_RESULT_1(19),
S => BPDATA6);
\R.X.ICC_RNIELKU[1]\: MX2 port map (
Y => N_6682,
A => ICC_0(1),
B => ICC(1),
S => WICC_0);
\R.E.SHCNT_RNIRHFSI[2]\: MX2 port map (
Y => SHIFTIN_14(34),
A => SHIFTIN_11(34),
B => SHIFTIN_11(38),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNI4DNV8[3]\: MX2 port map (
Y => SHIFTIN_11(38),
A => SHIFTIN_8(38),
B => SHIFTIN_8(46),
S => EX_SHCNT_1(3));
\R.F.PC_RNIV563B[29]\: MX2 port map (
Y => N_5917,
A => FPC_130,
B => DPC(29),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIT1DLJ[29]\: MX2 port map (
Y => FE_PC(29),
A => N_5917,
B => PC(29),
S => EX_BPMISS_1);
\R.E.CTRL.PC_RNIJ50I1[29]\: NOR2B port map (
Y => PC_M_3(29),
A => PC_0(29),
B => JMPL_RNI6R7E1_0);
\R.E.ALUOP_RNI8U718[0]\: NOR2A port map (
Y => LOGICOUT_M_0(29),
A => LOGICOUT(29),
B => N_9);
\R.X.RESULT_RNI34LK9[13]\: NOR2B port map (
Y => BPDATA_M_0(13),
A => BPDATA(13),
B => ALURESULT_5_SQMUXA);
\R.X.RESULT_RNIGJBS9[29]\: NOR2B port map (
Y => BPDATA_M(29),
A => BPDATA(29),
B => ALURESULT_6_SQMUXA);
\R.E.OP2_RNIRKS82[29]\: NOR2B port map (
Y => EX_OP2_M(29),
A => UN1_IU_5(95),
B => ALURESULT_7_SQMUXA);
\R.W.S.TBA_RNIVN113[17]\: NOR2B port map (
Y => TBA_M_1(17),
A => TBA(17),
B => ALURESULT_12_SQMUXA_0);
\R.M.DCI.ENADDR_RNI10325\: NOR2B port map (
Y => DBGI_M_0(58),
A => ddata(29),
B => MRESULT2_1_SQMUXA);
\IR.ADDR_RNO_0[29]\: NOR2B port map (
Y => PC_M_5(29),
A => FLINE(29),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[29]\: NOR2B port map (
Y => ADDR_M_1(29),
A => ADDR(29),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[29]\: NOR2B port map (
Y => PC_M_2(29),
A => PC_2(29),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[29]\: NOR2B port map (
Y => PC_M_0(29),
A => PC_0(29),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[29]\: NOR2B port map (
Y => PC_M_1(29),
A => PC(29),
B => ADDR_3_SQMUXA);
\R.W.S.TBA_RNO_1[17]\: MX2 port map (
Y => N_6802,
A => TBA(17),
B => NN_36,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[17]\: MX2 port map (
Y => TBA_1(17),
A => N_6823,
B => N_6802,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[17]\: NOR2B port map (
Y => N_6823,
A => ddata(29),
B => rst);
\R.X.RESULT_RNIAO3E8[29]\: MX2 port map (
Y => BPDATA(29),
A => OP1_RNI1M3H(29),
B => XC_RESULT_1(29),
S => BPDATA6);
\R.E.SHCNT_RNIEL4T_0[1]\: MX2 port map (
Y => EX_SHCNT_1(1),
A => SHCNT(1),
B => N_5251,
S => LDBP2_0);
\R.E.OP2_RNIGQN21[1]\: MX2 port map (
Y => OP2_RNIGQN21(1),
A => OP2(1),
B => N_5251,
S => LDBP2_2);
\R.E.OP1_RNI5QAP[0]\: NOR2A port map (
Y => OP1_I_M(0),
A => UN8_CASAEN,
B => OP1(0));
\R.E.OP1_RNIU5UJ2[0]\: NOR2A port map (
Y => EX_OP1_I_M(0),
A => EDATA_3_SQMUXA,
B => OP1_RNIBEL61(0));
\R.M.Y_RNI0I9B2[0]\: NOR2B port map (
Y => Y_M_0(0),
A => Y_0(0),
B => ALURESULT_10_SQMUXA);
\R.E.CWP_RNI7S6S2[0]\: NOR2B port map (
Y => CWP_M(0),
A => CWP_2(0),
B => ALURESULT_11_SQMUXA);
\R.W.S.WIM_RNIT3EM2[0]\: NOR3C port map (
Y => WIM_M_0(0),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(0));
\R.A.IMM_RNI6GLJ5[0]\: MX2 port map (
Y => N_6316,
A => data2(0),
B => NN_37,
S => RSEL2(2));
\R.W.RESULT_RNIID761[0]\: MX2 port map (
Y => N_6348,
A => NN_38,
B => NN_39,
S => RSEL2(2));
\R.A.RSEL2_0_RNI86797[1]\: MX2 port map (
Y => N_6380,
A => N_6316,
B => N_6348,
S => RSEL2_0(1));
\R.A.RSEL2_0_RNI82K0K3[1]\: MX2 port map (
Y => N_6444,
A => N_6412,
B => XC_RESULT_1(0),
S => RSEL2_0(1));
\R.A.RSEL2_0_RNIVF5PR3[0]\: MX2 port map (
Y => D_1(0),
A => N_6380,
B => N_6444,
S => RSEL2_0(0));
\R.A.RSEL2_RNIGFLSI3[2]\: NOR2A port map (
Y => N_6412,
A => ERES2(0),
B => RSEL2(2));
\R.X.RESULT_RNINDUMD[0]\: OA1B port map (
Y => BPDATA_I_M(0),
A => EDATA_2_SQMUXA_0,
B => N_5728_1,
C => BPDATA(0));
\R.X.RESULT_RNIU64F9[0]\: MX2 port map (
Y => BPDATA(0),
A => OP1_RNIBEL61(0),
B => XC_RESULT_1(0),
S => BPDATA6_0_0);
\COMB.DIAGREAD.DATA_0_IV_0_RNO[22]\: NOR2B port map (
Y => RFO_M(54),
A => data2(22),
B => DATA_1_SQMUXA);
\R.E.JMPL_RNIGVJH01\: NOR2B port map (
Y => SHIFTIN_17_M_0(7),
A => SHIFTIN_17(7),
B => ALURESULT_2_SQMUXA);
\R.E.JMPL_RNIMPQC81\: NOR2B port map (
Y => SHIFTIN_17_M(31),
A => SHIFTIN_17(31),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIINRO71\: NOR2B port map (
Y => SHIFTIN_17_M_0(30),
A => SHIFTIN_17(30),
B => ALURESULT_2_SQMUXA);
\R.W.RESULT_RNIPFA81[22]\: MX2 port map (
Y => N_6168,
A => MADDRESS_93,
B => NN_40,
S => RSEL1(2));
\R.A.IMM_RNI8ILJ5[1]\: MX2 port map (
Y => N_6317,
A => data2(1),
B => NN_41,
S => RSEL2(2));
\R.E.OP2_RNO_3[7]\: MX2 port map (
Y => N_6323,
A => data2(7),
B => NN_42,
S => RSEL2(2));
\R.E.OP2_RNO_3[8]\: MX2 port map (
Y => N_6324,
A => data2(8),
B => NN_43,
S => RSEL2(2));
\R.E.OP2_RNO_3[22]\: MX2 port map (
Y => N_6338,
A => data2(22),
B => NN_44,
S => RSEL2(2));
\R.E.OP2_RNO_3[27]\: MX2 port map (
Y => N_6343,
A => data2(27),
B => NN_45,
S => RSEL2(2));
\R.W.RESULT_RNIKF761[1]\: MX2 port map (
Y => N_6349,
A => MADDRESS_72,
B => RESULT_0(1),
S => RSEL2(2));
\R.E.OP2_RNO_4[8]\: MX2 port map (
Y => N_6356,
A => MADDRESS_79,
B => NN_46,
S => RSEL2(2));
\R.E.OP2_RNO_4[27]\: MX2 port map (
Y => N_6375,
A => MADDRESS_98,
B => NN_47,
S => RSEL2(2));
\R.A.RSEL2_0_RNICA797[1]\: MX2 port map (
Y => N_6381,
A => N_6317,
B => N_6349,
S => RSEL2_0(1));
\R.E.OP2_RNO_1[8]\: MX2 port map (
Y => N_6388,
A => N_6324,
B => N_6356,
S => RSEL2_0(1));
\R.A.RSEL2_0_RNI5DES9[1]\: MX2 port map (
Y => N_6445,
A => N_6413,
B => XC_RESULT_1(1),
S => RSEL2_0(1));
\R.E.OP2_RNO_2[7]\: MX2 port map (
Y => N_6451,
A => N_6419,
B => XC_RESULT_1(7),
S => RSEL2_0(1));
\R.E.OP2_RNO_2[8]\: MX2 port map (
Y => N_6452,
A => N_6420,
B => XC_RESULT_1(8),
S => RSEL2_0(1));
\R.A.RSEL2_0_RNI0VVKH[0]\: MX2 port map (
Y => D_1(1),
A => N_6381,
B => N_6445,
S => RSEL2_0(0));
\R.E.OP2_RNO_0[8]\: MX2 port map (
Y => D_1(8),
A => N_6388,
B => N_6452,
S => RSEL2_0(0));
\COMB.ALU_SELECT.ALURESULT_2_IV_RNIBOFO8[1]\: NOR2A port map (
Y => N_6413,
A => ERES2(1),
B => RSEL2(2));
\R.E.OP2_RNO_5[7]\: NOR2A port map (
Y => N_6419,
A => ERES2(7),
B => RSEL2(2));
\R.E.OP2_RNO_5[8]\: NOR2A port map (
Y => N_6420,
A => ERES2(8),
B => RSEL2(2));
\R.E.OP2_RNO_5[27]\: NOR2A port map (
Y => N_6439,
A => ERES2(27),
B => RSEL2(2));
\R.E.CTRL.PC_RNIVO8H1[7]\: NOR2B port map (
Y => PC_M_3(7),
A => PC_1(7),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNIN62QA1\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(8),
A => EADDRESS(7),
B => ALURESULT_0_SQMUXA_0);
\R.E.ALUOP_0_RNINA62B[0]\: NOR2A port map (
Y => LOGICOUT_M_0(7),
A => LOGICOUT(7),
B => N_9);
\COMB.ALU_SELECT.ALURESULT_1_IV_1_RNO_1[30]\: NOR2B port map (
Y => EX_OP2_M(30),
A => UN1_IU_5(96),
B => ALURESULT_7_SQMUXA);
\R.E.SHCNT_RNIKR4T_0[4]\: MX2 port map (
Y => EX_SHCNT_1(4),
A => SHCNT(4),
B => N_5254,
S => LDBP2_0);
\R.E.OP2_RNIM0O21[4]\: MX2 port map (
Y => OP2_RNIM0O21(4),
A => OP2(4),
B => N_5254,
S => LDBP2_2);
\RFO_M[36]_Z10662\: NOR2B port map (
Y => RFO_M(36),
A => data2(4),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI7K7I3[4]\: NOR2B port map (
Y => Y_M_0_0(4),
A => Y(4),
B => DATA_0_SQMUXA_2_0);
\R.W.S.WIM_RNIRR163[4]\: NOR2B port map (
Y => WIM_M(4),
A => WIM(4),
B => DATA_2_SQMUXA_2);
\IR.ADDR_RNICO4A3[4]\: NOR2B port map (
Y => ADDR_M_0(4),
A => ADDR(4),
B => DATA_5_SQMUXA_1);
\DSUR.ASI_RNIHJ6J3[4]\: NOR2B port map (
Y => ASI_M(4),
A => ASI(4),
B => DATA_9_SQMUXA_1);
\R.A.IMM_RNIEOLJ5[4]\: MX2 port map (
Y => N_6320,
A => data2(4),
B => NN_48,
S => RSEL2(2));
\R.W.RESULT_RNIQL761[4]\: MX2 port map (
Y => N_6352,
A => MADDRESS_75,
B => NN_49,
S => RSEL2(2));
\R.A.RSEL2_0_RNIOM797[1]\: MX2 port map (
Y => N_6384,
A => N_6320,
B => N_6352,
S => RSEL2_0(1));
\R.A.RSEL2_0_RNID3TDJ4[1]\: MX2 port map (
Y => N_6448,
A => N_6416,
B => XC_RESULT_1(4),
S => RSEL2_0(1));
\R.A.RSEL2_0_RNIK1F6R4[0]\: MX2 port map (
Y => D_1(4),
A => N_6384,
B => N_6448,
S => RSEL2_0(0));
\R.W.S.WIM_RNI86VA32[4]\: MX2 port map (
Y => N_6632,
A => WIM(4),
B => RESULT_0(4),
S => WIM_1_SQMUXA);
\R.W.S.WIM_RNIMU32A2[4]\: MX2 port map (
Y => WIM_1(4),
A => N_6632,
B => ddata(4),
S => WIM_1_SQMUXA_0);
\R.W.S.Y_RNO_3[4]\: NOR2B port map (
Y => Y_M_1(4),
A => Y(4),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_1[4]\: NOR3C port map (
Y => RESULT_M(4),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT_0(4));
\R.W.S.Y_RNO_2[4]\: NOR2B port map (
Y => DBGI_M_2(33),
A => ddata(4),
B => Y_1_SQMUXA_2);
\R.A.RSEL2_RNID8U9I4[2]\: NOR2A port map (
Y => N_6416,
A => ERES2(4),
B => RSEL2(2));
\R.X.DATA_0_RNITB2P[4]\: XOR2 port map (
Y => N_5254,
A => DATA_0(4),
B => INVOP2_0);
\R.A.RSEL1_RNI22S03[2]\: NOR2A port map (
Y => N_6115,
A => data1(1),
B => RSEL1(2));
\R.X.RESULT_RNIACKK[1]\: MX2 port map (
Y => XC_RESULT_1(1),
A => NN_29,
B => DATA_0(1),
S => LD_0_0);
\R.M.CTRL.RD_RNIPBLCA[6]\: XOR2 port map (
Y => RD_1_6,
A => NN_50,
B => DE_RADDR2_1(6));
\R.W.S.WIM_RNIJR32A2[3]\: MX2 port map (
Y => WIM_1(3),
A => N_6631,
B => ddata(3),
S => WIM_1_SQMUXA_0);
\R.E.OP2_RNIFJKQ[26]\: MX2 port map (
Y => OP2_RNIFJKQ(26),
A => OP2(26),
B => N_5288,
S => LDBP2_2);
\R.X.RESULT_RNI47BS9[26]\: NOR2B port map (
Y => BPDATA_M(26),
A => BPDATA(26),
B => ALURESULT_6_SQMUXA);
\R.W.RESULT_RNI1OA81[26]\: MX2 port map (
Y => N_6172,
A => MADDRESS_97,
B => NN_51,
S => RSEL1(2));
\R.X.CTRL.PC_RNIJUVI2[26]\: MX2 port map (
Y => N_6554,
A => FLINE(26),
B => XC_RESULT(26),
S => RSTATE(0));
\R.X.RESULT_RNIN3CP[26]\: MX2 port map (
Y => N_6586,
A => XC_RESULT_1(26),
B => ddata(26),
S => RSTATE(0));
\R.X.CTRL.PC_RNID4LC52[26]\: MX2 port map (
Y => WDATA_63,
A => N_6554,
B => N_6586,
S => XC_RESULT_SN_N_6);
\R.X.RESULT_RNIOD59[26]\: MX2 port map (
Y => XC_RESULT_1(26),
A => RESULT_0(26),
B => DATA_0(26),
S => LD_4);
\R.X.DATA_0_RNI2NF6[26]\: XOR2 port map (
Y => N_5288,
A => DATA_0(26),
B => INVOP2_1);
\R.E.OP2_RNIF14T[8]\: MX2 port map (
Y => OP2_RNIF14T(8),
A => OP2(8),
B => N_5270,
S => LDBP2_2);
\R.X.RESULT_RNI0HMJ9[17]\: NOR2A port map (
Y => BPDATA_I_M(17),
A => EDATA_2_SQMUXA,
B => BPDATA(17));
\R.X.DATA_0_RNII8EJ[8]\: XOR2 port map (
Y => N_5270,
A => DATA_0(8),
B => INVOP2_1);
\R.F.PC_RNO_22[31]\: NOR2A port map (
Y => TBA_M(19),
A => TBA(19),
B => RSTATE(1));
\R.F.PC_RNO_21[31]\: OA1 port map (
Y => ADDR_M(31),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(31));
\R.F.PC_RNO_16[31]\: NOR2B port map (
Y => DBGI_M(60),
A => ddata(31),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\RFO_M[42]_Z10697\: NOR2B port map (
Y => RFO_M(42),
A => data2(10),
B => DATA_1_SQMUXA);
\COMB.DIAGREAD.DATA_0_IV_0_RNO[20]\: NOR2B port map (
Y => RFO_M(52),
A => data2(20),
B => DATA_1_SQMUXA);
\R.W.S.ICC_RNIPQFH3[0]\: NOR2B port map (
Y => ICC_M(0),
A => ICC_0(0),
B => DATA_1_SQMUXA_3);
\R.F.PC_RNITKC93[20]\: NOR2B port map (
Y => PC_M_0_0(20),
A => FPC_121,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIQPJF3[20]\: NOR2B port map (
Y => ADDR_M_0(20),
A => ADDR(20),
B => DATA_5_SQMUXA_1);
\COMB.DIAGREAD.DATA_0_IV_0_RNO_0[20]\: NOR2B port map (
Y => DATA_0_M_0(20),
A => DATA_0_0(20),
B => UN533_DBGUNIT);
\IR.PWD_RNO\: NOR2B port map (
Y => RSTATE_7_SQMUXA,
A => PWD_0_SQMUXA,
B => rst);
\R.W.S.ICC_RNO_0[0]\: NOR3C port map (
Y => ICC_M_0(0),
A => rst,
B => UN1_INTACK6_4,
C => ICC_0(0));
\R.W.S.ICC_RNO_2[0]\: NOR3C port map (
Y => ICC_M_1(0),
A => ICNT_1_2,
B => ICC_1_SQMUXA_0,
C => ICC_2(0));
\R.W.S.ICC_RNO_3[0]\: NOR3C port map (
Y => RESULT_M_0(20),
A => ANNUL_ALL3,
B => ICC_2_SQMUXA_2,
C => NN_30);
\R.W.S.ICC_RNO_0[3]\: NOR3C port map (
Y => ICC_M_0_1(3),
A => rst,
B => UN1_INTACK6_4,
C => ICC(3));
\R.W.S.ICC_RNO_2[3]\: NOR3C port map (
Y => ICC_M_1(3),
A => ICNT_1_2,
B => ICC_1_SQMUXA_0,
C => ICC_2(3));
\RFO_M[53]_Z10709\: NOR2B port map (
Y => RFO_M(53),
A => data2(21),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIMHIA3[21]\: NOR2B port map (
Y => Y_M_0_1(21),
A => Y_0(21),
B => DATA_0_SQMUXA_2);
\R.F.PC_RNIULC93[21]\: NOR2B port map (
Y => PC_M_0_0(21),
A => FPC_122,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIRQJF3[21]\: NOR2B port map (
Y => ADDR_M_0(21),
A => ADDR(21),
B => DATA_5_SQMUXA_1);
\R.X.RESULT_RNIE359[21]\: MX2 port map (
Y => XC_RESULT_1(21),
A => NN_52,
B => DATA_0_0(21),
S => LD_4);
\R.E.OP2_RNI7DMQ[31]\: MX2 port map (
Y => UN1_IU_5(97),
A => OP2(31),
B => N_5293,
S => LDBP2_2);
\R.W.S.TBA_RNO_1[5]\: MX2 port map (
Y => N_6790,
A => TBA(5),
B => NN_53,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[5]\: MX2 port map (
Y => TBA_1(5),
A => N_6811,
B => N_6790,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_0[5]\: NOR2B port map (
Y => N_6811,
A => ddata(17),
B => rst);
\R.X.DATA_0_RNIUJG6[31]\: XOR2 port map (
Y => N_5293,
A => DATA_0_0(31),
B => INVOP2_1);
\R.W.S.ICC_RNO_0[1]\: NOR3C port map (
Y => ICC_M_0_0(1),
A => rst,
B => UN1_INTACK6_4,
C => ICC_0(1));
\R.W.S.ICC_RNO_2[1]\: NOR3C port map (
Y => ICC_M(1),
A => ICNT_1_2,
B => ICC_1_SQMUXA_0,
C => ICC(1));
\R.W.S.ICC_RNO_3[1]\: NOR3C port map (
Y => RESULT_M_0(21),
A => ANNUL_ALL3,
B => ICC_2_SQMUXA_2,
C => NN_52);
\R.M.CTRL.ANNUL_RNO\: OR2 port map (
Y => ANNUL_1_1,
A => ANNUL_5,
B => ANNUL_ALL_152);
\R.F.PC_RNO_23[31]\: NOR3B port map (
Y => PC_M_3(31),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_132,
C => PC_1_SQMUXA);
\RFO_M[10]_Z10724\: NOR2B port map (
Y => RFO_M(10),
A => data1(10),
B => DATA_0_SQMUXA_0_0);
\R.F.PC_RNISIB93[10]\: NOR2B port map (
Y => PC_M_0_0(10),
A => FPC_111,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIPNIF3[10]\: NOR2B port map (
Y => ADDR_M_0(10),
A => ADDR(10),
B => DATA_5_SQMUXA_1_0);
\R.E.SARI_RNIS07O\: MX2 port map (
Y => EX_SARI_1_1,
A => SARI,
B => EX_SARI_1,
S => LDBP1);
\R.W.S.TBA_RNO_1[19]\: MX2 port map (
Y => N_6804,
A => TBA(19),
B => NN_54,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[19]\: MX2 port map (
Y => TBA_1(19),
A => N_6825,
B => N_6804,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[19]\: NOR2B port map (
Y => N_6825,
A => ddata(31),
B => rst);
\R.E.OP1_RNIBEL61[0]\: MX2 port map (
Y => OP1_RNIBEL61(0),
A => OP1(0),
B => DATA_0(0),
S => LDBP1);
\R.X.RESULT_RNIG779[31]\: MX2 port map (
Y => XC_RESULT_1(31),
A => NN_54,
B => DATA_0_0(31),
S => LD_4);
\R.F.PC_RNIFN73B[30]\: MX2 port map (
Y => N_5918,
A => FPC_131,
B => DPC(30),
S => RA_BPMISS_1);
\R.M.DCI.ENADDR_RNIO09D5\: NOR2B port map (
Y => DBGI_M(13),
A => daddr(8),
B => MRESULT2_0_SQMUXA);
\R.E.OP1_RNIDGL61[1]\: MX2 port map (
Y => OP1_RNIDGL61(1),
A => OP1(1),
B => DATA_0(1),
S => LDBP1);
\R.X.DATA_0_RNIQ82P[1]\: XOR2 port map (
Y => N_5251,
A => DATA_0(1),
B => INVOP2_0);
\R.M.CTRL.LD_RNIP95E1\: MX2 port map (
Y => LDBP,
A => ALUADD_0_SQMUXA,
B => LD,
S => LDBP_1_SQMUXA);
\R.E.OP1_RNINJ9TP4[31]\: NOR2B port map (
Y => N_98,
A => N_9152,
B => OP1_RNIJ95H(31));
\R.W.S.TBA_RNO_1[11]\: MX2 port map (
Y => N_6796,
A => TBA(11),
B => NN_55,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[11]\: MX2 port map (
Y => TBA_1(11),
A => N_6817,
B => N_6796,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[11]\: NOR2B port map (
Y => N_6817,
A => ddata(23),
B => rst);
\R.X.RESULT_RNI1HH68[23]\: MX2 port map (
Y => BPDATA(23),
A => OP1_RNI4RH9(23),
B => XC_RESULT_1(23),
S => BPDATA6);
\R.E.OP1_RNIB0BP[6]\: NOR2B port map (
Y => OP1_M(6),
A => OP1(6),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIMU8D5\: NOR2B port map (
Y => DBGI_M(11),
A => daddr(6),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNICVKA5\: NOR2B port map (
Y => DBGI_M_0(35),
A => ddata(6),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.OP2_RNI59KQ[21]\: MX2 port map (
Y => UN1_IU_5(87),
A => OP2(21),
B => N_5283,
S => LDBP2_2);
\R.E.OP1_RNIB0BP_0[6]\: NOR2A port map (
Y => OP1_I_M(6),
A => UN8_CASAEN,
B => OP1(6));
\R.X.RESULT_RNIF6VMD[6]\: OA1B port map (
Y => BPDATA_I_M(6),
A => EDATA_2_SQMUXA,
B => N_5728_1,
C => BPDATA(6));
\R.E.OP1_RNIAIUJ2[6]\: NOR2A port map (
Y => EX_OP1_I_M(6),
A => EDATA_3_SQMUXA,
B => OP1_RNINQL61(6));
\R.X.RESULT_RNIMV4F9[6]\: MX2 port map (
Y => BPDATA(6),
A => OP1_RNINQL61(6),
B => XC_RESULT_1(6),
S => BPDATA6_0_0);
\R.E.OP1_RNINQL61[6]\: MX2 port map (
Y => OP1_RNINQL61(6),
A => OP1(6),
B => DATA_0(6),
S => LDBP1);
\R.E.OP2_RNI10MO[11]\: MX2 port map (
Y => OP2_RNI10MO(11),
A => OP2(11),
B => N_5273,
S => LDBP2_0);
\R.X.DATA_0_RNIBN2C[11]\: XOR2 port map (
Y => N_5273,
A => DATA_0_0(11),
B => INVOP2_0);
\R.X.RESULT_RNIP8H68[21]\: MX2 port map (
Y => BPDATA(21),
A => OP1_RNI0NH9(21),
B => XC_RESULT_1(21),
S => BPDATA6);
\R.E.OP1_RNI0NH9[21]\: MX2 port map (
Y => OP1_RNI0NH9(21),
A => OP1(21),
B => DATA_0_0(21),
S => LDBP1_0);
\R.X.RESULT_RNIHTD68[18]\: MX2 port map (
Y => BPDATA(18),
A => OP1_RNIC1G9(18),
B => XC_RESULT_1(18),
S => BPDATA6);
\R.E.OP1_RNI6RAP[1]\: NOR2A port map (
Y => OP1_I_M(1),
A => UN8_CASAEN,
B => OP1(1));
\R.X.RESULT_RNIRHUMD[1]\: OA1B port map (
Y => BPDATA_I_M(1),
A => EDATA_2_SQMUXA_0,
B => N_5728_1,
C => BPDATA(1));
\R.E.OP1_RNI08UJ2[1]\: NOR2A port map (
Y => EX_OP1_I_M(1),
A => EDATA_3_SQMUXA,
B => OP1_RNIDGL61(1));
\R.E.OP2_RNI7TV62[20]\: NOR2B port map (
Y => EX_OP2_M(20),
A => UN1_IU_5(86),
B => ALURESULT_7_SQMUXA);
\R.M.CTRL.WICC_RNI7PSH1\: MX2 port map (
Y => N_6687,
A => N_6682,
B => ICC_1(1),
S => WICC_2);
\R.X.RESULT_RNI42CTA[0]\: NOR2B port map (
Y => BPDATA_M_2(0),
A => BPDATA(0),
B => ALURESULT_4_SQMUXA);
\R.A.CTRL.PC_RNI5CFLJ[30]\: MX2 port map (
Y => FE_PC(30),
A => N_5918,
B => PC_0(30),
S => EX_BPMISS_1);
\R.D.PC_RNIHP73B[31]\: MX2 port map (
Y => N_5919,
A => FPC_132,
B => DPC(31),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNI8FFLJ[31]\: MX2 port map (
Y => FE_PC(31),
A => N_5919,
B => PC_0(31),
S => EX_BPMISS_1);
\R.F.PC_RNINT53B[25]\: MX2 port map (
Y => N_5913,
A => FPC_126,
B => DPC(25),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIHLCLJ[25]\: MX2 port map (
Y => FE_PC(25),
A => N_5913,
B => PC(25),
S => EX_BPMISS_1_0_0);
\R.W.S.TT_RNISBP23[4]\: NOR2B port map (
Y => TT_M_0(4),
A => TT(4),
B => ALURESULT_12_SQMUXA);
\R.E.OP1_RNID2BP[8]\: NOR2B port map (
Y => OP1_M(8),
A => OP1(8),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIE1LA5\: NOR2B port map (
Y => DBGI_M_0(37),
A => ddata(8),
B => MRESULT2_1_SQMUXA_0_0);
\R.W.S.PIL_RNILT3T2[0]\: NOR2B port map (
Y => PIL_M_0(0),
A => PIL(0),
B => ALURESULT_11_SQMUXA);
\R.X.RESULT_RNICUL9C[2]\: NOR2A port map (
Y => BPDATA_I_M_1(2),
A => N_5728_1,
B => BPDATA(2));
\R.X.RESULT_RNI4LMJ9[18]\: NOR2A port map (
Y => BPDATA_I_M(18),
A => EDATA_2_SQMUXA,
B => BPDATA(18));
\R.E.OP1_RNIVOOM1[18]\: NOR2A port map (
Y => EX_OP1_I_M(18),
A => EDATA_3_SQMUXA_0,
B => OP1_RNIC1G9(18));
\R.E.OP1_RNIC1G9[18]\: MX2 port map (
Y => OP1_RNIC1G9(18),
A => OP1(18),
B => DATA_0_0(18),
S => LDBP1_0);
\R.E.JMPL_RNICB4511\: NOR2B port map (
Y => SHIFTIN_17_M(9),
A => SHIFTIN_17(9),
B => ALURESULT_1_SQMUXA);
\R.D.PC_RNIRM35B[9]\: MX2 port map (
Y => N_5897,
A => FPC_110,
B => DPC(9),
S => RA_BPMISS_1_0);
\R.E.JMPL_RNISR2NU\: NOR2B port map (
Y => SHIFTIN_17_M(1),
A => SHIFTIN_17(1),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNILM6FC3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(17),
A => EADDRESS(16),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNI92FD21_0\: NOR2B port map (
Y => SHIFTIN_17_M(17),
A => SHIFTIN_17(17),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNIA5USA4\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(30),
A => EADDRESS(29),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNIQFNH71\: NOR2B port map (
Y => SHIFTIN_17_M_0(29),
A => SHIFTIN_17(29),
B => ALURESULT_2_SQMUXA);
\R.F.PC_RNO_9[17]\: NOR2B port map (
Y => PC_M(17),
A => DPC(17),
B => PC4_0_0);
\R.F.PC_RNO_4[27]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(27),
A => DBGI_M(56),
B => XC_TRAP_ADDRESS_IV_1(27),
C => UN6_XC_EXCEPTION);
\R.F.PC_RNO_4[30]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(30),
A => DBGI_M(59),
B => XC_TRAP_ADDRESS_IV_1(30),
C => UN6_XC_EXCEPTION);
\R.F.PC_RNO_3[30]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(31),
A => EADDRESS(30),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_12[30]\: NOR2B port map (
Y => PC_M(30),
A => DPC(30),
B => PC4);
\R.F.PC_RNO_1[30]\: NOR2B port map (
Y => UN6_FE_NPC_M(28),
A => I_89,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.X.DATA_0_RNIKKUP[24]\: NOR2B port map (
Y => DATA_0_M_0(24),
A => DATA_0_2(24),
B => UN533_DBGUNIT);
\R.A.CTRL.PC_RNI7CVJJ[9]\: MX2 port map (
Y => FE_PC(9),
A => N_5897,
B => PC(9),
S => EX_BPMISS_1);
\R.X.RESULT_RNIK4MJ9[14]\: NOR2A port map (
Y => BPDATA_I_M_0(14),
A => EDATA_1_SQMUXA,
B => BPDATA(14));
\R.E.OP1_RNI4VDU1[30]\: NOR2A port map (
Y => EX_OP1_I_M(30),
A => EDATA_3_SQMUXA,
B => OP1_RNIH75H(30));
\R.F.PC_RNO_11[17]\: NOR2A port map (
Y => TBA_M(5),
A => TBA(5),
B => RSTATE(1));
\R.F.PC_RNO_10[17]\: OA1 port map (
Y => ADDR_M(17),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(17));
\R.F.PC_RNO_12[17]\: NOR3B port map (
Y => PC_M_3(17),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_118,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_6[17]\: NOR2B port map (
Y => DBGI_M(46),
A => ddata(17),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\IR.ADDR_RNO_0[17]\: NOR2B port map (
Y => PC_M_4(17),
A => FLINE(17),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[17]\: NOR2B port map (
Y => ADDR_M_1(17),
A => ADDR(17),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_6[17]\: NOR2B port map (
Y => PC_M_2(17),
A => PC_0(17),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[17]\: NOR2B port map (
Y => PC_M_0(17),
A => PC(17),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[17]\: NOR2B port map (
Y => PC_M_1(17),
A => PC_1(17),
B => ADDR_3_SQMUXA_0);
\R.F.PC_RNO_4[17]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(17),
A => DBGI_M(46),
B => XC_TRAP_ADDRESS_IV_1(17),
C => UN6_XC_EXCEPTION_0);
\R.E.ALUOP_RNI9NDSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(6),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(6));
\R.E.CTRL.PC_RNIASVH1[20]\: NOR2B port map (
Y => PC_M_3(20),
A => PC(20),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNIUGGTL3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(21),
A => EADDRESS(20),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNIHNUT31_0\: NOR2B port map (
Y => SHIFTIN_17_M(21),
A => SHIFTIN_17(21),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNICJIH31\: NOR2B port map (
Y => SHIFTIN_17_M_0(20),
A => SHIFTIN_17(20),
B => ALURESULT_2_SQMUXA);
\R.F.PC_RNO_11[27]\: NOR2A port map (
Y => TBA_M(15),
A => TBA(15),
B => RSTATE(1));
\R.F.PC_RNO_10[27]\: OA1 port map (
Y => ADDR_M(27),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(27));
\R.F.PC_RNO_12[27]\: NOR3B port map (
Y => PC_M_3(27),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_128,
C => PC_1_SQMUXA);
\R.F.PC_RNO_6[27]\: NOR2B port map (
Y => DBGI_M(56),
A => ddata(27),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\IR.ADDR_RNO_0[3]\: NOR2B port map (
Y => PC_M_3(3),
A => FLINE(3),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[3]\: NOR2B port map (
Y => ADDR_M_1(3),
A => ADDR(3),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[3]\: NOR2B port map (
Y => PC_M_2(3),
A => PC_0(3),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[3]\: NOR2B port map (
Y => PC_M_0(3),
A => PC(3),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[3]\: NOR2B port map (
Y => PC_M_1(3),
A => PC_2(3),
B => ADDR_3_SQMUXA);
\R.F.PC_RNO_7[9]\: OA1 port map (
Y => ADDR_M(9),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(9));
\R.F.PC_RNO_9[9]\: NOR3B port map (
Y => PC_M_4(9),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_110,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_5[9]\: NOR2B port map (
Y => DBGI_M(38),
A => ddata(9),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNIHL33B[13]\: MX2 port map (
Y => N_5901,
A => FPC_114,
B => DPC(13),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNI899LJ[13]\: MX2 port map (
Y => FE_PC(13),
A => N_5901,
B => PC_0(13),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNO_3[9]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(10),
A => EADDRESS(9),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_1[9]\: NOR2B port map (
Y => UN6_FE_NPC_M(7),
A => I_20,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_4[9]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(9),
A => DBGI_M(38),
B => XC_TRAP_ADDRESS_IV_1(9),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_8[5]\: MX2 port map (
Y => N_6056,
A => FPC_106,
B => EADDRESS(5),
S => JUMP);
\COMB.V.F.PC_1_IV_1_RNO_2[9]\: MX2 port map (
Y => N_6060,
A => FPC_110,
B => EADDRESS(9),
S => JUMP);
\R.F.PC_RNO_13[27]\: MX2 port map (
Y => N_6078,
A => FPC_128,
B => EADDRESS(27),
S => JUMP);
\COMB.V.F.PC_1_IV_1_RNO_1[9]\: MX2 port map (
Y => PC_5(9),
A => I_20,
B => N_6060,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_8[27]\: MX2 port map (
Y => PC_5(27),
A => I_77,
B => N_6078,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_3[17]\: NOR2B port map (
Y => N_14,
A => EADDRESS(17),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_1[17]\: NOR2B port map (
Y => N_15,
A => I_43,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_13[17]\: MX2 port map (
Y => N_9229,
A => FPC_118,
B => EADDRESS(17),
S => JUMP_0);
\R.F.PC_RNO_8[17]\: MX2 port map (
Y => N_6,
A => I_43,
B => N_9229,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNIPT33B[17]\: MX2 port map (
Y => N_5905,
A => FPC_118,
B => DPC(17),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNIKL9LJ[17]\: MX2 port map (
Y => FE_PC(17),
A => N_5905,
B => PC_1(17),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNO_0[9]\: XA1 port map (
Y => TMP_M(9),
A => I6_UN1_CO1,
B => D_N_9_10,
C => UN1_DE_BRANCH_1);
\R.F.PC_RNO_0[17]\: XA1 port map (
Y => TMP_M(17),
A => I14_UN1_CO1,
B => ADD_30X30_SLOW_I15_S_0,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_21[30]\: MX2 port map (
Y => N_6081,
A => FPC_131,
B => EADDRESS(30),
S => JUMP);
\R.F.PC_RNO_11[30]\: MX2 port map (
Y => PC_5(30),
A => I_89,
B => N_6081,
S => PC_5_SN_N_4_MUX);
\R.E.SHLEFT_1_RNI70GM3\: MX2 port map (
Y => SHIFTIN_8(46),
A => SHIFTIN_5(46),
B => SHIFTIN_5(62),
S => EX_SHCNT_1(4));
\IR.ADDR_RNO_0[25]\: NOR2B port map (
Y => PC_M_5(25),
A => FLINE(25),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[25]\: NOR2B port map (
Y => ADDR_M_1(25),
A => ADDR(25),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[25]\: NOR2B port map (
Y => PC_M_2(25),
A => PC_0(25),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[25]\: NOR2B port map (
Y => PC_M_0(25),
A => PC_2(25),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[25]\: NOR2B port map (
Y => PC_M_1(25),
A => PC(25),
B => ADDR_3_SQMUXA);
\R.M.CTRL.PC_RNIRIRK[24]\: MX2 port map (
Y => N_5351,
A => FLINE(24),
B => PC_0(24),
S => NPC(0));
\R.E.CTRL.PC_RNIE8NT[24]\: MX2 port map (
Y => N_5383,
A => PC_2(24),
B => PC(24),
S => N_5359_0);
\R.F.PC_RNILR53B[24]\: MX2 port map (
Y => N_5912,
A => FPC_125,
B => DPC(24),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIEICLJ[24]\: MX2 port map (
Y => FE_PC(24),
A => N_5912,
B => PC_2(24),
S => EX_BPMISS_1_0_0);
\R.E.JMPL_RNIRH2K14\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(25),
A => EADDRESS(24),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNI88M751\: NOR2B port map (
Y => SHIFTIN_17_M_0(24),
A => SHIFTIN_17(24),
B => ALURESULT_2_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_6[24]\: NOR2B port map (
Y => EX_OP2_M(24),
A => UN1_IU_5(90),
B => ALURESULT_7_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_4[24]\: NOR2B port map (
Y => TBA_M_1(12),
A => TBA(12),
B => ALURESULT_12_SQMUXA_0);
\R.M.DCI.ENADDR_RNISQ225\: NOR2B port map (
Y => DBGI_M_0(53),
A => ddata(24),
B => MRESULT2_1_SQMUXA);
\IR.ADDR_RNO_0[24]\: NOR2B port map (
Y => PC_M_3(24),
A => FLINE(24),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[24]\: NOR2B port map (
Y => ADDR_M_1(24),
A => ADDR(24),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[24]\: NOR2B port map (
Y => PC_M_2(24),
A => PC_0(24),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[24]\: NOR2B port map (
Y => PC_M_0(24),
A => PC(24),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[24]\: NOR2B port map (
Y => PC_M_1(24),
A => PC_2(24),
B => ADDR_3_SQMUXA_0);
\R.F.PC_RNO_3[27]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(28),
A => EADDRESS(27),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_9[27]\: NOR2B port map (
Y => PC_M(27),
A => DPC(27),
B => PC4);
\R.X.CTRL.TT_RNIJG3G1[0]\: MX2 port map (
Y => N_5445,
A => TT_0(0),
B => RESULT_0(0),
S => NN_162);
\R.X.CTRL.TT_RNIRO3G1[4]\: MX2 port map (
Y => N_5449,
A => NN_6,
B => RESULT_0(4),
S => NN_162);
\R.W.S.Y_RNO_3[10]\: NOR3C port map (
Y => RESULT_M(10),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_56);
\R.W.S.TT_RNO_1[6]\: MX2 port map (
Y => N_6654,
A => TT(6),
B => XC_VECTT_1(6),
S => S_3_SQMUXA);
\R.X.CTRL.TT_RNINK3G1[2]\: MX2 port map (
Y => N_5447,
A => TT_0(2),
B => NN_57,
S => NN_162);
\R.X.CTRL.WREG_RNIN32FB4\: NOR2B port map (
Y => wren,
A => XC_WREG_1,
B => holdn);
\R.X.CTRL.WREG_RNIISGVA4\: MX2 port map (
Y => XC_WREG_1,
A => UN1_XC_INULL_0_SQMUXA,
B => WREG_7,
S => ICNT_1_2);
\R.W.S.Y_RNO_2[10]\: NOR2B port map (
Y => Y_M_0_1(10),
A => Y(10),
B => Y_1_SQMUXA_0);
\R.X.RESULT_RNIQ35F9[7]\: MX2 port map (
Y => BPDATA(7),
A => OP1_RNIPSL61(7),
B => XC_RESULT_1(7),
S => BPDATA6_0_0);
\R.W.S.PIL_RNO_0[2]\: MX2 port map (
Y => N_6520,
A => PIL(2),
B => NN_56,
S => S_1_SQMUXA);
\R.W.S.PIL_RNO[2]\: MX2 port map (
Y => PIL_1(2),
A => N_6520,
B => ddata(10),
S => ET_1_SQMUXA_1);
\R.E.OP1_RNIT0M61[9]\: MX2 port map (
Y => OP1_RNIT0M61(9),
A => OP1(9),
B => DATA_0_0(9),
S => LDBP1);
\R.W.S.TT_RNO[6]\: MX2 port map (
Y => NN_58,
A => N_6663,
B => N_6654,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_0[6]\: NOR2B port map (
Y => N_6663,
A => ddata(10),
B => rst);
\R.X.RESULT_RNI8RM9C[9]\: OA1B port map (
Y => BPDATA_I_M(9),
A => EDATA_2_SQMUXA,
B => EDATA_1_SQMUXA,
C => BPDATA(9));
\R.E.OP1_RNIGOUJ2[9]\: NOR2A port map (
Y => EX_OP1_I_M(9),
A => EDATA_3_SQMUXA,
B => OP1_RNIT0M61(9));
\R.X.RESULT_RNI4NM9C[8]\: OA1B port map (
Y => BPDATA_I_M(8),
A => EDATA_2_SQMUXA,
B => EDATA_1_SQMUXA,
C => BPDATA(8));
\R.E.OP1_RNIEMUJ2[8]\: NOR2A port map (
Y => EX_OP1_I_M(8),
A => EDATA_3_SQMUXA,
B => OP1_RNIRUL61(8));
\R.X.RESULT_RNI86CTA[1]\: NOR2B port map (
Y => BPDATA_M_2(1),
A => BPDATA(1),
B => ALURESULT_4_SQMUXA);
\R.E.OP2_RNIVTLO[10]\: MX2 port map (
Y => OP2_RNIVTLO(10),
A => OP2(10),
B => N_5272,
S => LDBP2_0);
\R.E.CTRL.PC_RNI7DJV1[10]\: MX2 port map (
Y => XC_RESULT(10),
A => N_5369,
B => N_5337,
S => N_5391_0);
\R.F.PC_RNIBF33B[10]\: MX2 port map (
Y => N_5898,
A => FPC_111,
B => DPC(10),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNIVV8LJ[10]\: MX2 port map (
Y => FE_PC(10),
A => N_5898,
B => PC(10),
S => EX_BPMISS_1_0_0);
\IR.ADDR_RNO_0[10]\: NOR2B port map (
Y => PC_M_4(10),
A => FLINE(10),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[10]\: NOR2B port map (
Y => ADDR_M_1(10),
A => ADDR(10),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_6[10]\: NOR2B port map (
Y => PC_M_2(10),
A => PC_0(10),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[10]\: NOR2B port map (
Y => PC_M_0(10),
A => PC_1(10),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[10]\: NOR2B port map (
Y => PC_M_1(10),
A => PC(10),
B => ADDR_3_SQMUXA_0);
\R.X.CTRL.PC_RNIVL8T2[10]\: MX2 port map (
Y => N_6538,
A => FLINE(10),
B => XC_RESULT(10),
S => RSTATE(0));
\R.X.RESULT_RNI2B8P[10]\: MX2 port map (
Y => N_6570,
A => XC_RESULT_1(10),
B => ddata(10),
S => RSTATE(0));
\R.X.CTRL.PC_RNI43QM52[10]\: MX2 port map (
Y => WDATA_47,
A => N_6538,
B => N_6570,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNIAT29[10]\: MX2 port map (
Y => XC_RESULT_1(10),
A => NN_56,
B => DATA_0(10),
S => LD_0_0);
\R.E.OP1_RNISGF9[10]\: MX2 port map (
Y => OP1_RNISGF9(10),
A => OP1(10),
B => DATA_0(10),
S => LDBP1_0);
\R.X.DATA_0_RNIAM2C[10]\: XOR2 port map (
Y => N_5272,
A => DATA_0(10),
B => INVOP2_0);
\R.E.OP1_RNIPSL61[7]\: MX2 port map (
Y => OP1_RNIPSL61(7),
A => OP1(7),
B => DATA_0(7),
S => LDBP1);
\R.E.OP1_RNIRUL61[8]\: MX2 port map (
Y => OP1_RNIRUL61(8),
A => OP1(8),
B => DATA_0(8),
S => LDBP1);
\R.M.CTRL.PC_RNI078V[10]\: MX2 port map (
Y => N_5337,
A => FLINE(10),
B => PC_0(10),
S => NPC_0(0));
\R.E.CTRL.PC_RNI4SKT[10]\: MX2 port map (
Y => N_5369,
A => PC(10),
B => PC_1(10),
S => N_5359_0);
\R.M.ICC_RNO_1[0]\: MX2 port map (
Y => N_6681,
A => ICC_0(0),
B => ICC_2(0),
S => WICC_0);
\R.M.ICC_RNO_2[2]\: MX2 port map (
Y => N_6683,
A => ICC_0(2),
B => ICC_2(2),
S => WICC_0);
\R.X.CTRL.WICC_RNO\: NOR2A port map (
Y => WICC_1_3,
A => WICC_2,
B => ANNUL_ALL_152);
\R.M.CTRL.WICC_RNO\: NOR2A port map (
Y => WICC_1_4,
A => WICC,
B => ANNUL_ALL_152);
\R.M.Y_RNO_4[30]\: NOR2A port map (
Y => Y_M_0(31),
A => Y(31),
B => N_57);
\R.M.Y_RNO_2[30]\: NOR2B port map (
Y => LOGICOUT_M(30),
A => LOGICOUT(30),
B => Y14);
\IR.ADDR_RNO_0[5]\: NOR2B port map (
Y => PC_M_4(5),
A => FLINE(5),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[5]\: NOR2B port map (
Y => ADDR_M_1(5),
A => ADDR(5),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[5]\: NOR2B port map (
Y => PC_M_2(5),
A => PC(5),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[5]\: NOR2B port map (
Y => PC_M_0(5),
A => PC_0(5),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[5]\: NOR2B port map (
Y => PC_M_1(5),
A => PC_2(5),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_0[13]\: NOR2B port map (
Y => ADDR_M_1(13),
A => ADDR(13),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_2[28]\: NOR2B port map (
Y => ADDR_M_1(28),
A => ADDR(28),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_2[30]\: NOR2B port map (
Y => ADDR_M_1(30),
A => ADDR(30),
B => RSTATE_0_RNI896D82_0(1));
\R.W.S.Y_RNO_0[28]\: NOR2B port map (
Y => Y_M_1(28),
A => Y_2(28),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[28]\: NOR2B port map (
Y => Y_M_0_0(28),
A => Y_3(28),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[30]\: NOR3C port map (
Y => RESULT_M(30),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_59);
\R.F.PC_RNO_6[28]\: NOR2B port map (
Y => DBGI_M(57),
A => ddata(28),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNIPV53B[26]\: MX2 port map (
Y => N_5914,
A => FPC_127,
B => DPC(26),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIKOCLJ[26]\: MX2 port map (
Y => FE_PC(26),
A => N_5914,
B => PC_0(26),
S => EX_BPMISS_1_0_0);
\RFO_M[33]_Z10920\: NOR2B port map (
Y => RFO_M(33),
A => data2(1),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI4H7I3[1]\: NOR2B port map (
Y => Y_M_0_1(1),
A => Y_0(1),
B => DATA_0_SQMUXA_2_0);
\R.W.S.WIM_RNIOO163[1]\: NOR2B port map (
Y => WIM_M(1),
A => WIM(1),
B => DATA_2_SQMUXA_2);
\DSUR.ASI_RNIEG6J3[1]\: NOR2B port map (
Y => ASI_M(1),
A => ASI(1),
B => DATA_9_SQMUXA_1);
\R.F.PC_RNIJE35B[5]\: MX2 port map (
Y => N_5893,
A => FPC_106,
B => DPC(5),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNIRVUJJ[5]\: MX2 port map (
Y => FE_PC(5),
A => N_5893,
B => PC_2(5),
S => EX_BPMISS_1);
\R.M.Y_RNO_3[30]\: NOR2B port map (
Y => Y_M_0(30),
A => Y_3(30),
B => WY_RNIGIMA);
\R.W.S.Y_RNO_0[30]\: NOR2B port map (
Y => Y_M_1(30),
A => Y_0(30),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[30]\: NOR2B port map (
Y => Y_M_0_1(30),
A => Y_3(30),
B => Y_1_SQMUXA_1);
\R.M.Y_RNO_4[9]\: NOR2A port map (
Y => Y_M_1(10),
A => Y_1(10),
B => N_57_0);
\R.M.Y_RNO_2[9]\: NOR2B port map (
Y => LOGICOUT_M(9),
A => LOGICOUT(9),
B => Y14);
\R.M.Y_RNO_3[9]\: NOR2B port map (
Y => Y_M(9),
A => Y_2(9),
B => WY_1_0);
\IR.ADDR_RNO_0[15]\: NOR2B port map (
Y => PC_M_3(15),
A => FLINE(15),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[15]\: NOR2B port map (
Y => ADDR_M_1(15),
A => ADDR(15),
B => UN1_INTACK6_2_0_0);
\R.W.RESULT_RNIPHC81[31]\: MX2 port map (
Y => N_6177,
A => MADDRESS_102,
B => RESULT_0(31),
S => RSEL1(2));
\R.A.RSEL1_0_RNITN7L4[1]\: MX2 port map (
Y => N_6209,
A => N_6145,
B => N_6177,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIN61EI7[1]\: MX2 port map (
Y => N_6273,
A => N_6241,
B => XC_RESULT_1(31),
S => RSEL1_1(1));
\R.A.RSEL1_RNIJ2AHN7[0]\: MX2 port map (
Y => D(31),
A => N_6209,
B => N_6273,
S => RSEL1(0));
\R.A.RSEL1_RNIL2R73[2]\: NOR2A port map (
Y => N_6145,
A => data1(31),
B => RSEL1(2));
\R.A.RSEL1_RNINOMUH7[2]\: NOR2A port map (
Y => N_6241,
A => ERES2(31),
B => RSEL1(2));
\R.F.PC_RNO_8[13]\: OA1 port map (
Y => ADDR_M(13),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(13));
\R.F.PC_RNO_5[13]\: NOR3B port map (
Y => PC_M_5(13),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_114,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_7[13]\: NOR2B port map (
Y => DBGI_M(42),
A => ddata(13),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_2[13]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(13),
A => XC_TRAP_ADDRESS(13),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_8[3]\: MX2 port map (
Y => N_6054,
A => FPC_104,
B => EADDRESS(3),
S => JUMP);
\COMB.V.F.PC_1_IV_1_RNO_2[13]\: MX2 port map (
Y => N_6064,
A => FPC_114,
B => EADDRESS(13),
S => JUMP_0);
\R.F.PC_RNO_14[25]\: MX2 port map (
Y => N_6076,
A => FPC_126,
B => EADDRESS(25),
S => JUMP_0);
\COMB.V.F.PC_1_IV_1_RNO_1[13]\: MX2 port map (
Y => PC_5(13),
A => I_32,
B => N_6064,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_9[25]\: MX2 port map (
Y => PC_5(25),
A => I_70,
B => N_6076,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_2[25]\: NOR2B port map (
Y => TMP_M(25),
A => NN_60,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_4[25]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(25),
A => DBGI_M(54),
B => XC_TRAP_ADDRESS_IV_1(25),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_3[25]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(26),
A => EADDRESS(25),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_10[25]\: NOR2B port map (
Y => PC_M(25),
A => DPC(25),
B => PC4);
\R.F.PC_RNO_1[25]\: NOR2B port map (
Y => UN6_FE_NPC_M(23),
A => I_70,
B => RSTATE_0_RNIK8HPR7_1(1));
\IR.ADDR_RNO_0[30]\: NOR2B port map (
Y => PC_M_4(30),
A => FLINE(30),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_6[30]\: NOR2B port map (
Y => PC_M_2(30),
A => PC_2(30),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[30]\: NOR2B port map (
Y => PC_M_0(30),
A => PC(30),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[30]\: NOR2B port map (
Y => PC_M_1(30),
A => PC_0(30),
B => ADDR_3_SQMUXA);
\R.M.CTRL.PC_RNI3RRK[28]\: MX2 port map (
Y => N_5355,
A => FLINE(28),
B => PC(28),
S => NPC(0));
\R.E.CTRL.PC_RNIMGNT[28]\: MX2 port map (
Y => N_5387,
A => PC_0(28),
B => PC_2(28),
S => N_5359);
\R.E.CTRL.PC_RNISL9L1[28]\: MX2 port map (
Y => XC_RESULT(28),
A => N_5387,
B => N_5355,
S => N_5391);
\R.F.PC_RNIT363B[28]\: MX2 port map (
Y => N_5916,
A => FPC_129,
B => DPC(28),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIQUCLJ[28]\: MX2 port map (
Y => FE_PC(28),
A => N_5916,
B => PC_0(28),
S => EX_BPMISS_1);
\R.E.ALUOP_RNIOD718[0]\: NOR2A port map (
Y => LOGICOUT_M_0(28),
A => LOGICOUT(28),
B => N_9);
\R.X.RESULT_RNIVVKK9[12]\: NOR2B port map (
Y => BPDATA_M_0(12),
A => BPDATA(12),
B => ALURESULT_5_SQMUXA);
\R.X.RESULT_RNICFBS9[28]\: NOR2B port map (
Y => BPDATA_M(28),
A => BPDATA(28),
B => ALURESULT_6_SQMUXA);
\R.W.S.TBA_RNIUM113[16]\: NOR2B port map (
Y => TBA_M_1(16),
A => TBA(16),
B => ALURESULT_12_SQMUXA_0);
\R.M.DCI.ENADDR_RNI0V225\: NOR2B port map (
Y => DBGI_M_0(57),
A => ddata(28),
B => MRESULT2_1_SQMUXA);
\IR.ADDR_RNO_0[28]\: NOR2B port map (
Y => PC_M_5(28),
A => FLINE(28),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_6[28]\: NOR2B port map (
Y => PC_M_2(28),
A => PC(28),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[28]\: NOR2B port map (
Y => PC_M_0(28),
A => PC_2(28),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[28]\: NOR2B port map (
Y => PC_M_1(28),
A => PC_0(28),
B => ADDR_3_SQMUXA);
\R.X.CTRL.PC_RNIT80J2[28]\: MX2 port map (
Y => N_6556,
A => FLINE(28),
B => XC_RESULT(28),
S => RSTATE(0));
\R.X.RESULT_RNIT9CP[28]\: MX2 port map (
Y => N_6588,
A => XC_RESULT_1(28),
B => ddata(28),
S => RSTATE(0));
\R.X.CTRL.PC_RNITKLC52[28]\: MX2 port map (
Y => WDATA_65,
A => N_6556,
B => N_6588,
S => XC_RESULT_SN_N_6);
\R.W.S.Y_RNO_3[28]\: NOR3C port map (
Y => RESULT_M(28),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_61);
\R.W.S.TBA_RNO_1[16]\: MX2 port map (
Y => N_6801,
A => TBA(16),
B => NN_61,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[16]\: MX2 port map (
Y => TBA_1(16),
A => N_6822,
B => N_6801,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[16]\: NOR2B port map (
Y => N_6822,
A => ddata(28),
B => rst);
\R.X.RESULT_RNI6K3E8[28]\: MX2 port map (
Y => BPDATA(28),
A => OP1_RNIVJ3H(28),
B => XC_RESULT_1(28),
S => BPDATA6);
\R.F.PC_RNO_12[25]\: NOR2A port map (
Y => TBA_M(13),
A => TBA(13),
B => RSTATE(1));
\R.F.PC_RNO_11[25]\: OA1 port map (
Y => ADDR_M(25),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(25));
\R.F.PC_RNO_13[25]\: NOR3B port map (
Y => PC_M_4(25),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_126,
C => PC_1_SQMUXA);
\R.F.PC_RNO_7[25]\: NOR2B port map (
Y => DBGI_M(54),
A => ddata(25),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\RFO_M[26]_Z10984\: NOR2B port map (
Y => RFO_M(26),
A => data1(26),
B => DATA_0_SQMUXA);
\RFO_M[58]_Z10985\: NOR2B port map (
Y => RFO_M(58),
A => data2(26),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIRMIA3[26]\: NOR2B port map (
Y => Y_M_0_0(26),
A => Y(26),
B => DATA_0_SQMUXA_2);
\RFO_M[28]_Z10987\: NOR2B port map (
Y => RFO_M(28),
A => data1(28),
B => DATA_0_SQMUXA);
\R.W.S.Y_RNITOIA3[28]\: NOR2B port map (
Y => Y_M_0(28),
A => Y_2(28),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNIOALG3[16]\: NOR2B port map (
Y => TBA_M_0(16),
A => TBA(16),
B => DATA_3_SQMUXA_1);
\IR.ADDR_RNI22KF3[28]\: NOR2B port map (
Y => ADDR_M_0(28),
A => ADDR(28),
B => DATA_5_SQMUXA_1);
\R.W.RESULT_RNI5SA81[28]\: MX2 port map (
Y => N_6174,
A => MADDRESS_99,
B => RESULT_0(28),
S => RSEL1(2));
\R.A.RSEL1_0_RNIF75L4[1]\: MX2 port map (
Y => N_6206,
A => N_6142,
B => N_6174,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNI2LP829[1]\: MX2 port map (
Y => N_6270,
A => N_6238,
B => XC_RESULT_1(28),
S => RSEL1_1(1));
\R.A.RSEL1_RNIG00C79[0]\: MX2 port map (
Y => D(28),
A => N_6206,
B => N_6270,
S => RSEL1(0));
\R.E.OP2_RNO_3[28]\: MX2 port map (
Y => N_6344,
A => data2(28),
B => NN_62,
S => RSEL2(2));
\R.E.OP2_RNO_2[28]\: MX2 port map (
Y => N_6472,
A => N_6440,
B => XC_RESULT_1(28),
S => RSEL2_1(1));
\R.A.RSEL1_RNIR7Q73[2]\: NOR2A port map (
Y => N_6142,
A => data1(28),
B => RSEL1(2));
\R.A.RSEL1_RNIMSGP19[2]\: NOR2A port map (
Y => N_6238,
A => ERES2(28),
B => RSEL1(2));
\R.E.OP2_RNO_5[28]\: NOR2A port map (
Y => N_6440,
A => ERES2(28),
B => RSEL2(2));
\R.E.CTRL.PC_RNII40I1[28]\: NOR2B port map (
Y => PC_M_3(28),
A => PC_2(28),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNI4L6EN4\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(29),
A => EADDRESS(28),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNI4TPT61\: NOR2B port map (
Y => SHIFTIN_17_M_0(28),
A => SHIFTIN_17(28),
B => ALURESULT_2_SQMUXA);
\R.E.OP2_RNIPIS82[28]\: NOR2B port map (
Y => EX_OP2_M(28),
A => UN1_IU_5(94),
B => ALURESULT_7_SQMUXA);
\R.M.CTRL.PC_RNIPGRK[23]\: MX2 port map (
Y => N_5350,
A => FLINE(23),
B => PC_0(23),
S => NPC(0));
\R.E.CTRL.PC_RNIC6NT[23]\: MX2 port map (
Y => N_5382,
A => PC(23),
B => PC_2(23),
S => N_5359_0);
\R.E.CTRL.PC_RNI819L1[23]\: MX2 port map (
Y => XC_RESULT(23),
A => N_5382,
B => N_5350,
S => N_5391);
\R.F.PC_RNIVMC93[22]\: NOR2B port map (
Y => PC_M_0_0(22),
A => FPC_123,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNISRJF3[22]\: NOR2B port map (
Y => ADDR_M_0(22),
A => ADDR(22),
B => DATA_5_SQMUXA_1);
\COMB.DIAGREAD.DATA_0_IV_0_RNO_0[22]\: NOR2B port map (
Y => DATA_0_M_0(22),
A => DATA_0(22),
B => UN533_DBGUNIT);
\R.E.JMPL_RNIGRQS92\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(11),
A => EADDRESS(10),
B => ALURESULT_0_SQMUXA_0);
\R.E.JMPL_RNI55ER01_0\: NOR2B port map (
Y => SHIFTIN_17_M(11),
A => SHIFTIN_17(11),
B => ALURESULT_1_SQMUXA_0);
\R.M.DCI.ENADDR_RNI6PKA5\: NOR2B port map (
Y => DBGI_M(29),
A => ddata(0),
B => MRESULT2_1_SQMUXA_0_0);
\IR.ADDR_RNO_0[19]\: NOR2B port map (
Y => ADDR_M_1(19),
A => ADDR(19),
B => UN1_INTACK6_2_0_0);
\R.W.S.Y_RNO_3[7]\: NOR2B port map (
Y => Y_M_1(7),
A => Y_0(7),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_1[7]\: NOR3C port map (
Y => RESULT_M(7),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_63);
\R.W.S.Y_RNO_2[7]\: NOR2B port map (
Y => DBGI_M_2(36),
A => ddata(7),
B => Y_1_SQMUXA_2);
\R.M.DCI.ENADDR_RNILT8D5\: NOR2B port map (
Y => DBGI_M(10),
A => daddr(5),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNIBUKA5\: NOR2B port map (
Y => DBGI_M_0(34),
A => ddata(5),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.JMPL_RNIJQ70B4\: OA1 port map (
Y => ALURESULT_M(5),
A => ALURESULT_1_IV_8(5),
B => ALURESULT_1_IV_9(5),
C => MRESULT2_2_SQMUXA_1);
\R.X.CTRL.PC_RNI4FVI2[23]\: MX2 port map (
Y => N_6551,
A => FLINE(23),
B => XC_RESULT(23),
S => RSTATE(0));
\R.X.RESULT_RNIEQBP[23]\: MX2 port map (
Y => N_6583,
A => XC_RESULT_1(23),
B => ddata(23),
S => RSTATE(0));
\R.X.CTRL.PC_RNILBKC52[23]\: MX2 port map (
Y => WDATA_60,
A => N_6551,
B => N_6583,
S => XC_RESULT_SN_N_6);
\R.X.CTRL.RD_RNI5TRO[4]\: XOR2 port map (
Y => RD_4_1,
A => RD_0(4),
B => NN_64);
\R.E.CTRL.RD_RNIR28GA[4]\: XOR2 port map (
Y => RD_1_4_0,
A => DE_RADDR2_1(4),
B => NN_64);
\RFO_M[0]_Z11025\: NOR2B port map (
Y => RFO_M(0),
A => data1(0),
B => DATA_0_SQMUXA);
\RFO_M[32]_Z11026\: NOR2B port map (
Y => RFO_M(32),
A => data2(0),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI3G7I3[0]\: NOR2B port map (
Y => Y_M_0_0(0),
A => Y_3(0),
B => DATA_0_SQMUXA_2_0);
\R.W.S.CWP_RNIKKLL3[0]\: NOR2B port map (
Y => CWP_M_0(0),
A => CWP_0(0),
B => DATA_1_SQMUXA_3);
\R.W.S.WIM_RNINN163[0]\: NOR2B port map (
Y => WIM_M(0),
A => WIM(0),
B => DATA_2_SQMUXA_2);
\DSUR.ASI_RNIDF6J3[0]\: NOR2B port map (
Y => ASI_M(0),
A => ASI(0),
B => DATA_9_SQMUXA_1);
\R.X.DATA_0_RNIUVS61[0]\: NOR2B port map (
Y => DATA_0_M_0(0),
A => DATA_0(0),
B => UN533_DBGUNIT);
\R.W.S.Y_RNO_3[0]\: NOR2B port map (
Y => Y_M_1(0),
A => Y_3(0),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_1[0]\: NOR3C port map (
Y => RESULT_M(0),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT_0(0));
\R.W.S.Y_RNO_2[0]\: NOR2B port map (
Y => DBGI_M_0(29),
A => ddata(0),
B => Y_1_SQMUXA_2);
\RFO_M[6]_Z11035\: NOR2B port map (
Y => RFO_M(6),
A => data1(6),
B => DATA_0_SQMUXA);
\RFO_M[38]_Z11036\: NOR2B port map (
Y => RFO_M(38),
A => data2(6),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI9M7I3[6]\: NOR2B port map (
Y => Y_M_0_0(6),
A => Y_0(6),
B => DATA_0_SQMUXA_2_0);
\R.W.S.WIM_RNITT163[6]\: NOR2B port map (
Y => WIM_M(6),
A => WIM(6),
B => DATA_2_SQMUXA_2);
\R.F.PC_RNIHI5J3[6]\: NOR2B port map (
Y => PC_M_0_0(6),
A => FPC_107,
B => DATA_4_SQMUXA_1);
\DSUR.ASI_RNIJL6J3[6]\: NOR2B port map (
Y => ASI_M(6),
A => ASI(6),
B => DATA_9_SQMUXA_1);
\R.E.OP2_RNO_3[10]\: MX2 port map (
Y => N_6326,
A => data2(10),
B => NN_65,
S => RSEL2(2));
\R.W.S.WIM_RNI64VA32[3]\: MX2 port map (
Y => N_6631,
A => WIM(3),
B => NN_66,
S => WIM_1_SQMUXA);
\R.X.CTRL.RD_RNI83JH32[7]\: NOR2B port map (
Y => RD_M(7),
A => NN_67,
B => ANNUL_ALL12_1);
\R.X.CTRL.RD_RNI99T382[7]\: AO1 port map (
Y => waddr(7),
A => daddr(9),
B => WR_1_SQMUXA,
C => RD_M(7));
\R.W.S.WIM_RNI0UUA32[0]\: MX2 port map (
Y => N_6628,
A => WIM(0),
B => RESULT_0(0),
S => WIM_1_SQMUXA);
\R.W.S.WIM_RNIAI32A2[0]\: MX2 port map (
Y => WIM_1(0),
A => N_6628,
B => ddata(0),
S => WIM_1_SQMUXA_0);
\R.X.RESULT_RNIFSCD1[0]\: MX2 port map (
Y => N_6560,
A => XC_RESULT_1(0),
B => ddata(0),
S => RSTATE(0));
\R.X.RSTATE_0_RNIIULD32[1]\: NOR2B port map (
Y => NN_150,
A => N_6560,
B => XC_RESULT_SN_N_6);
\R.X.RSTATE_RNI57TC6_3[1]\: NOR2A port map (
Y => Y_0_SQMUXA_1,
A => ANNUL_ALL13_160,
B => Y_1_SQMUXA);
\R.X.CTRL.WY_RNITGRC32\: OA1A port map (
Y => Y_0_SQMUXA,
A => ANNUL_ALL3_0,
B => Y_1_SQMUXA_1_0,
C => ANNUL_ALL10);
\R.M.CTRL.LD_RNO\: OR2 port map (
Y => LD_1_0,
A => LD_5,
B => ANNUL_ALL13_160);
\R.X.RESULT_RNICACTA[2]\: NOR2B port map (
Y => BPDATA_M_2(2),
A => BPDATA(2),
B => ALURESULT_4_SQMUXA);
\R.E.CTRL.PC_RNI9QUH1[10]\: NOR2B port map (
Y => PC_M_3(10),
A => PC_1(10),
B => JMPL_RNI6R7E1_0);
\R.E.OP2_RNI5PT62[10]\: NOR2B port map (
Y => EX_OP2_M(10),
A => OP2_RNIVTLO(10),
B => ALURESULT_7_SQMUXA_0_0);
\R.X.RSTATE_RNIUP571[1]\: NOR2A port map (
Y => MRESULT2_1_SQMUXA_2,
A => ANNUL_ALL13_160,
B => UN8_CASAEN);
\R.E.CTRL.INST_RNIVH4Q[12]\: OA1A port map (
Y => ENADDR_0_SQMUXA_1,
A => UN36_OP3_0,
B => NN_68,
C => UN18_NOTAG_I(4));
\R.X.RSTATE_RNI57TC6_2[1]\: NOR2B port map (
Y => Y_1_SQMUXA_2,
A => Y_1_SQMUXA,
B => ANNUL_ALL13_160);
\R.X.RESULT_RNI8AKK[0]\: MX2 port map (
Y => XC_RESULT_1(0),
A => RESULT_0(0),
B => DATA_0(0),
S => LD_0_0);
\R.W.S.TT_RNIP8P23[1]\: NOR2B port map (
Y => TT_M_0(1),
A => IRL_134,
B => ALURESULT_12_SQMUXA);
\R.E.CTRL.PC_RNITM8H1[5]\: NOR2B port map (
Y => PC_M_3(5),
A => PC_0(5),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNIRC9I01\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(6),
A => EADDRESS(5),
B => ALURESULT_0_SQMUXA_0);
\R.E.JMPL_RNIMO28V\: NOR2B port map (
Y => SHIFTIN_17_M(6),
A => SHIFTIN_17(6),
B => ALURESULT_1_SQMUXA);
\R.E.ALUOP_0_RNIN952B[0]\: NOR2A port map (
Y => LOGICOUT_M_0(5),
A => LOGICOUT(5),
B => N_9);
\R.X.RESULT_RNI4DSPD[5]\: NOR2B port map (
Y => BPDATA_M(5),
A => BPDATA(5),
B => N_5976);
\R.M.Y_RNI5N9B2[5]\: NOR2B port map (
Y => Y_M_1(5),
A => Y_1(5),
B => ALURESULT_10_SQMUXA);
\R.E.ET_RNIE5GR2\: NOR2B port map (
Y => ET_M,
A => ET_1,
B => ALURESULT_11_SQMUXA);
\R.W.S.WIM_RNI29EM2[5]\: NOR3C port map (
Y => WIM_M_0(5),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(5));
\R.E.CTRL.PC_RNIKD9L1[26]\: MX2 port map (
Y => XC_RESULT(26),
A => N_5385,
B => N_5353,
S => N_5391);
\R.E.JMPL_RNIQCIKU\: NOR2B port map (
Y => SHIFTIN_17_M(4),
A => SHIFTIN_17(4),
B => ALURESULT_1_SQMUXA);
\R.M.DCI.ENADDR_RNI41L85\: NOR2B port map (
Y => DBGI_M(18),
A => daddr(13),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNI74L85\: NOR2B port map (
Y => DBGI_M(21),
A => daddr(16),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNI96L85\: NOR2B port map (
Y => DBGI_M(23),
A => daddr(18),
B => MRESULT2_0_SQMUXA);
\R.X.CTRL.TT_RNO_0[1]\: MX2 port map (
Y => N_6919,
A => irl_0(1),
B => NN_69,
S => TT_1_SQMUXA_1);
\R.X.CTRL.TT_RNO[1]\: OR2 port map (
Y => TT2(1),
A => N_6919,
B => TT2_SN_N_2);
\DSUR.TT_RNO[2]\: NOR2B port map (
Y => TT_RNO(2),
A => N_7633,
B => rst);
\DSUR.TT_RNO[5]\: NOR2B port map (
Y => TT_RNO(5),
A => N_7636,
B => rst);
\R.D.INST_0_RNO[15]\: NOR2B port map (
Y => INST_0_RNO(15),
A => N_7245,
B => rst);
\R.D.INST_0_RNO[29]\: NOR2B port map (
Y => INST_0_RNO(29),
A => N_7259,
B => rst);
\R.D.INST_0_0_0_RNI60DGV3[30]\: NOR2B port map (
Y => INST_0_0_0_RNI60DGV3(30),
A => N_7260,
B => rst);
\R.D.INST_0_RNO[27]\: NOR2B port map (
Y => INST_0_RNO(27),
A => N_7257,
B => rst);
\R.X.NPC_RNI2EGE_1[2]\: AO1 port map (
Y => UN1_DBGUNIT_1,
A => NPC(1),
B => NPC_0(0),
C => NPC(2));
\R.X.CTRL.PC_RNIA7IN[6]\: MX2 port map (
Y => N_5333,
A => FLINE(6),
B => PC_0(6),
S => NPC_0(0));
\R.E.CTRL.PC_RNIERKP[6]\: MX2 port map (
Y => N_5365,
A => PC_2(6),
B => PC(6),
S => N_5359);
\R.X.CTRL.PC_RNIRCTJ1[6]\: MX2 port map (
Y => XC_RESULT(6),
A => N_5365,
B => N_5333,
S => N_5391_0);
\R.X.CTRL.PC_RNI80B52[6]\: MX2 port map (
Y => N_6534,
A => FLINE(6),
B => XC_RESULT(6),
S => RSTATE(0));
\R.X.RESULT_RNI1FDD1[6]\: MX2 port map (
Y => N_6566,
A => XC_RESULT_1(6),
B => ddata(6),
S => RSTATE(0));
\R.X.CTRL.PC_RNICH1J52[6]\: MX2 port map (
Y => WDATA_43,
A => N_6534,
B => N_6566,
S => XC_RESULT_SN_N_6_0);
\R.E.JMPL_RNIFLTLG\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(4),
A => EADDRESS(3),
B => ALURESULT_0_SQMUXA_0);
\R.E.ALUOP_0_RNIJ6LOB[0]\: NOR2A port map (
Y => LOGICOUT_M_0(3),
A => LOGICOUT(3),
B => N_9);
\R.X.RESULT_RNIS4SPD[3]\: NOR2B port map (
Y => BPDATA_M(3),
A => BPDATA(3),
B => N_5976);
\R.M.Y_RNI3L9B2[3]\: NOR2B port map (
Y => Y_M_1(3),
A => Y_0(3),
B => ALURESULT_10_SQMUXA);
\R.W.S.WIM_RNI07EM2[3]\: NOR3C port map (
Y => WIM_M_0(3),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(3));
\R.E.OP1_RNI8TAP[3]\: NOR2B port map (
Y => OP1_M(3),
A => OP1(3),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIJR8D5\: NOR2B port map (
Y => DBGI_M(8),
A => daddr(3),
B => MRESULT2_0_SQMUXA);
WR_1_SQMUXA_2_0_RNIU2AI4: NOR2B port map (
Y => DBGI_M_0(11),
A => daddr(6),
B => WR_1_SQMUXA);
\IR.ADDR_RNO_3[9]\: NOR2B port map (
Y => PC_M_0(9),
A => FLINE(9),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_6[9]\: NOR2B port map (
Y => PC_M_2(9),
A => PC_0(9),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[9]\: NOR2B port map (
Y => PC_M_0_0(9),
A => PC_2(9),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[9]\: NOR2B port map (
Y => PC_M_1(9),
A => PC(9),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_1[9]\: NOR2B port map (
Y => DBGI_M_1(38),
A => ddata(9),
B => NPC_1_SQMUXA_1);
\R.D.INST_0_0_0_RNI2E7IV3[20]\: NOR2B port map (
Y => INST_0_0_0_RNI2E7IV3(20),
A => N_7250,
B => rst);
\R.D.INST_0_RNO[5]\: NOR2B port map (
Y => INST_0_RNO(5),
A => N_7235,
B => rst);
\R.D.INST_0_RNO[26]\: NOR2B port map (
Y => INST_0_RNO(26),
A => N_7256,
B => rst);
\R.D.INST_0_RNO[31]\: NOR2B port map (
Y => INST_0_RNO(31),
A => N_7261,
B => rst);
\R.M.CTRL.PC_RNIVKPK[17]\: MX2 port map (
Y => N_5344,
A => FLINE(17),
B => PC_0(17),
S => NPC(0));
\R.E.CTRL.PC_RNIIALT[17]\: MX2 port map (
Y => N_5376,
A => PC_1(17),
B => PC(17),
S => N_5359_0);
\R.E.CTRL.PC_RNIK95L1[17]\: MX2 port map (
Y => XC_RESULT(17),
A => N_5376,
B => N_5344,
S => N_5391);
\R.X.CTRL.PC_RNIJPQI2[17]\: MX2 port map (
Y => N_6545,
A => FLINE(17),
B => XC_RESULT(17),
S => RSTATE(0));
\R.X.RESULT_RNIN09P[17]\: MX2 port map (
Y => N_6577,
A => XC_RESULT_1(17),
B => ddata(17),
S => RSTATE(0));
\R.X.CTRL.PC_RNIDSCC52[17]\: MX2 port map (
Y => WDATA_54,
A => N_6545,
B => N_6577,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNIBNBP[22]\: MX2 port map (
Y => N_6582,
A => XC_RESULT_1(22),
B => ddata(22),
S => RSTATE(0));
\R.X.CTRL.PC_RNID3KC52[22]\: MX2 port map (
Y => WDATA_59,
A => N_6550,
B => N_6582,
S => XC_RESULT_SN_N_6);
\R.F.PC_RNIR163B[27]\: MX2 port map (
Y => N_5915,
A => FPC_128,
B => DPC(27),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNINRCLJ[27]\: MX2 port map (
Y => FE_PC(27),
A => N_5915,
B => PC_0(27),
S => EX_BPMISS_1_0_0);
\IR.ADDR_RNO_0[27]\: NOR2B port map (
Y => PC_M_4(27),
A => FLINE(27),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[27]\: NOR2B port map (
Y => ADDR_M_1(27),
A => ADDR(27),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[27]\: NOR2B port map (
Y => PC_M_2(27),
A => PC_2(27),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[27]\: NOR2B port map (
Y => PC_M_0(27),
A => PC(27),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[27]\: NOR2B port map (
Y => PC_M_1(27),
A => PC_0(27),
B => ADDR_3_SQMUXA);
\R.X.NPC_RNINGDU[2]\: NOR2A port map (
Y => ADDR_2_SQMUXA_2,
A => ANNUL_ALL12,
B => NPC(2));
\DSUR.TT_RNO[0]\: NOR2B port map (
Y => TT_RNO(0),
A => N_7631,
B => rst);
\R.X.MEXC_RNO\: NOR2B port map (
Y => MEXC_RNO,
A => N_7851,
B => rst);
\DSUR.ERR_RNO\: NOR2B port map (
Y => ERR_RNO,
A => N_7639,
B => rst);
\DSUR.ASI_RNO[3]\: NOR2B port map (
Y => ASI_RNO(3),
A => N_7837,
B => rst);
\DSUR.ASI_RNO[4]\: NOR2B port map (
Y => ASI_RNO(4),
A => N_7838,
B => rst);
\R.D.INST_0_RNO[0]\: NOR2B port map (
Y => INST_0_RNO(0),
A => N_7230,
B => rst);
\R.D.INST_0_RNO[1]\: NOR2B port map (
Y => INST_0_RNO(1),
A => N_7231,
B => rst);
\R.D.INST_0_RNO[2]\: NOR2B port map (
Y => INST_0_RNO(2),
A => N_7232,
B => rst);
\R.D.INST_0_RNO[24]\: NOR2B port map (
Y => INST_0_RNO(24),
A => N_7254,
B => rst);
\R.D.INST_0_0_0_RNIQ35IV3[19]\: NOR2B port map (
Y => INST_0_0_0_RNIQ35IV3(19),
A => N_7249,
B => rst);
\R.M.CTRL.PC_RNIVMRK[26]\: MX2 port map (
Y => N_5353,
A => FLINE(26),
B => PC_2(26),
S => NPC(0));
\R.E.CTRL.PC_RNIICNT[26]\: MX2 port map (
Y => N_5385,
A => PC_0(26),
B => PC(26),
S => N_5359);
\R.D.INST_0_RNO[18]\: NOR2B port map (
Y => INST_0_RNO(18),
A => N_7248,
B => rst);
\R.M.CTRL.PC_RNITKRK[25]\: MX2 port map (
Y => N_5352,
A => FLINE(25),
B => PC_0(25),
S => NPC(0));
\R.E.CTRL.PC_RNIGANT[25]\: MX2 port map (
Y => N_5384,
A => PC(25),
B => PC_2(25),
S => N_5359);
\R.E.OP2_RNO_3[9]\: MX2 port map (
Y => N_6325,
A => data2(9),
B => NN_70,
S => RSEL2(2));
\R.M.CTRL.PC_RNINGTK[31]\: MX2 port map (
Y => N_5358,
A => FLINE(31),
B => PC_2(31),
S => NPC(0));
\R.E.CTRL.PC_RNIA6PT[31]\: MX2 port map (
Y => N_5390,
A => PC_0(31),
B => PC(31),
S => N_5359);
\R.E.CTRL.PC_RNI41DL1[31]\: MX2 port map (
Y => XC_RESULT(31),
A => N_5390,
B => N_5358,
S => N_5391);
\R.X.CTRL.PC_RNIVE4J2[31]\: MX2 port map (
Y => N_6559,
A => FLINE(31),
B => XC_RESULT(31),
S => RSTATE(0));
\R.X.RESULT_RNIBQEP[31]\: MX2 port map (
Y => N_6591,
A => XC_RESULT_1(31),
B => ddata(31),
S => RSTATE(0));
\R.X.CTRL.PC_RNIDBSC52[31]\: MX2 port map (
Y => WDATA_68,
A => N_6559,
B => N_6591,
S => XC_RESULT_SN_N_6);
\DSUR.ASI_RNO[7]\: NOR2B port map (
Y => ASI_RNO(7),
A => N_7841,
B => rst);
\R.D.INST_0_RNO[7]\: NOR2B port map (
Y => INST_0_RNO(7),
A => N_7237,
B => rst);
\R.D.INST_0_RNO[9]\: NOR2B port map (
Y => INST_0_RNO(9),
A => N_7239,
B => rst);
\R.D.INST_0_RNO[10]\: NOR2B port map (
Y => INST_0_RNO(10),
A => N_7240,
B => rst);
\R.D.INST_0_RNO[11]\: NOR2B port map (
Y => INST_0_RNO(11),
A => N_7241,
B => rst);
\R.X.RSTATE_RNIS4SK1[1]\: NOR2B port map (
Y => N_6310,
A => N_6309,
B => RSTATE(0));
\R.X.RSTATE_RNIQVA61[1]\: OR2B port map (
Y => N_6309,
A => UN358_DBGUNIT,
B => RSTATE(1));
\R.X.NPC_RNI7PIB1_0[2]\: NOR2B port map (
Y => ADDR_3_SQMUXA,
A => UN1_DBGUNIT_1,
B => ANNUL_ALL12);
\R.X.RSTATE_RNI5B2T_0[1]\: NOR2A port map (
Y => ANNUL_ALL12,
A => RSTATE(1),
B => RSTATE(0));
\R.M.Y_RNO_2[24]\: NOR2A port map (
Y => Y_M_0(25),
A => Y(25),
B => N_57_0);
\R.M.Y_RNO_1[24]\: NOR2B port map (
Y => LOGICOUT_M(24),
A => LOGICOUT(24),
B => Y14);
\R.F.PC_RNIKL5J3[9]\: NOR2B port map (
Y => PC_M_0_1(9),
A => FPC_110,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIHT4A3[9]\: NOR2B port map (
Y => ADDR_M_0(9),
A => ADDR(9),
B => DATA_5_SQMUXA_1);
\RFO_M[45]_Z11156\: NOR2B port map (
Y => RFO_M(45),
A => data2(13),
B => DATA_1_SQMUXA);
\RFO_M[49]_Z11157\: NOR2B port map (
Y => RFO_M(49),
A => data2(17),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIQLIA3[25]\: NOR2B port map (
Y => Y_M_0_0(25),
A => Y_0(25),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNIL7LG3[13]\: NOR2B port map (
Y => TBA_M_0(13),
A => TBA(13),
B => DATA_3_SQMUXA_1);
\R.M.DCI.ENADDR_RNIOM225\: NOR2B port map (
Y => DBGI_M_0(49),
A => ddata(20),
B => MRESULT2_1_SQMUXA);
\R.W.S.TBA_RNO_1[12]\: MX2 port map (
Y => N_6797,
A => TBA(12),
B => NN_71,
S => TBA_1_SQMUXA);
\R.M.Y_RNO_2[28]\: NOR2B port map (
Y => N_71,
A => Y_2(28),
B => WY_RNIGIMA_1);
\R.M.Y_RNO_1[28]\: NOR2B port map (
Y => N_72,
A => Y_3(28),
B => WY_1_0);
\R.M.Y_RNO_4[28]\: NOR2A port map (
Y => N_74,
A => Y(29),
B => N_57);
\RFO_M[41]_Z11165\: NOR2B port map (
Y => RFO_M(41),
A => data2(9),
B => DATA_1_SQMUXA);
\R.X.DATA_0_RNI79T61[9]\: NOR2B port map (
Y => DATA_0_M_0(9),
A => DATA_0_0(9),
B => UN533_DBGUNIT);
\R.W.RESULT_RNINDA81[21]\: MX2 port map (
Y => N_6167,
A => MADDRESS_92,
B => RESULT_0(21),
S => RSEL1(2));
\R.A.RSEL1_0_RNIQH4L4[1]\: MX2 port map (
Y => N_6199,
A => N_6135,
B => N_6167,
S => RSEL1_0(1));
\R.A.RSEL1_RNIK0Q73[2]\: NOR2A port map (
Y => N_6135,
A => data1(21),
B => RSEL1(2));
\R.X.DATA_0_RNITHF6[21]\: XOR2 port map (
Y => N_5283,
A => DATA_0_0(21),
B => INVOP2_1);
\R.W.S.TBA_RNO_1[8]\: MX2 port map (
Y => N_6793,
A => TBA(8),
B => NN_30,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[8]\: MX2 port map (
Y => TBA_1(8),
A => N_6814,
B => N_6793,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_0[8]\: NOR2B port map (
Y => N_6814,
A => ddata(20),
B => rst);
\R.X.RESULT_RNIL3ESA[9]\: NOR2A port map (
Y => BPDATA_I_M_0(9),
A => EDATA_1_SQMUXA,
B => BPDATA(9));
\R.E.OP1_RNIRMQM1[25]\: NOR2A port map (
Y => EX_OP1_I_M(25),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI8VH9(25));
\R.E.OP1_RNI8VH9[25]\: MX2 port map (
Y => OP1_RNI8VH9(25),
A => OP1(25),
B => DATA_0_0(25),
S => LDBP1_0);
\RFO_M[17]_Z11177\: NOR2B port map (
Y => RFO_M(17),
A => data1(17),
B => DATA_0_SQMUXA_0_0);
\R.W.S.Y_RNIRLHA3[17]\: NOR2B port map (
Y => Y_M_0_0(17),
A => Y_0(17),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNI6DJC3[5]\: NOR2B port map (
Y => TBA_M_0(5),
A => TBA(5),
B => DATA_3_SQMUXA_1);
\R.E.CTRL.PC_RNIF10I1[25]\: NOR2B port map (
Y => PC_M_3(25),
A => PC_2(25),
B => JMPL_RNI6R7E1_0);
\R.X.RESULT_RNI87DTA[9]\: NOR2B port map (
Y => BPDATA_M_0(9),
A => BPDATA(9),
B => ALURESULT_5_SQMUXA);
\R.E.OP2_RNIJCS82[25]\: NOR2B port map (
Y => EX_OP2_M(25),
A => UN1_IU_5(91),
B => ALURESULT_7_SQMUXA);
\R.W.S.Y_RNO_0[24]\: NOR2B port map (
Y => Y_M_1_0(24),
A => Y_0(24),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[24]\: NOR2B port map (
Y => Y_M_0_1(24),
A => Y(24),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[24]\: NOR3C port map (
Y => RESULT_M(24),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_71);
\IR.ADDR_RNO_0[20]\: NOR2B port map (
Y => PC_M_5(20),
A => FLINE(20),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[20]\: NOR2B port map (
Y => ADDR_M_1(20),
A => ADDR(20),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_6[20]\: NOR2B port map (
Y => PC_M_2(20),
A => PC_0(20),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[20]\: NOR2B port map (
Y => PC_M_0(20),
A => PC(20),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[20]\: NOR2B port map (
Y => PC_M_1(20),
A => PC_2(20),
B => ADDR_3_SQMUXA_0);
\R.W.S.Y_RNINHHA3[13]\: NOR2B port map (
Y => Y_M_0_0(13),
A => Y_3(13),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNI29JC3[1]\: NOR2B port map (
Y => TBA_M_0(1),
A => TBA(1),
B => DATA_3_SQMUXA_1);
\IR.ADDR_RNISQIF3[13]\: NOR2B port map (
Y => ADDR_M_0(13),
A => ADDR(13),
B => DATA_5_SQMUXA_1);
\R.W.S.SVT_RNIVJ563\: NOR2B port map (
Y => SVT_M,
A => DATA_10_SQMUXA,
B => SVT);
\R.W.S.TBA_RNO[12]\: MX2 port map (
Y => TBA_1(12),
A => N_6818,
B => N_6797,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[12]\: NOR2B port map (
Y => N_6818,
A => ddata(24),
B => rst);
\IR.ADDR_RNO_0[26]\: NOR2B port map (
Y => PC_M_4(26),
A => FLINE(26),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_2[26]\: NOR2B port map (
Y => ADDR_M_1(26),
A => ADDR(26),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[26]\: NOR2B port map (
Y => PC_M_2(26),
A => PC_2(26),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_4[26]\: NOR2B port map (
Y => PC_M_0(26),
A => PC(26),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_5[26]\: NOR2B port map (
Y => PC_M_1(26),
A => PC_0(26),
B => ADDR_3_SQMUXA);
\R.A.RSEL1_RNIITO73[2]\: NOR2A port map (
Y => N_6124,
A => data1(10),
B => RSEL1(2));
\R.A.RSEL1_RNI298V26[2]\: NOR2A port map (
Y => N_6220,
A => ERES2(10),
B => RSEL1(2));
\R.E.CTRL.PC_RNIG99L1[25]\: MX2 port map (
Y => XC_RESULT(25),
A => N_5384,
B => N_5352,
S => N_5391);
\R.X.CTRL.PC_RNIEPVI2[25]\: MX2 port map (
Y => N_6553,
A => FLINE(25),
B => XC_RESULT(25),
S => RSTATE(0));
\R.X.RESULT_RNIK0CP[25]\: MX2 port map (
Y => N_6585,
A => XC_RESULT_1(25),
B => ddata(25),
S => RSTATE(0));
\R.X.CTRL.PC_RNI5SKC52[25]\: MX2 port map (
Y => WDATA_62,
A => N_6553,
B => N_6585,
S => XC_RESULT_SN_N_6);
\R.W.S.Y_RNO_0[25]\: NOR2B port map (
Y => Y_M_1(25),
A => Y_0(25),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[25]\: NOR2B port map (
Y => Y_M_0_1(25),
A => Y_3(25),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[25]\: NOR3C port map (
Y => RESULT_M(25),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_72);
\R.E.CTRL.PC_RNIC59L1[24]\: MX2 port map (
Y => XC_RESULT(24),
A => N_5383,
B => N_5351,
S => N_5391);
\R.X.CTRL.PC_RNI9KVI2[24]\: MX2 port map (
Y => N_6552,
A => FLINE(24),
B => XC_RESULT(24),
S => RSTATE(0));
\R.X.RESULT_RNIHTBP[24]\: MX2 port map (
Y => N_6584,
A => XC_RESULT_1(24),
B => ddata(24),
S => RSTATE(0));
\R.X.CTRL.PC_RNITJKC52[24]\: MX2 port map (
Y => WDATA_61,
A => N_6552,
B => N_6584,
S => XC_RESULT_SN_N_6);
\R.X.RESULT_RNI5LH68[24]\: MX2 port map (
Y => BPDATA(24),
A => OP1_RNI6TH9(24),
B => XC_RESULT_1(24),
S => BPDATA6);
\R.A.RSEL1_RNIK1R73[2]\: NOR2A port map (
Y => N_6144,
A => data1(30),
B => RSEL1(2));
\R.E.OP2_RNIDHKQ[25]\: MX2 port map (
Y => UN1_IU_5(91),
A => OP2(25),
B => N_5287,
S => LDBP2_2);
\R.E.OP2_RNO_3[15]\: MX2 port map (
Y => N_6331,
A => data2(15),
B => NN_73,
S => RSEL2(2));
\R.E.OP2_RNO_3[16]\: MX2 port map (
Y => N_6332,
A => data2(16),
B => NN_74,
S => RSEL2(2));
\R.E.OP2_RNO_3[18]\: MX2 port map (
Y => N_6334,
A => data2(18),
B => NN_75,
S => RSEL2(2));
\R.E.OP2_RNO_3[25]\: MX2 port map (
Y => N_6341,
A => data2(25),
B => NN_76,
S => RSEL2(2));
\R.E.OP2_RNO_2[15]\: MX2 port map (
Y => N_6459,
A => N_6427,
B => XC_RESULT_1(15),
S => RSEL2_1(1));
\R.E.OP2_RNO_2[16]\: MX2 port map (
Y => N_6460,
A => N_6428,
B => XC_RESULT_1(16),
S => RSEL2_1(1));
\R.E.OP2_RNO_2[18]\: MX2 port map (
Y => N_6462,
A => N_6430,
B => XC_RESULT_1(18),
S => RSEL2_1(1));
\R.A.RSEL1_RNIAAS03[2]\: NOR2A port map (
Y => N_6123,
A => data1(9),
B => RSEL1(2));
\R.E.OP2_RNO_5[15]\: NOR2A port map (
Y => N_6427,
A => ERES2(15),
B => RSEL2(2));
\R.E.OP2_RNO_5[16]\: NOR2A port map (
Y => N_6428,
A => ERES2(16),
B => RSEL2(2));
\R.E.OP2_RNO_5[18]\: NOR2A port map (
Y => N_6430,
A => ERES2(18),
B => RSEL2(2));
\R.X.RESULT_RNI9PH68[25]\: MX2 port map (
Y => BPDATA(25),
A => OP1_RNI8VH9(25),
B => XC_RESULT_1(25),
S => BPDATA6);
\R.X.RESULT_RNIMB59[25]\: MX2 port map (
Y => XC_RESULT_1(25),
A => NN_72,
B => DATA_0_0(25),
S => LD_4);
\R.X.DATA_0_RNI1MF6[25]\: XOR2 port map (
Y => N_5287,
A => DATA_0_0(25),
B => INVOP2_1);
\R.X.RESULT_RNI2C5F9[9]\: MX2 port map (
Y => BPDATA(9),
A => OP1_RNIT0M61(9),
B => XC_RESULT_1(9),
S => BPDATA6_0_0);
DATA_10_SQMUXA_Z11233: NOR2B port map (
Y => DATA_10_SQMUXA,
A => DWT_0_SQMUXA_1,
B => UN498_DBGUNIT);
\R.X.CTRL.PC_RNIF0TJ1[3]\: MX2 port map (
Y => XC_RESULT(3),
A => N_5362,
B => N_5330,
S => N_5391_0);
\R.W.S.CWP_RNIMMLL3[2]\: NOR2B port map (
Y => CWP_M(2),
A => CWP_0(2),
B => DATA_1_SQMUXA_3);
\R.W.S.ICC_RNIRSFH3[2]\: NOR2B port map (
Y => ICC_M(2),
A => ICC_0(2),
B => DATA_1_SQMUXA_3);
\RFO_M[30]_Z11237\: NOR2B port map (
Y => RFO_M(30),
A => data1(30),
B => DATA_0_SQMUXA);
\R.W.S.Y_RNIMIJA3[30]\: NOR2B port map (
Y => Y_M_0_0(30),
A => Y_0(30),
B => DATA_0_SQMUXA_2);
\R.X.DATA_0_RNIHIVP[30]\: NOR2B port map (
Y => DATA_0_M_0(30),
A => DATA_0_0(30),
B => UN533_DBGUNIT);
\R.M.DCI.ENADDR_RNIP19D5\: NOR2B port map (
Y => DBGI_M(14),
A => daddr(9),
B => MRESULT2_0_SQMUXA);
\R.W.S.Y_RNO_0[22]\: NOR2B port map (
Y => Y_M_1(22),
A => Y_0(22),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[22]\: NOR2B port map (
Y => Y_M_0(22),
A => Y_3(22),
B => Y_1_SQMUXA_1);
\R.W.S.TT_RNO_1[4]\: MX2 port map (
Y => N_6652,
A => TT(4),
B => XC_VECTT_1(4),
S => S_3_SQMUXA);
\R.A.RSEL1_RNIJUO73[2]\: NOR2A port map (
Y => N_6125,
A => data1(11),
B => RSEL1(2));
\COMB.V.W.S.PS_1_IV_1_RNO_1\: OA1A port map (
Y => PS_0_SQMUXA,
A => ANNUL_ALL3_2,
B => PIL_0_SQMUXA,
C => ANNUL_ALL10);
\COMB.V.W.S.PS_1_IV_1_RNO\: OA1 port map (
Y => PS_M_1,
A => UN1_INTACK6_4_1,
B => PS_0_SQMUXA,
C => PS);
\COMB.V.W.S.PS_1_IV_1_RNO_2\: NOR2B port map (
Y => S_M_0,
A => SU,
B => S_3_SQMUXA);
\R.E.OP2_RNIBT3T[6]\: MX2 port map (
Y => OP2_RNIBT3T(6),
A => OP2(6),
B => N_5268,
S => LDBP2_2);
\RFO_M[29]_Z11249\: NOR2B port map (
Y => RFO_M(29),
A => data1(29),
B => DATA_0_SQMUXA);
\R.W.S.Y_RNIUPIA3[29]\: NOR2B port map (
Y => Y_M_0(29),
A => Y_0(29),
B => DATA_0_SQMUXA_2);
\R.X.DATA_0_RNIPPUP[29]\: NOR2B port map (
Y => DATA_0_M_0(29),
A => DATA_0_2(29),
B => UN533_DBGUNIT);
\R.A.RSEL1_RNIS8Q73[2]\: NOR2A port map (
Y => N_6143,
A => data1(29),
B => RSEL1(2));
\R.W.RESULT_RNILE451[2]\: MX2 port map (
Y => N_6148,
A => MADDRESS_73,
B => RESULT_0(2),
S => RSEL1(2));
\R.A.RSEL1_RNIOM1K4[1]\: MX2 port map (
Y => N_6180,
A => N_6116,
B => N_6148,
S => RSEL1(1));
\R.A.RSEL1_RNIQ7C954[1]\: MX2 port map (
Y => N_6244,
A => N_6212,
B => XC_RESULT_1(2),
S => RSEL1(1));
\R.A.RSEL1_RNIH2FBA4[0]\: MX2 port map (
Y => D(2),
A => N_6180,
B => N_6244,
S => RSEL1(0));
\R.X.CTRL.PC_RNIPGA52[3]\: MX2 port map (
Y => N_6531,
A => FLINE(3),
B => XC_RESULT(3),
S => RSTATE(0));
\R.X.RESULT_RNIO5DD1[3]\: MX2 port map (
Y => N_6563,
A => XC_RESULT_1(3),
B => ddata(3),
S => RSTATE(0));
\R.X.CTRL.PC_RNIKO0J52[3]\: MX2 port map (
Y => WDATA_40,
A => N_6531,
B => N_6563,
S => XC_RESULT_SN_N_6_0);
\R.A.RSEL1_RNI33S03[2]\: NOR2A port map (
Y => N_6116,
A => data1(2),
B => RSEL1(2));
\R.A.RSEL1_RNIEKM644[2]\: NOR2A port map (
Y => N_6212,
A => ERES2(2),
B => RSEL1(2));
\R.X.DATA_0_RNIG6EJ[6]\: XOR2 port map (
Y => N_5268,
A => DATA_0(6),
B => INVOP2_1);
\R.X.RESULT_RNIKMKK[6]\: MX2 port map (
Y => XC_RESULT_1(6),
A => RESULT(6),
B => DATA_0(6),
S => LD_0_0);
WR_1_SQMUXA_2_0_RNIQU9I4: NOR2B port map (
Y => DBGI_M_0(7),
A => WR_1_SQMUXA,
B => daddr(2));
\R.M.Y_RNO_1[11]\: NOR2B port map (
Y => Y_M_0(11),
A => Y_0(11),
B => WY_1_0);
\R.M.Y_RNO_2[11]\: NOR2B port map (
Y => Y_M_2(11),
A => Y_3(11),
B => WY_RNIGIMA_1);
\R.W.S.PIL_RNO_0[3]\: MX2 port map (
Y => N_6521,
A => PIL(3),
B => NN_77,
S => S_1_SQMUXA);
\R.W.S.PIL_RNO[3]\: MX2 port map (
Y => PIL_1(3),
A => N_6521,
B => ddata(11),
S => ET_1_SQMUXA_1);
\R.W.S.Y_RNO_3[11]\: NOR2B port map (
Y => Y_M_1(11),
A => Y_3(11),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_1[11]\: NOR3C port map (
Y => RESULT_M(11),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_77);
\R.W.S.Y_RNO_2[11]\: NOR2B port map (
Y => DBGI_M_2(40),
A => ddata(11),
B => Y_1_SQMUXA_2);
\R.X.CTRL.PC_RNIGDIN[9]\: MX2 port map (
Y => N_5336,
A => FLINE(9),
B => PC_0(9),
S => NPC_0(0));
\R.E.CTRL.PC_RNIK1LP[9]\: MX2 port map (
Y => N_5368,
A => PC(9),
B => PC_2(9),
S => N_5359);
\R.X.CTRL.PC_RNI7PTJ1[9]\: MX2 port map (
Y => XC_RESULT(9),
A => N_5368,
B => N_5336,
S => N_5391_0);
\R.E.OP1_RNIE3BP[9]\: NOR2B port map (
Y => OP1_M(9),
A => OP1(9),
B => UN8_CASAEN);
\R.X.CTRL.PC_RNINFB52[9]\: MX2 port map (
Y => N_6537,
A => FLINE(9),
B => XC_RESULT(9),
S => RSTATE(0));
\R.X.RESULT_RNIAODD1[9]\: MX2 port map (
Y => N_6569,
A => XC_RESULT_1(9),
B => ddata(9),
S => RSTATE(0));
\R.X.CTRL.PC_RNI4A2J52[9]\: MX2 port map (
Y => WDATA_46,
A => N_6537,
B => N_6569,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNI5E8P[11]\: MX2 port map (
Y => N_6571,
A => XC_RESULT_1(11),
B => ddata(11),
S => RSTATE(0));
\R.X.CTRL.PC_RNICBQM52[11]\: MX2 port map (
Y => WDATA_48,
A => N_6539,
B => N_6571,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNIL0D68[11]\: MX2 port map (
Y => BPDATA(11),
A => OP1_RNIUIF9(11),
B => XC_RESULT_1(11),
S => BPDATA6_0_0);
\R.X.RESULT_RNICV29[11]\: MX2 port map (
Y => XC_RESULT_1(11),
A => NN_77,
B => DATA_0_0(11),
S => LD_0_0);
\R.E.OP1_RNIUIF9[11]\: MX2 port map (
Y => OP1_RNIUIF9(11),
A => OP1(11),
B => DATA_0_0(11),
S => LDBP1_0);
\R.E.OP1_RNIHAOM1[11]\: NOR2A port map (
Y => EX_OP1_I_M(11),
A => EDATA_3_SQMUXA_0,
B => OP1_RNIUIF9(11));
\R.W.S.Y_RNO_3[22]\: NOR3C port map (
Y => RESULT_M(22),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => RESULT_0(22));
\R.E.CTRL.PC_RNIOH9L1[27]\: MX2 port map (
Y => XC_RESULT(27),
A => N_5386,
B => N_5354,
S => N_5391);
\R.X.CTRL.PC_RNIO30J2[27]\: MX2 port map (
Y => N_6555,
A => FLINE(27),
B => XC_RESULT(27),
S => RSTATE(0));
\R.X.RESULT_RNIQ6CP[27]\: MX2 port map (
Y => N_6587,
A => XC_RESULT_1(27),
B => ddata(27),
S => RSTATE(0));
\R.X.CTRL.PC_RNILCLC52[27]\: MX2 port map (
Y => WDATA_64,
A => N_6555,
B => N_6587,
S => XC_RESULT_SN_N_6);
\R.W.S.Y_RNO_0[27]\: NOR2B port map (
Y => Y_M_1_0(27),
A => Y(27),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[27]\: NOR2B port map (
Y => Y_M_0_1(27),
A => Y_2(27),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[27]\: NOR3C port map (
Y => RESULT_M(27),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => RESULT_0(27));
\R.X.CTRL.PC_RNIBSSJ1[2]\: MX2 port map (
Y => XC_RESULT(2),
A => N_5361,
B => N_5329,
S => N_5391_0);
\IR.ADDR_RNO_0[2]\: NOR2B port map (
Y => PC_M_3(2),
A => PC_0(2),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[2]\: NOR2B port map (
Y => ADDR_M_1(2),
A => ADDR(2),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_6[2]\: NOR2B port map (
Y => PC_M_2(2),
A => PC_2(2),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[2]\: NOR2B port map (
Y => PC_M_0(2),
A => PC(2),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[2]\: NOR2B port map (
Y => PC_M_1(2),
A => PC_3(2),
B => ADDR_3_SQMUXA);
\R.X.CTRL.PC_RNIKBA52[2]\: MX2 port map (
Y => N_6530,
A => PC_0(2),
B => XC_RESULT(2),
S => RSTATE(0));
\R.X.RESULT_RNIL2DD1[2]\: MX2 port map (
Y => N_6562,
A => XC_RESULT_1(2),
B => ddata(2),
S => RSTATE(0));
\R.X.CTRL.PC_RNICG0J52[2]\: MX2 port map (
Y => WDATA_39,
A => N_6530,
B => N_6562,
S => XC_RESULT_SN_N_6_0);
\R.D.PC_RNIFA35B[3]\: MX2 port map (
Y => N_5891,
A => FPC_104,
B => DPC(3),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNILPUJJ[3]\: MX2 port map (
Y => FE_PC(3),
A => N_5891,
B => PC_2(3),
S => EX_BPMISS_1);
\R.X.CTRL.PC_RNI41IN[3]\: MX2 port map (
Y => N_5330,
A => FLINE(3),
B => PC_0(3),
S => NPC_0(0));
\R.E.CTRL.PC_RNI8LKP[3]\: MX2 port map (
Y => N_5362,
A => PC_2(3),
B => PC(3),
S => N_5359);
\R.X.RESULT_RNIB0V0B[15]\: OA1B port map (
Y => BPDATA_I_M(15),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(15));
\R.X.RESULT_RNIE2LBC[9]\: NOR2B port map (
Y => BPDATA_M(9),
A => BPDATA(9),
B => ALUOP_RNICMFS2(2));
\R.M.CTRL.PC_RNI1PRK[27]\: MX2 port map (
Y => N_5354,
A => FLINE(27),
B => PC_2(27),
S => NPC(0));
\COMB.V.W.S.PS_1_IV_1_RNO_3\: NOR2A port map (
Y => PIL_0_SQMUXA,
A => ANNUL_ALL3,
B => CWP_1_SQMUXA_0);
\R.X.CTRL.PC_RNI2VHN[2]\: MX2 port map (
Y => N_5329,
A => PC_0(2),
B => PC_2(2),
S => NPC_0(0));
\R.E.CTRL.PC_RNI6JKP[2]\: MX2 port map (
Y => N_5361,
A => PC_3(2),
B => PC(2),
S => N_5359);
\R.X.RESULT_RNICEKK[2]\: MX2 port map (
Y => XC_RESULT_1(2),
A => NN_57,
B => DATA_0(2),
S => LD_0_0);
\R.X.RESULT_RNIQSKK[9]\: MX2 port map (
Y => XC_RESULT_1(9),
A => NN_78,
B => DATA_0_0(9),
S => LD_0_0);
\R.X.DCI.SIGNED_RNI8ND78\: MX2 port map (
Y => ME_SIGNED_1,
A => SIGNED_0,
B => SIGNED_2,
S => dco_i_3(132));
\R.M.CTRL.LD_RNI407L7_0\: OR2 port map (
Y => LD_3,
A => LD,
B => dco_i_3(132));
\R.X.DCI.SIGNED_RNI87DV51\: NOR2B port map (
Y => RDATA_4(8),
A => data_0_31,
B => ME_SIGNED_1);
\R.X.DCI.SIGNED_RNIE1IM61\: NOR2B port map (
Y => RDATA_12(8),
A => data_0_15,
B => ME_SIGNED_1);
\R.X.LADDR_RNI246F92[1]\: OR2 port map (
Y => N_5520,
A => RDATA_0_SQMUXA,
B => RDATA_5_SQMUXA);
\R.M.CTRL.LD_RNI246F92_0\: OR2 port map (
Y => N_5521,
A => RDATA_4_SQMUXA,
B => RDATA_2_SQMUXA);
\R.X.LADDR_RNIGNMA8[1]\: MX2 port map (
Y => ME_LADDR_2(1),
A => MADDRESS_72,
B => LADDR(1),
S => dco_i_3(132));
\R.A.IMM_RNO[10]\: MX2 port map (
Y => IMM_1(10),
A => INST_0_0(10),
B => BADDR_2(2),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[11]\: MX2 port map (
Y => IMM_1(11),
A => INST_0_0(11),
B => BADDR_2(3),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[15]\: MX2 port map (
Y => IMM_1(15),
A => INST_0_0(12),
B => INST_0(5),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[17]\: MX2 port map (
Y => IMM_1(17),
A => INST_0_0(12),
B => INST_0(7),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[19]\: MX2 port map (
Y => IMM_1(19),
A => INST_0_0(12),
B => INST_0(9),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[23]\: MX2 port map (
Y => IMM_1(23),
A => INST_0(12),
B => INST_0(13),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[25]\: MX2 port map (
Y => IMM_1(25),
A => INST_0(12),
B => INST_0(15),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[27]\: MX2 port map (
Y => IMM_1(27),
A => INST_0(12),
B => INST_0(17),
S => CALL_HOLD5);
\R.A.IMM_RNO[29]\: MX2 port map (
Y => IMM_1(29),
A => INST_0(12),
B => INST_0(19),
S => CALL_HOLD5);
\R.A.IMM_RNO[30]\: MX2 port map (
Y => IMM_1(30),
A => INST_0(12),
B => INST_0_0(20),
S => CALL_HOLD5);
\R.A.IMM_RNO[31]\: MX2 port map (
Y => IMM_1(31),
A => INST_0(12),
B => INST_0_1(21),
S => CALL_HOLD5);
\R.A.IMM_RNO[1]\: NOR2A port map (
Y => IMM_1(1),
A => BADDR_2(3),
B => CALL_HOLD5);
\R.A.IMM_RNO[3]\: NOR2A port map (
Y => IMM_1(3),
A => BADDR_2(5),
B => CALL_HOLD5);
\R.A.IMM_RNO[7]\: NOR2A port map (
Y => IMM_1(7),
A => INST_0(7),
B => CALL_HOLD5);
\R.A.IMM_RNO[8]\: NOR2A port map (
Y => IMM_1(8),
A => INST_0(8),
B => CALL_HOLD5);
\R.A.IMM_RNO[9]\: NOR2A port map (
Y => IMM_1(9),
A => INST_0(9),
B => CALL_HOLD5);
WR_1_SQMUXA_2_0_RNIT1AI4: NOR2B port map (
Y => DBGI_M_0(10),
A => WR_1_SQMUXA,
B => daddr(5));
\R.X.CTRL.RD_RNI11T382[3]\: AO1 port map (
Y => waddr(3),
A => RD_1(3),
B => ANNUL_ALL12_1,
C => DBGI_M_0(10));
WR_1_SQMUXA_2_0_RNIV3AI4: NOR2B port map (
Y => DBGI_M_0(12),
A => daddr(7),
B => WR_1_SQMUXA);
\R.M.CTRL.RD_RNI5MGD3[1]\: XOR2 port map (
Y => RD_1_1,
A => NN_79,
B => BADDR_2(3));
\R.W.S.ET_RNIVQ4942\: OA1 port map (
Y => CWP_2_SQMUXA_1,
A => XC_INULL_0_SQMUXA,
B => CWP_2_SQMUXA,
C => rst);
NPC_1_SQMUXA_1_0_RNIOHT56_1: NOR2B port map (
Y => ICC_3_SQMUXA,
A => ET_1_SQMUXA_1,
B => rst);
\R.X.CTRL.INST_RNIQ3N732[30]\: NOR2B port map (
Y => CWP_1_SQMUXA,
A => S_1_SQMUXA,
B => rst);
\R.A.CTRL.WREG_RNIV29R\: NOR2B port map (
Y => WREG_3,
A => LDCHKRA,
B => WREG_8);
\R.E.CTRL.WREG_RNO\: NOR3A port map (
Y => WREG_1_5,
A => WREG_8,
B => ANNUL_ALL_152,
C => N_6905_1);
\R.E.CTRL.WICC_RNO\: NOR3A port map (
Y => WICC_1_5,
A => WICC_3,
B => ANNUL_ALL_152,
C => N_6905_1);
\R.D.INST_0_RNISIT93[14]\: MX2B port map (
Y => RS1_IV(0),
A => INST_0(14),
B => INST_0_M_0(26),
S => RS1MOD);
\R.F.PC_RNO_9[24]\: MX2 port map (
Y => NN_80,
A => UN17_BADDR(22),
B => UN7_CADDR(22),
S => INST_0(30));
\R.F.PC_RNO_6[25]\: MX2 port map (
Y => NN_60,
A => UN17_BADDR(23),
B => UN7_CADDR(23),
S => INST_0(30));
\R.A.CTRL.INST_RNILNLO4[6]\: AOI1B port map (
Y => PRIVILEGED_INST_0_SQMUXA_1,
A => UN24_CASAEN_5,
B => UN24_CASAEN_4,
C => ILLEGAL_INST35);
\R.A.CTRL.INST_RNIFVCIC[29]\: OA1 port map (
Y => PRIVILEGED_INST_1_SQMUXA,
A => PRIVILEGED_INST_0_SQMUXA,
B => UN1_ILLEGAL_INST11_2,
C => FP_DISABLED14);
\R.A.CTRL.INST_RNIT96I51[30]\: AO1 port map (
Y => UN1_PRIVILEGED_INST_1_SQMUXA,
A => UN1_ILLEGAL_INST33,
B => CIN15,
C => PRIVILEGED_INST_1_SQMUXA);
\R.A.SU_RNILVUI51\: NOR2A port map (
Y => PRIVILEGED_INST_6,
A => UN1_PRIVILEGED_INST_1_SQMUXA,
B => SU_0);
\R.A.CTRL.RD_RNIK03VJ1[5]\: NOR3A port map (
Y => NN_158,
A => WREG_3,
B => RD_1_NE_4,
C => RD_1_NE_5);
\R.M.CTRL.WREG_RNO\: NOR2A port map (
Y => WREG_1_7,
A => WREG_9,
B => ANNUL_ALL_152);
\R.D.INST_0_RNI4NNM7L[29]\: MX2 port map (
Y => ANNUL_NEXT_16,
A => UN1_RABPMISS,
B => INST_0(29),
S => ANNUL_NEXT_2_SQMUXA_1);
\R.D.INULL_RNIET1V\: NOR2B port map (
Y => HOLD_PC_2,
A => UN19_INST,
B => INULL_153);
\R.D.CWP_RNI7M8T[0]\: XA1B port map (
Y => DE_RADDR1_2(4),
A => INST_0(18),
B => CWP(0),
C => UN30_RS1OPT);
\R.D.CWP_RNIDQEV[1]\: NOR2A port map (
Y => DE_RADDR1_2(5),
A => N_5429,
B => UN30_RS1OPT);
\R.D.INST_0_RNIDVBT[29]\: XA1B port map (
Y => DE_RADDR1_1(4),
A => CWP(0),
B => INST_0(29),
C => N_5566_3);
\R.D.INST_0_RNICVSU1[15]\: MX2 port map (
Y => DE_RADDR1_4(1),
A => INST_0(15),
B => INST_0(26),
S => RS1MOD);
\R.D.INST_0_RNIE1TU1[27]\: MX2 port map (
Y => DE_RADDR1_4(2),
A => INST_0(16),
B => INST_0(27),
S => RS1MOD);
\R.D.INST_0_RNIG3TU1[17]\: MX2 port map (
Y => DE_RADDR1_4(3),
A => INST_0(17),
B => INST_0(28),
S => RS1MOD);
\R.D.CWP_RNI20F73[0]\: MX2 port map (
Y => DE_RADDR1_4(4),
A => DE_RADDR1_2(4),
B => DE_RADDR1_1(4),
S => RS1MOD);
\R.D.INST_0_RNIKUVG2[17]\: MX2 port map (
Y => DE_RADDR1_4(7),
A => UN30_RS1OPT,
B => N_5566_3,
S => RS1MOD);
\R.M.CTRL.RD_RNIAQ712[1]\: XOR2 port map (
Y => RD_1_8,
A => NN_79,
B => DE_RADDR1_4(1));
\R.M.CTRL.RD_RNIG0812[3]\: XOR2 port map (
Y => RD_3,
A => RD(3),
B => DE_RADDR1_4(3));
\R.E.CTRL.RD_RNIR5VJ3[4]\: XOR2 port map (
Y => RD_4,
A => DE_RADDR1_4(4),
B => NN_64);
\R.A.CTRL.RD_RNINP193[4]\: XOR2 port map (
Y => RD_4_0,
A => RD(4),
B => DE_RADDR1_4(4));
\R.M.CTRL.RD_RNIG76E3[5]\: XOR2 port map (
Y => RD_5,
A => NN_81,
B => DE_RADDR1_4(5));
\R.M.CTRL.RD_RNIA098A[5]\: XOR2 port map (
Y => RD_1_5,
A => NN_81,
B => DE_RADDR2_1(5));
\R.M.CTRL.RD_RNIDTUM3[6]\: XOR2 port map (
Y => RD_6,
A => NN_50,
B => DE_RADDR1_4(6));
WR_1_SQMUXA_2_0_RNIS0AI4: NOR2B port map (
Y => DBGI_M_0(9),
A => WR_1_SQMUXA,
B => daddr(4));
\R.X.CTRL.RD_RNIVUS382[2]\: AO1 port map (
Y => waddr(2),
A => NN_82,
B => ANNUL_ALL12_1,
C => DBGI_M_0(9));
\R.M.CTRL.RD_RNIDT712[2]\: XOR2 port map (
Y => RD_2,
A => RD(2),
B => DE_RADDR1_4(2));
\R.E.CTRL.INST_RNIM4GJ1[28]\: AX1D port map (
Y => BRANCH_3,
A => ICC(2),
B => UN5_BRANCH,
C => NN_83);
\R.M.ICC_RNI8JUT[0]\: OR2 port map (
Y => UN13_BRANCH,
A => ICC(2),
B => ICC(0));
\R.M.CTRL.RD_RNINSMO6[7]\: XOR2 port map (
Y => RD_1_7_0,
A => RD_0(7),
B => UN1_REG);
\R.M.CTRL.INST_RNIDQAB3[20]\: AO1 port map (
Y => TRAP54,
A => INST_4_2,
B => INST_4_1,
C => NN_163);
\R.M.CTRL.ANNUL_RNIVQRP4\: OR2 port map (
Y => ANNUL_2_I_149,
A => ANNUL_6,
B => ANNUL_ALL_152);
\R.E.CTRL.PC_RNI82NT[21]\: MX2 port map (
Y => N_5380,
A => PC_0(21),
B => PC(21),
S => N_5359_0);
\R.A.IMM_RNICMLJ5[3]\: MX2 port map (
Y => N_6319,
A => data2(3),
B => NN_84,
S => RSEL2(2));
\R.E.OP2_RNO_3[30]\: MX2 port map (
Y => N_6346,
A => data2(30),
B => NN_85,
S => RSEL2(2));
\R.W.RESULT_RNIOJ761[3]\: MX2 port map (
Y => N_6351,
A => MADDRESS_74,
B => RESULT_0(3),
S => RSEL2(2));
\R.A.RSEL2_0_RNIKI797[1]\: MX2 port map (
Y => N_6383,
A => N_6319,
B => N_6351,
S => RSEL2_0(1));
\R.A.RSEL2_0_RNI561V14[1]\: MX2 port map (
Y => N_6447,
A => N_6415,
B => XC_RESULT_1(3),
S => RSEL2_0(1));
\R.A.RSEL2_0_RNI80JN94[0]\: MX2 port map (
Y => D_1(3),
A => N_6383,
B => N_6447,
S => RSEL2_0(0));
\R.A.RSEL2_RNI7D2R04[2]\: NOR2A port map (
Y => N_6415,
A => ERES2(3),
B => RSEL2(2));
\R.A.CTRL.INST_RNIQC8M[20]\: NOR2A port map (
Y => ALUSEL16_2,
A => INST_1(24),
B => INST_2(20));
\R.E.OP2_RNO_3[11]\: MX2 port map (
Y => N_6327,
A => data2(11),
B => NN_86,
S => RSEL2(2));
\R.E.OP2_RNO_3[14]\: MX2 port map (
Y => N_6330,
A => data2(14),
B => NN_87,
S => RSEL2(2));
\R.E.OP2_RNO_5[6]\: NOR2A port map (
Y => N_6418,
A => ERES2(6),
B => RSEL2(2));
\R.E.OP2_RNO_5[12]\: NOR2A port map (
Y => N_6424,
A => ERES2(12),
B => RSEL2(2));
\R.E.OP2_RNO_3[23]\: MX2 port map (
Y => N_6339,
A => data2(23),
B => NN_88,
S => RSEL2(2));
\R.E.OP2_RNO_5[23]\: NOR2A port map (
Y => N_6435,
A => ERES2(23),
B => RSEL2(2));
\R.W.RESULT_RNIPD881[13]\: MX2 port map (
Y => N_6159,
A => MADDRESS_84,
B => RESULT_0(13),
S => RSEL1(2));
\R.A.RSEL1_0_RNITH1L4[1]\: MX2 port map (
Y => N_6191,
A => N_6127,
B => N_6159,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIH0JPS4[1]\: MX2 port map (
Y => N_6255,
A => N_6223,
B => XC_RESULT_1(13),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNISKKJ15[0]\: MX2 port map (
Y => D(13),
A => N_6191,
B => N_6255,
S => RSEL1_0(0));
\R.E.OP2_RNO_3[17]\: MX2 port map (
Y => N_6333,
A => data2(17),
B => NN_89,
S => RSEL2(2));
\R.A.RSEL1_RNI77S03[2]\: NOR2A port map (
Y => N_6120,
A => data1(6),
B => RSEL1(2));
\R.A.RSEL1_RNIL0P73[2]\: NOR2A port map (
Y => N_6127,
A => data1(13),
B => RSEL1(2));
\R.A.RSEL1_RNIHMCAS4[2]\: NOR2A port map (
Y => N_6223,
A => ERES2(13),
B => RSEL1(2));
\R.E.OP2_RNO_5[10]\: NOR2A port map (
Y => N_6422,
A => ERES2(10),
B => RSEL2(2));
\R.A.RSEL1_1_RNIO0LTG7[1]\: MX2 port map (
Y => N_6263,
A => N_6231,
B => XC_RESULT_1(21),
S => RSEL1_1(1));
\R.E.OP2_RNO_3[24]\: MX2 port map (
Y => N_6340,
A => data2(24),
B => NN_90,
S => RSEL2(2));
\R.X.RESULT_RNI8KBP[21]\: MX2 port map (
Y => N_6581,
A => XC_RESULT_1(21),
B => ddata(21),
S => RSTATE(0));
\R.X.CTRL.PC_RNI5RJC52[21]\: MX2 port map (
Y => WDATA_58,
A => N_6549,
B => N_6581,
S => XC_RESULT_SN_N_6);
\R.A.RSEL1_RNIQMCEG7[2]\: NOR2A port map (
Y => N_6231,
A => ERES2(21),
B => RSEL1(2));
\R.E.OP2_RNO_5[21]\: NOR2A port map (
Y => N_6433,
A => ERES2(21),
B => RSEL2(2));
\R.A.RSEL1_RNI44S03[2]\: NOR2A port map (
Y => N_6117,
A => data1(3),
B => RSEL1(2));
\R.A.RSEL1_RNIKVO73[2]\: NOR2A port map (
Y => N_6126,
A => data1(12),
B => RSEL1(2));
\R.A.RSEL1_RNIP4P73[2]\: NOR2A port map (
Y => N_6131,
A => data1(17),
B => RSEL1(2));
\R.X.RESULT_RNIDPD68[17]\: MX2 port map (
Y => BPDATA(17),
A => OP1_RNIAVF9(17),
B => XC_RESULT_1(17),
S => BPDATA6);
\R.X.RESULT_RNIOB39[17]\: MX2 port map (
Y => XC_RESULT_1(17),
A => NN_53,
B => DATA_0(17),
S => LD_4);
\R.M.DCI.ENADDR_RNIRP225\: NOR2B port map (
Y => DBGI_M_0(52),
A => ddata(23),
B => MRESULT2_1_SQMUXA);
\R.X.RESULT_RNIAJ4F9[3]\: MX2 port map (
Y => BPDATA(3),
A => OP1_RNIHKL61(3),
B => XC_RESULT_1(3),
S => BPDATA6_0_0);
\R.E.SARI_RNO\: NOR3C port map (
Y => SARI_0,
A => FP_DISABLED14_0,
B => ALUSEL18,
C => D(31));
\R.W.RESULT_RNIHA451[0]\: MX2 port map (
Y => N_6146,
A => NN_38,
B => NN_39,
S => RSEL1(2));
\R.A.RSEL1_RNIIG1K4[1]\: MX2 port map (
Y => N_6178,
A => N_6114,
B => N_6146,
S => RSEL1(1));
\R.A.RSEL1_RNINR7UJ3[1]\: MX2 port map (
Y => N_6242,
A => N_6210,
B => XC_RESULT_1(0),
S => RSEL1(1));
\R.A.RSEL1_RNI8GA0P3[0]\: MX2 port map (
Y => D(0),
A => N_6178,
B => N_6242,
S => RSEL1(0));
\R.E.OP1_RNO_1[31]\: NOR2B port map (
Y => ICCO_M(1),
A => ICCO(1),
B => WICC);
\R.A.RSEL1_RNI11S03[2]\: NOR2A port map (
Y => N_6114,
A => data1(0),
B => RSEL1(2));
\R.A.RSEL1_RNIFCIRI3[2]\: NOR2A port map (
Y => N_6210,
A => ERES2(0),
B => RSEL1(2));
\R.E.CTRL.PC_RNI0P8L1[21]\: MX2 port map (
Y => XC_RESULT(21),
A => N_5380,
B => N_5348,
S => N_5391);
\R.X.CTRL.PC_RNIQ4VI2[21]\: MX2 port map (
Y => N_6549,
A => FLINE(21),
B => XC_RESULT(21),
S => RSTATE(0));
\R.A.RSEL1_RNIN3Q73[2]\: NOR2A port map (
Y => N_6138,
A => data1(24),
B => RSEL1(2));
\R.E.OP2_RNO_3[26]\: MX2 port map (
Y => N_6342,
A => data2(26),
B => NN_91,
S => RSEL2(2));
\R.E.OP2_RNO_4[26]\: MX2 port map (
Y => N_6374,
A => MADDRESS_97,
B => NN_51,
S => RSEL2(2));
\R.E.OP2_RNO_1[26]\: MX2 port map (
Y => N_6406,
A => N_6342,
B => N_6374,
S => RSEL2(1));
\R.A.IMM_RNIAKLJ5[2]\: MX2 port map (
Y => N_6318,
A => data2(2),
B => NN_92,
S => RSEL2(2));
\R.W.RESULT_RNIMH761[2]\: MX2 port map (
Y => N_6350,
A => MADDRESS_73,
B => RESULT_0(2),
S => RSEL2(2));
\R.A.RSEL2_0_RNIGE797[1]\: MX2 port map (
Y => N_6382,
A => N_6318,
B => N_6350,
S => RSEL2_0(1));
\R.A.RSEL2_0_RNIBEOB54[1]\: MX2 port map (
Y => N_6446,
A => N_6414,
B => XC_RESULT_1(2),
S => RSEL2_0(1));
\R.A.RSEL2_0_RNIA4A4D4[0]\: MX2 port map (
Y => D_1(2),
A => N_6382,
B => N_6446,
S => RSEL2_0(0));
\R.A.RSEL2_RNIFNP744[2]\: NOR2A port map (
Y => N_6414,
A => ERES2(2),
B => RSEL2(2));
\R.A.RSEL1_RNIM2Q73[2]\: NOR2A port map (
Y => N_6137,
A => data1(23),
B => RSEL1(2));
\R.E.OP1_RNIAVF9[17]\: MX2 port map (
Y => OP1_RNIAVF9(17),
A => OP1(17),
B => DATA_0(17),
S => LDBP1_0);
\R.E.JMPL_RNIS1L9V2\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(18),
A => EADDRESS(17),
B => ALURESULT_0_SQMUXA);
\R.A.CTRL.CNT_RNILP02[0]\: NOR3B port map (
Y => ALUADD_0_SQMUXA,
A => CNT_1(1),
B => CASA_138,
C => CNT_1(0));
\R.E.JMPL_RNIFGBP21_0\: NOR2B port map (
Y => SHIFTIN_17_M(18),
A => SHIFTIN_17(18),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNI92FD21\: NOR2B port map (
Y => SHIFTIN_17_M_0(17),
A => SHIFTIN_17(17),
B => ALURESULT_2_SQMUXA);
\R.E.CTRL.PC_RNIDVVH1[23]\: NOR2B port map (
Y => PC_M_1(23),
A => PC_2(23),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNITKI1K3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(24),
A => EADDRESS(23),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNI88M751_0\: NOR2B port map (
Y => SHIFTIN_17_M(24),
A => SHIFTIN_17(24),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIVH0P41\: NOR2B port map (
Y => SHIFTIN_17_M_0(23),
A => SHIFTIN_17(23),
B => ALURESULT_2_SQMUXA);
\R.X.RESULT_RNI6QKBC[7]\: NOR2B port map (
Y => BPDATA_M_1(7),
A => ALUOP_RNICMFS2(0),
B => BPDATA(7));
\R.X.RESULT_RNI7CPK9[23]\: NOR2B port map (
Y => BPDATA_M(23),
A => BPDATA(23),
B => ALURESULT_6_SQMUXA);
\R.E.OP2_RNIF8S82[23]\: NOR2B port map (
Y => EX_OP2_M(23),
A => UN1_IU_5(89),
B => ALURESULT_7_SQMUXA);
\R.W.S.TBA_RNIPH113[11]\: NOR2B port map (
Y => TBA_M_1(11),
A => TBA(11),
B => ALURESULT_12_SQMUXA_0);
\R.M.CASA_RNIPE3A\: NOR2B port map (
Y => CASA_RNIPE3A,
A => CASA_138,
B => CNT_0(1));
\R.A.RSEL1_0_RNI0LPNL7[0]\: MX2 port map (
Y => D(21),
A => N_6199,
B => N_6263,
S => RSEL1_0(0));
\R.A.CTRL.INST_RNIKBO22_4[21]\: NOR2B port map (
Y => ILLEGAL_INST13,
A => ILLEGAL_INST13_4,
B => N_5822_2);
\R.A.CTRL.INST_RNIUF7M_1[20]\: NOR2 port map (
Y => N_5820_1,
A => INST_2(20),
B => INST_1(19));
\R.A.CTRL.INST_RNIUF7M[20]\: NOR2B port map (
Y => N_5822_1,
A => INST_2(20),
B => INST_1(19));
\R.M.Y_RNO_4[11]\: NOR2A port map (
Y => Y_M_0(12),
A => Y(12),
B => N_57_0);
\DSUR.TT_RNIS3SD3[4]\: NOR2B port map (
Y => TT_M(4),
A => NN_93,
B => DATA_8_SQMUXA);
\DSUR.TT_RNIT4SD3[5]\: NOR2B port map (
Y => TT_M(5),
A => NN_28,
B => DATA_8_SQMUXA);
\DSUR.TT_RNIU5SD3[6]\: NOR2B port map (
Y => TT_M(6),
A => NN_94,
B => DATA_8_SQMUXA);
\RFO_M[43]_Z11461\: NOR2B port map (
Y => RFO_M(43),
A => data2(11),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNILFHA3[11]\: NOR2B port map (
Y => Y_M_0_0(11),
A => Y_3(11),
B => DATA_0_SQMUXA_2_0);
\R.F.PC_RNITJB93[11]\: NOR2B port map (
Y => PC_M_0_1(11),
A => FPC_112,
B => DATA_4_SQMUXA_1);
\DSUR.TT_RNIV6SD3[7]\: NOR2B port map (
Y => TT_M_1(7),
A => NN_95,
B => DATA_8_SQMUXA);
\R.M.DCI.ENADDR_RNI85L85\: NOR2B port map (
Y => DBGI_M(22),
A => daddr(17),
B => MRESULT2_0_SQMUXA);
\R.W.S.Y_RNO_0[10]\: NOR2B port map (
Y => Y_M_1_0(10),
A => Y_0(10),
B => UN1_INTACK6_3_0_0);
\R.M.Y_RNI3PGN[1]\: NOR2A port map (
Y => Y_M(1),
A => Y(1),
B => N_57);
\R.E.MULSTEP_RNI51QGF\: NOR2A port map (
Y => LOGICOUT_M(0),
A => Y14_0,
B => N_18);
\R.X.Y_RNIOTKL[0]\: NOR2B port map (
Y => Y_M(0),
A => Y_2(0),
B => WY_1_0);
\R.W.S.Y_RNIOSUM[0]\: NOR2B port map (
Y => Y_M_2(0),
A => Y_3(0),
B => WY_RNIGIMA_1);
\RFO_M[24]_Z11471\: NOR2B port map (
Y => RFO_M(24),
A => data1(24),
B => DATA_0_SQMUXA);
\R.W.S.Y_RNIPKIA3[24]\: NOR2B port map (
Y => Y_M_0_0(24),
A => Y_0(24),
B => DATA_0_SQMUXA_2);
\R.M.DCI.ENADDR_RNI9SKA5\: NOR2B port map (
Y => DBGI_M_0(32),
A => ddata(3),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.JMPL_RNIM2O261_0\: NOR2B port map (
Y => SHIFTIN_17_M(26),
A => SHIFTIN_17(26),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIDC2K51\: NOR2B port map (
Y => SHIFTIN_17_M_0(25),
A => SHIFTIN_17(25),
B => ALURESULT_2_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_0_RNO_3[24]\: NOR2B port map (
Y => BPDATA_M_0(8),
A => BPDATA(8),
B => ALURESULT_5_SQMUXA);
\R.F.PC_RNO_9[3]\: NOR2B port map (
Y => DBGI_M(32),
A => ddata(3),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.X.RESULT_RNIOQKK[8]\: MX2 port map (
Y => XC_RESULT_1(8),
A => RESULT_0(8),
B => DATA_0(8),
S => LD_0_0);
\R.E.CTRL.CNT_RNINP1DF[0]\: AO1 port map (
Y => EADDRESS(2),
A => FORCE_A2_0,
B => MCASA_1,
C => UN6_EX_ADD_RES(3));
\R.F.PC_RNO_12[5]\: OA1 port map (
Y => ADDR_M(5),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(5));
\R.F.PC_RNO_9[5]\: NOR3B port map (
Y => PC_M_5(5),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_106,
C => PC_1_SQMUXA_0);
\RFO_M[8]_Z11482\: NOR2B port map (
Y => RFO_M(8),
A => data1(8),
B => DATA_0_SQMUXA);
\RFO_M[40]_Z11483\: NOR2B port map (
Y => RFO_M(40),
A => data2(8),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNIBO7I3[8]\: NOR2B port map (
Y => Y_M_0_0(8),
A => Y_2(8),
B => DATA_0_SQMUXA_2_0);
\IR.ADDR_RNIGS4A3[8]\: NOR2B port map (
Y => ADDR_M_0(8),
A => ADDR(8),
B => DATA_5_SQMUXA_1);
\RFO_M[59]_Z11486\: NOR2B port map (
Y => RFO_M(59),
A => data2(27),
B => DATA_1_SQMUXA);
\IR.ADDR_RNO_0[18]\: NOR2B port map (
Y => ADDR_M_1(18),
A => ADDR(18),
B => UN1_INTACK6_2_0_0);
\R.M.Y_RNO_2[2]\: NOR2B port map (
Y => LOGICOUT_M(2),
A => LOGICOUT(2),
B => Y14_0);
\R.M.Y_RNO_3[2]\: NOR2B port map (
Y => Y_M(2),
A => Y_0(2),
B => WY_1_0);
\R.X.CTRL.PC_RNI85IN[5]\: MX2 port map (
Y => N_5332,
A => FLINE(5),
B => PC(5),
S => NPC_0(0));
\R.E.CTRL.PC_RNICPKP[5]\: MX2 port map (
Y => N_5364,
A => PC_2(5),
B => PC_0(5),
S => N_5359);
\R.X.CTRL.PC_RNIN8TJ1[5]\: MX2 port map (
Y => XC_RESULT(5),
A => N_5364,
B => N_5332,
S => N_5391_0);
\R.X.CTRL.PC_RNI3RA52[5]\: MX2 port map (
Y => N_6533,
A => FLINE(5),
B => XC_RESULT(5),
S => RSTATE(0));
\R.X.RESULT_RNIUBDD1[5]\: MX2 port map (
Y => N_6565,
A => XC_RESULT_1(5),
B => ddata(5),
S => RSTATE(0));
\R.X.CTRL.PC_RNI491J52[5]\: MX2 port map (
Y => WDATA_42,
A => N_6533,
B => N_6565,
S => XC_RESULT_SN_N_6_0);
\RFO_M[18]_Z11496\: NOR2B port map (
Y => RFO_M(18),
A => data1(18),
B => DATA_0_SQMUXA_0_0);
\RFO_M[50]_Z11497\: NOR2B port map (
Y => RFO_M(50),
A => data2(18),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNISMHA3[18]\: NOR2B port map (
Y => Y_M_0_0(18),
A => Y(18),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNI7EJC3[6]\: NOR2B port map (
Y => TBA_M_0(6),
A => TBA(6),
B => DATA_3_SQMUXA_1);
\R.M.Y_RNO_1[10]\: NOR2A port map (
Y => Y_M(11),
A => Y(11),
B => N_57_0);
\R.M.Y_RNO_2[10]\: NOR2B port map (
Y => Y_M_0_0(10),
A => Y_1(10),
B => Y08);
\R.F.PC_RNO_11[5]\: NOR2B port map (
Y => DBGI_M(34),
A => ddata(5),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.E.CTRL.PC_RNIKENT[27]\: MX2 port map (
Y => N_5386,
A => PC_0(27),
B => PC(27),
S => N_5359);
\RFO_M[27]_Z11504\: NOR2B port map (
Y => RFO_M(27),
A => data1(27),
B => DATA_0_SQMUXA);
\R.W.S.Y_RNISNIA3[27]\: NOR2B port map (
Y => Y_M_0_0(27),
A => Y(27),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNIN9LG3[15]\: NOR2B port map (
Y => TBA_M_0(15),
A => TBA(15),
B => DATA_3_SQMUXA_1);
\R.F.PC_RNO_6[5]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(6),
A => EADDRESS(5),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_4[5]\: NOR2B port map (
Y => PC_M(5),
A => DPC(5),
B => PC4);
\R.F.PC_RNO_8[2]\: MX2 port map (
Y => N_6053,
A => NN_96,
B => UN6_EX_ADD_RES(3),
S => JUMP);
\R.F.PC_RNO_3[2]\: MX2A port map (
Y => PC_5(2),
A => FE_PC(2),
B => N_6053,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[3]\: NOR2B port map (
Y => UN7_CADDR_M(1),
A => UN7_CADDR(1),
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_7[5]\: XA1 port map (
Y => UN7_CADDR_M(3),
A => BADDR_2(5),
B => ADD_30X30_SLOW_I3_S_0,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_6[24]\: NOR2B port map (
Y => TMP_M(24),
A => NN_80,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_6[3]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(4),
A => EADDRESS(3),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_4[3]\: NOR2B port map (
Y => PC_M(3),
A => DPC(3),
B => PC4);
\R.F.PC_RNO_10[31]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(32),
A => EADDRESS(31),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_19[31]\: NOR2B port map (
Y => PC_M(31),
A => DPC(31),
B => PC4);
\R.F.PC_RNO_7[24]\: MX2 port map (
Y => N_6075,
A => FPC_125,
B => EADDRESS(24),
S => JUMP_0);
\R.F.PC_RNO_3[24]\: MX2 port map (
Y => PC_5(24),
A => I_65,
B => N_6075,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_4[24]\: NOR2B port map (
Y => PC_M(24),
A => DPC(24),
B => PC4_0_0);
\R.W.RESULT_RNIPI451[4]\: MX2 port map (
Y => N_6150,
A => MADDRESS_75,
B => NN_49,
S => RSEL1(2));
\R.A.RSEL1_RNIUS1K4[1]\: MX2 port map (
Y => N_6182,
A => N_6118,
B => N_6150,
S => RSEL1(1));
\R.A.RSEL1_RNISSGBJ4[1]\: MX2 port map (
Y => N_6246,
A => N_6214,
B => XC_RESULT_1(4),
S => RSEL1(1));
\R.A.RSEL1_RNIPTJDO4[0]\: MX2 port map (
Y => D(4),
A => N_6182,
B => N_6246,
S => RSEL1(0));
\R.A.RSEL1_RNI55S03[2]\: NOR2A port map (
Y => N_6118,
A => data1(4),
B => RSEL1(2));
\R.A.RSEL1_RNIC5R8I4[2]\: NOR2A port map (
Y => N_6214,
A => ERES2(4),
B => RSEL1(2));
\R.W.RESULT_RNI1R451[8]\: MX2 port map (
Y => N_6154,
A => MADDRESS_79,
B => NN_46,
S => RSEL1(2));
\R.A.RSEL1_RNIA92K4[1]\: MX2 port map (
Y => N_6186,
A => N_6122,
B => N_6154,
S => RSEL1(1));
\R.A.RSEL1_RNI5BFR06[1]\: MX2 port map (
Y => N_6250,
A => N_6218,
B => XC_RESULT_1(8),
S => RSEL1(1));
\R.A.RSEL1_RNIEOIT56[0]\: MX2 port map (
Y => D(8),
A => N_6186,
B => N_6250,
S => RSEL1(0));
\R.X.CTRL.PC_RNIIAB52[8]\: MX2 port map (
Y => N_6536,
A => FLINE(8),
B => XC_RESULT(8),
S => RSTATE(0));
\R.X.RESULT_RNI7LDD1[8]\: MX2 port map (
Y => N_6568,
A => XC_RESULT_1(8),
B => ddata(8),
S => RSTATE(0));
\R.X.CTRL.PC_RNIS12J52[8]\: MX2 port map (
Y => WDATA_45,
A => N_6536,
B => N_6568,
S => XC_RESULT_SN_N_6_0);
\R.F.PC_RNO_5[24]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(24),
A => XC_TRAP_ADDRESS(24),
B => UN6_XC_EXCEPTION);
\R.A.RSEL1_RNI99S03[2]\: NOR2A port map (
Y => N_6122,
A => data1(8),
B => RSEL1(2));
\R.A.RSEL1_RNIDBPOV5[2]\: NOR2A port map (
Y => N_6218,
A => ERES2(8),
B => RSEL1(2));
\R.F.PC_RNO_3[5]\: MX2 port map (
Y => PC_5(5),
A => I_9,
B => N_6056,
S => PC_5_SN_N_4_MUX_0);
\R.X.RESULT_RNI0VCTA[7]\: NOR2B port map (
Y => BPDATA_M_2(7),
A => BPDATA(7),
B => ALURESULT_4_SQMUXA);
\R.X.RESULT_RNIU75F9[8]\: MX2 port map (
Y => BPDATA(8),
A => OP1_RNIRUL61(8),
B => XC_RESULT_1(8),
S => BPDATA6_0_0);
\R.X.CTRL.TT_RNITQ3G1[5]\: MX2 port map (
Y => N_5450,
A => NN_7,
B => RESULT(5),
S => NN_162);
\R.X.RESULT_RNI8QL9C[1]\: NOR2A port map (
Y => BPDATA_I_M_1(1),
A => N_5728_1,
B => BPDATA(1));
\R.M.Y_RNO_4[7]\: NOR2A port map (
Y => Y_M(8),
A => Y(8),
B => N_57);
\R.M.Y_RNO_1[7]\: NOR2B port map (
Y => Y_M(7),
A => Y_2(7),
B => WY_1_0);
\R.M.Y_RNO_4[13]\: NOR2A port map (
Y => Y_M(14),
A => Y(14),
B => N_57_0);
\R.M.Y_RNO_2[16]\: NOR2A port map (
Y => Y_M(17),
A => Y(17),
B => N_57_0);
\R.M.Y_RNO_4[17]\: NOR2A port map (
Y => Y_M_0(18),
A => Y_0(18),
B => N_57_0);
\R.M.Y_RNO_1[21]\: NOR2A port map (
Y => Y_M(22),
A => Y(22),
B => N_57_0);
\R.M.Y_RNO_1[27]\: NOR2A port map (
Y => Y_M(28),
A => Y(28),
B => N_57);
\RFO_M[35]_Z11549\: NOR2B port map (
Y => RFO_M(35),
A => data2(3),
B => DATA_1_SQMUXA_0_0);
\DSUR.ERR_RNIHBF73\: NOR2B port map (
Y => ERR_M,
A => ERR,
B => DATA_8_SQMUXA);
\R.E.JMPL_RNIID4121\: NOR2B port map (
Y => SHIFTIN_17_M(16),
A => SHIFTIN_17(16),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNISU6T14\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(28),
A => EADDRESS(27),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNI4TPT61_0\: NOR2B port map (
Y => SHIFTIN_17_M(28),
A => SHIFTIN_17(28),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNICLLM61\: NOR2B port map (
Y => SHIFTIN_17_M_0(27),
A => SHIFTIN_17(27),
B => ALURESULT_2_SQMUXA);
\R.X.RESULT_RNIRRKK9[11]\: NOR2B port map (
Y => BPDATA_M_0(11),
A => BPDATA(11),
B => ALURESULT_5_SQMUXA);
\R.W.S.WIM_RNIA8VA32[5]\: MX2 port map (
Y => N_6633,
A => WIM(5),
B => RESULT(5),
S => WIM_1_SQMUXA);
\R.F.PC_RNO_19[30]\: NOR2A port map (
Y => TBA_M(18),
A => TBA(18),
B => RSTATE(1));
\R.F.PC_RNO_18[30]\: OA1 port map (
Y => ADDR_M(30),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(30));
\R.F.PC_RNO_20[30]\: NOR3B port map (
Y => PC_M_3(30),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_131,
C => PC_1_SQMUXA);
\R.F.PC_RNO_9[30]\: NOR2B port map (
Y => DBGI_M(59),
A => ddata(30),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.W.S.Y_RNO_3[2]\: NOR2B port map (
Y => Y_M_1(2),
A => Y(2),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_1[2]\: NOR3C port map (
Y => RESULT_M(2),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_57);
\R.W.S.Y_RNO_2[2]\: NOR2B port map (
Y => DBGI_M_2(31),
A => ddata(2),
B => Y_1_SQMUXA_2);
\R.M.Y_RNO_1[4]\: NOR2A port map (
Y => Y_M_2(5),
A => Y_1(5),
B => N_57);
\R.M.Y_RNO_2[4]\: NOR2B port map (
Y => Y_M_0(4),
A => Y_3(4),
B => Y08);
\R.M.Y_RNO_4[4]\: NOR2B port map (
Y => Y_M_2(4),
A => Y_0(4),
B => WY_1_0);
\R.M.Y_RNO_2[5]\: NOR2A port map (
Y => Y_M(6),
A => Y(6),
B => N_57);
\R.M.Y_RNO_1[5]\: NOR2B port map (
Y => LOGICOUT_M(5),
A => LOGICOUT(5),
B => Y14);
\R.W.S.Y_RNO_0[5]\: NOR2B port map (
Y => Y_M_1_0(5),
A => Y_0(5),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[5]\: NOR2B port map (
Y => Y_M_0_1(5),
A => Y(5),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[5]\: NOR3C port map (
Y => RESULT_M(5),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT(5));
\R.M.Y_RNO_2[21]\: NOR2B port map (
Y => Y_M_0_0(21),
A => Y_1(21),
B => Y08);
\R.W.S.Y_RNO_0[21]\: NOR2B port map (
Y => Y_M_1_0(21),
A => Y_0(21),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[21]\: NOR2B port map (
Y => Y_M_0_2(21),
A => Y(21),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[21]\: NOR3C port map (
Y => RESULT_M(21),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_52);
\RFO_M[3]_Z11576\: NOR2B port map (
Y => RFO_M(3),
A => data1(3),
B => DATA_0_SQMUXA);
\COMB.DIAGREAD.DATA_0_IV_2_RNO_1[3]\: NOR2B port map (
Y => WIM_M(3),
A => WIM(3),
B => DATA_2_SQMUXA_2);
\R.F.PC_RNIEF5J3[3]\: NOR2B port map (
Y => PC_M_0_0(3),
A => FPC_104,
B => DATA_4_SQMUXA_1);
\IR.ADDR_RNIBN4A3[3]\: NOR2B port map (
Y => ADDR_M_0(3),
A => ADDR(3),
B => DATA_5_SQMUXA_1);
\COMB.DIAGREAD.DATA_0_IV_2_RNO_0[3]\: NOR2B port map (
Y => ASI_M(3),
A => ASI(3),
B => DATA_9_SQMUXA_1);
\R.W.S.Y_RNO_0[3]\: NOR2B port map (
Y => Y_M_1_0(3),
A => Y(3),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[3]\: NOR2B port map (
Y => Y_M_0_0(3),
A => Y_3(3),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[3]\: NOR3C port map (
Y => RESULT_M(3),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_66);
\R.W.RESULT_RNILBA81[20]\: MX2 port map (
Y => N_6166,
A => MADDRESS_91,
B => RESULT_0(20),
S => RSEL1(2));
\R.A.RSEL1_0_RNINE4L4[1]\: MX2 port map (
Y => N_6198,
A => N_6134,
B => N_6166,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIM91EG7[1]\: MX2 port map (
Y => N_6262,
A => N_6230,
B => XC_RESULT_1(20),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIRQ58L7[0]\: MX2 port map (
Y => D(20),
A => N_6198,
B => N_6262,
S => RSEL1_0(0));
\R.A.RSEL1_RNIJVP73[2]\: NOR2A port map (
Y => N_6134,
A => data1(20),
B => RSEL1(2));
\R.A.RSEL1_RNIQ1PUF7[2]\: NOR2A port map (
Y => N_6230,
A => ERES2(20),
B => RSEL1(2));
\R.W.S.WIM_RNIP142A2[5]\: MX2 port map (
Y => WIM_1(5),
A => N_6633,
B => ddata(5),
S => WIM_1_SQMUXA_0);
\RFO_M[44]_Z11591\: NOR2B port map (
Y => RFO_M(44),
A => data2(12),
B => DATA_1_SQMUXA);
\R.W.S.Y_RNIMGHA3[12]\: NOR2B port map (
Y => Y_M_0_0(12),
A => Y_0(12),
B => DATA_0_SQMUXA_2);
\R.W.S.TBA_RNI18JC3[0]\: NOR2B port map (
Y => TBA_M_0(0),
A => TBA(0),
B => DATA_3_SQMUXA_1);
\R.D.PC_RNIFJ33B[12]\: MX2 port map (
Y => N_5900,
A => FPC_113,
B => DPC(12),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNI569LJ[12]\: MX2 port map (
Y => FE_PC(12),
A => N_5900,
B => PC(12),
S => EX_BPMISS_1_0_0);
\IR.ADDR_RNO_0[12]\: NOR2B port map (
Y => PC_M_5(12),
A => FLINE(12),
B => ADDR_0_SQMUXA_0);
\IR.ADDR_RNO_2[12]\: NOR2B port map (
Y => ADDR_M_1(12),
A => ADDR(12),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_6[12]\: NOR2B port map (
Y => PC_M_2(12),
A => PC_0(12),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[12]\: NOR2B port map (
Y => PC_M_0(12),
A => PC_1(12),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[12]\: NOR2B port map (
Y => PC_M_1(12),
A => PC(12),
B => ADDR_3_SQMUXA_0);
\R.W.S.Y_RNO_3[12]\: NOR2B port map (
Y => Y_M_1(12),
A => Y_0(12),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_1[12]\: NOR3C port map (
Y => RESULT_M(12),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_97);
\R.W.S.Y_RNO_2[12]\: NOR2B port map (
Y => DBGI_M_2(41),
A => ddata(12),
B => Y_1_SQMUXA_2);
\R.X.RESULT_RNIP4D68[12]\: MX2 port map (
Y => BPDATA(12),
A => OP1_RNI0LF9(12),
B => XC_RESULT_1(12),
S => BPDATA6_0_0);
\R.X.RESULT_RNIE139[12]\: MX2 port map (
Y => XC_RESULT_1(12),
A => NN_97,
B => DATA_0(12),
S => LD_0_0);
\R.E.OP1_RNI0LF9[12]\: MX2 port map (
Y => OP1_RNI0LF9(12),
A => OP1(12),
B => DATA_0(12),
S => LDBP1_0);
\R.E.ALUOP_0_RNIA2GS6[0]\: NOR2A port map (
Y => LOGICOUT_M_0(15),
A => LOGICOUT(15),
B => N_9);
\R.M.Y_RNO_2[17]\: NOR2B port map (
Y => LOGICOUT_M(17),
A => LOGICOUT(17),
B => Y14);
\R.M.Y_RNO_3[17]\: NOR2B port map (
Y => Y_M_0(17),
A => Y_2(17),
B => WY_RNIGIMA);
\R.W.S.Y_RNO_3[17]\: NOR2B port map (
Y => Y_M_1(17),
A => Y_0(17),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_1[17]\: NOR3C port map (
Y => RESULT_M(17),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1,
C => NN_53);
\R.W.S.Y_RNO_2[17]\: NOR2B port map (
Y => DBGI_M_2(46),
A => ddata(17),
B => Y_1_SQMUXA_2);
\R.E.ALUOP_RNIHUCSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(0),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(0));
\R.E.ALUOP_RNIL2DSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(1),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(1));
\R.E.ALUOP_RNIP6DSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(2),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(2));
\R.E.ALUOP_RNIDRDSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(7),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(7));
\R.E.OP2_RNIHLKQ[27]\: MX2 port map (
Y => OP2_RNIHLKQ(27),
A => OP2(27),
B => N_5289,
S => LDBP2_2);
\R.M.Y_RNO_2[27]\: NOR2B port map (
Y => Y_M_0(27),
A => Y_3(27),
B => Y08);
\R.M.Y_RNO_4[27]\: NOR2B port map (
Y => Y_M_2(27),
A => Y_2(27),
B => WY_RNIGIMA);
\R.E.ALUOP_RNI8T618[0]\: NOR2A port map (
Y => LOGICOUT_M_0(27),
A => LOGICOUT(27),
B => N_9);
\R.M.DCI.ENADDR_RNIVT225\: NOR2B port map (
Y => DBGI_M_0(56),
A => ddata(27),
B => MRESULT2_1_SQMUXA);
\R.X.RESULT_RNI2G3E8[27]\: MX2 port map (
Y => BPDATA(27),
A => OP1_RNITH3H(27),
B => XC_RESULT_1(27),
S => BPDATA6);
\R.X.DATA_0_RNI3OF6[27]\: XOR2 port map (
Y => N_5289,
A => DATA_0_0(27),
B => INVOP2_1);
\R.E.OP1_RNI61EU1[31]\: NOR2A port map (
Y => UN4_ICC_M,
A => EDATA_3_SQMUXA,
B => OP1_RNIJ95H(31));
\R.X.RESULT_RNI1NFR9[31]\: NOR2A port map (
Y => BPDATA_I_M(31),
A => EDATA_2_SQMUXA,
B => BPDATA(31));
\R.M.CTRL.PC_RNILETK[30]\: MX2 port map (
Y => N_5357,
A => FLINE(30),
B => PC_2(30),
S => NPC(0));
\R.E.CTRL.PC_RNI84PT[30]\: MX2 port map (
Y => N_5389,
A => PC_0(30),
B => PC(30),
S => N_5359);
\R.E.CTRL.PC_RNI0TCL1[30]\: MX2 port map (
Y => XC_RESULT(30),
A => N_5389,
B => N_5357,
S => N_5391);
\R.X.CTRL.PC_RNIQ94J2[30]\: MX2 port map (
Y => N_6558,
A => FLINE(30),
B => XC_RESULT(30),
S => RSTATE(0));
\R.X.CTRL.PC_RNI53SC52[30]\: MX2 port map (
Y => WDATA_67,
A => N_6558,
B => N_6590,
S => XC_RESULT_SN_N_6);
\R.W.S.TBA_RNO_1[18]\: MX2 port map (
Y => N_6803,
A => TBA(18),
B => NN_59,
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[18]\: MX2 port map (
Y => TBA_1(18),
A => N_6824,
B => N_6803,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[18]\: NOR2B port map (
Y => N_6824,
A => ddata(30),
B => rst);
\R.X.RESULT_RNIL7CR9[27]\: NOR2A port map (
Y => BPDATA_I_M(27),
A => EDATA_2_SQMUXA,
B => BPDATA(27));
\R.E.OP1_RNIG9CU1[27]\: NOR2A port map (
Y => EX_OP1_I_M(27),
A => EDATA_3_SQMUXA,
B => OP1_RNITH3H(27));
\R.E.ALUOP_RNITADSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(3),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(3));
\R.E.ALUOP_RNI1FDSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(4),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(4));
\R.E.OP1_RNITH3H[27]\: MX2 port map (
Y => OP1_RNITH3H(27),
A => OP1(27),
B => DATA_0_0(27),
S => LDBP1);
\R.M.Y_RNO_5[31]\: MX2 port map (
Y => EX_YMSB_1,
A => YMSB,
B => DATA_0(0),
S => LDBP2_0);
\R.M.Y_RNO_4[31]\: NOR2A port map (
Y => EX_YMSB_1_M,
A => EX_YMSB_1,
B => N_57);
\R.M.Y_RNO_2[31]\: NOR2B port map (
Y => LOGICOUT_M(31),
A => LOGICOUT(31),
B => Y14);
\R.M.Y_RNO_3[31]\: NOR2B port map (
Y => Y_M(31),
A => Y_3(31),
B => WY_RNIGIMA);
\R.W.S.Y_RNO_0[31]\: NOR2B port map (
Y => Y_M_1(31),
A => Y_0(31),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[31]\: NOR2B port map (
Y => Y_M_0_0(31),
A => Y_3(31),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_3[31]\: NOR3C port map (
Y => RESULT_M(31),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_54);
\R.E.OP1_RNIRF3H[26]\: MX2 port map (
Y => OP1_RNIRF3H(26),
A => OP1(26),
B => DATA_0(26),
S => LDBP1);
\R.E.OP1_RNIJ95H[31]\: MX2 port map (
Y => OP1_RNIJ95H(31),
A => OP1(31),
B => DATA_0_0(31),
S => LDBP1);
\R.X.RESULT_RNIEV6E8[31]\: MX2 port map (
Y => BPDATA(31),
A => OP1_RNIJ95H(31),
B => XC_RESULT_1(31),
S => BPDATA6);
\R.W.S.TBA_RNIOG113[10]\: NOR2B port map (
Y => TBA_M_1(10),
A => TBA(10),
B => ALURESULT_12_SQMUXA_0);
\R.X.RESULT_RNIEN4F9[4]\: MX2 port map (
Y => BPDATA(4),
A => OP1_RNIJML61(4),
B => XC_RESULT_1(4),
S => BPDATA6_0_0);
\R.X.RESULT_RNIKICTA[4]\: NOR2B port map (
Y => BPDATA_M_2(4),
A => BPDATA(4),
B => ALURESULT_4_SQMUXA);
\R.F.PC_RNO_3[3]\: MX2 port map (
Y => PC_5(3),
A => I_5,
B => N_6054,
S => PC_5_SN_N_4_MUX_0);
\R.X.CTRL.LD_RNI2RF2_0\: NOR2A port map (
Y => LD_4,
A => LD_1,
B => ANNUL);
DATA_2_SQMUXA_2_Z11654: NOR2B port map (
Y => DATA_2_SQMUXA_2,
A => DATA_2_SQMUXA_1,
B => UN498_DBGUNIT);
\R.F.PC_RNO_10[3]\: OA1 port map (
Y => ADDR_M(3),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(3));
\R.F.PC_RNO_11[3]\: NOR3B port map (
Y => PC_M_4(3),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_104,
C => PC_1_SQMUXA_0);
\R.X.RESULT_RNIQF59[27]\: MX2 port map (
Y => XC_RESULT_1(27),
A => RESULT_0(27),
B => DATA_0_0(27),
S => LD_4);
\R.F.PC_RNO_10[2]\: OA1 port map (
Y => ADDR_M(2),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(2));
\R.F.PC_RNO_11[2]\: NOR3B port map (
Y => PC_M_4(2),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => NN_96,
C => PC_1_SQMUXA_0);
\R.X.RESULT_RNI6F4F9[2]\: MX2 port map (
Y => BPDATA(2),
A => OP1_RNIFIL61(2),
B => XC_RESULT_1(2),
S => BPDATA6_0_0);
DATA_3_SQMUXA_1_Z11661: NOR3C port map (
Y => DATA_3_SQMUXA_1,
A => DATA_9_SQMUXA_1_0,
B => DATA_3_SQMUXA_1_0,
C => UN498_DBGUNIT);
NPC_1_SQMUXA_1_0_1_RNIOHT56: AOI1B port map (
Y => TBA_1_SN_N_3,
A => TBA_1_SQMUXA_0,
B => WIM_1_SQMUXA_1,
C => rst);
\R.X.MEXC_RNI9A5MD\: NOR2B port map (
Y => UN89_DBGM,
A => UN88_DBGM,
B => bwatch);
\RP.PWD_RNIMNNV1\: NOR2B port map (
Y => N_6704,
A => UN70_PWRD,
B => CWP_1_SN_N_4);
\R.F.PC_RNO_4[29]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(29),
A => DBGI_M(58),
B => XC_TRAP_ADDRESS_IV_1(29),
C => UN6_XC_EXCEPTION);
\R.F.PC_RNO_3[29]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(30),
A => EADDRESS(29),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_9[29]\: NOR2B port map (
Y => PC_M(29),
A => DPC(29),
B => PC4);
\R.F.PC_RNO_13[29]\: MX2 port map (
Y => N_6080,
A => FPC_130,
B => EADDRESS(29),
S => JUMP);
\R.F.PC_RNO_8[29]\: MX2 port map (
Y => PC_5(29),
A => I_86,
B => N_6080,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_11[29]\: NOR2A port map (
Y => TBA_M(17),
A => TBA(17),
B => RSTATE(1));
\R.F.PC_RNO_10[29]\: OA1 port map (
Y => ADDR_M(29),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(29));
\R.F.PC_RNO_12[29]\: NOR3B port map (
Y => PC_M_4(29),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_130,
C => PC_1_SQMUXA);
\R.F.PC_RNO_6[29]\: NOR2B port map (
Y => DBGI_M(58),
A => ddata(29),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_13[24]\: OA1 port map (
Y => ADDR_M(24),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(24));
\R.F.PC_RNO_10[24]\: NOR3B port map (
Y => PC_M_4(24),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_125,
C => PC_1_SQMUXA);
\R.F.PC_RNO_12[24]\: NOR2B port map (
Y => DBGI_M(53),
A => ddata(24),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.X.MEXC_RNI7M9U1\: OR2 port map (
Y => XC_VECTT_1(0),
A => N_5445,
B => MEXC);
\R.X.MEXC_RNIVRUJ1\: NOR2A port map (
Y => XC_VECTT14,
A => NN_162,
B => MEXC);
\R.X.RESULT_RNIJG0O1[6]\: NOR2B port map (
Y => XC_VECTT_1(6),
A => RESULT(6),
B => XC_VECTT14);
\R.X.MEXC_RNIBQ9U1\: NOR2A port map (
Y => XC_VECTT_1(2),
A => N_5447,
B => MEXC);
\R.X.MEXC_RNIH0AU1\: NOR2A port map (
Y => XC_VECTT_1(5),
A => N_5450,
B => MEXC);
\R.X.MEXC_RNIFU9U1\: NOR2A port map (
Y => XC_VECTT_1(4),
A => N_5449,
B => MEXC);
\R.X.RSTATE_0_RNIJLUF02[1]\: AO1A port map (
Y => XC_EXCEPTION_1,
A => UN98_DBGM,
B => XC_EXCEPTION_1_0_A3_3_1,
C => RSTATE_0(1));
\IR.PWD_RNO_0\: OA1A port map (
Y => N_9262,
A => PWD_0_SQMUXA_1_0,
B => ICNT_1_2,
C => holdn);
\R.E.ALUOP_RNIT6EN[2]\: NOR2A port map (
Y => ALUOP_RNIT6EN(2),
A => ALUOP_1(2),
B => ALUOP(1));
\R.E.ALUOP_RNI6FHQ2[0]\: AO1A port map (
Y => N_5728_1,
A => UN8_CASAEN,
B => LOGICOUT19,
C => EDATA_1_SQMUXA);
\R.A.CTRL.INST_RNIO8F0L[30]\: NOR2A port map (
Y => AOP2_2_SQMUXA,
A => AOP1_1_SQMUXA,
B => Y(0));
\R.M.CTRL.INST_RNIBC881[24]\: NOR2A port map (
Y => NN_163,
A => INST_1_0_1,
B => NN_5);
\R.A.CTRL.WREG_RNIM0O7J2\: OA1B port map (
Y => N_6040,
A => WREG_1_0,
B => WREG_4,
C => OSEL_1(0));
\R.W.S.ET_RNIK9GC22\: NOR2B port map (
Y => XC_WREG_2_SQMUXA,
A => ET,
B => S_3_SQMUXA);
\R.E.JMPL_RNIO5781_0\: NOR3B port map (
Y => ALURESULT_1_SQMUXA,
A => ALURESULT_2_SQMUXA_1_0,
B => EX_SHCNT_1(0),
C => JMPL);
\R.X.DATA_0_RNIIK8E[31]\: NOR2B port map (
Y => EX_SARI_1,
A => N_5790,
B => DATA_0_0(31));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I311_Y\: XOR3 port map (
Y => EADDRESS(20),
A => UN1_IU_6(20),
B => UN1_IU_5(86),
C => N786);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I315_Y\: XOR2 port map (
Y => EADDRESS(24),
A => N778,
B => EADDRESS_1(24));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I314_Y\: AX1D port map (
Y => EADDRESS(23),
A => I267_UN1_Y,
B => ADD_33X33_FAST_I267_Y_0,
C => EADDRESS_1(23));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I309_Y\: AX1D port map (
Y => EADDRESS(18),
A => I237_UN1_Y,
B => ADD_33X33_FAST_I272_Y_0,
C => EADDRESS_1(18));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I308_Y\: AX1D port map (
Y => EADDRESS(17),
A => N792_1,
B => N652,
C => EADDRESS_1(17));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I321_Y\: AX1D port map (
Y => EADDRESS(30),
A => I260_UN1_Y,
B => ADD_33X33_FAST_I260_Y_3,
C => EADDRESS_1(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I316_Y\: AX1D port map (
Y => EADDRESS(25),
A => N776_1,
B => ADD_33X33_FAST_I265_Y_0,
C => EADDRESS_1(25));
\R.X.DATA_0_RNO_2[11]\: NOR2A port map (
Y => DATA_0_M(11),
A => DATA_0_0(11),
B => LD_3);
\R.X.DATA_0_RNO_0[11]\: OA1 port map (
Y => DCO_M_0(107),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_11);
\R.A.CTRL.RD_RNITLOC3[3]\: XOR2 port map (
Y => RD_1_3,
A => NN_98,
B => BADDR_2(5));
\R.A.CTRL.RD_RNINFOC3[0]\: XOR2 port map (
Y => RD_1_0,
A => NN_99,
B => BADDR_2(2));
\R.A.IMM_RNO[0]\: NOR2A port map (
Y => IMM_1(0),
A => BADDR_2(2),
B => CALL_HOLD5);
\R.A.IMM_RNO[12]\: MX2 port map (
Y => IMM_1(12),
A => INST_0_0(12),
B => BADDR_2(4),
S => CALL_HOLD5_0);
\R.X.DATA_0_RNITIG6[30]\: XOR2 port map (
Y => N_5292,
A => DATA_0_0(30),
B => INVOP2_1);
\R.E.OP2_RNI5BMQ[30]\: MX2 port map (
Y => UN1_IU_5(96),
A => OP2(30),
B => N_5292,
S => LDBP2_2);
\COMB.V.F.PC_1_IV_1_RNO_1[16]\: MX2 port map (
Y => PC_5(16),
A => I_40,
B => N_6067,
S => PC_5_SN_N_4_MUX_0);
\COMB.V.F.PC_1_IV_1_RNO_2[16]\: MX2 port map (
Y => N_6067,
A => FPC_117,
B => EADDRESS(16),
S => JUMP_0);
\R.F.PC_RNO_3[16]\: XA1 port map (
Y => TMP_M(16),
A => N386,
B => ADD_30X30_SLOW_I14_S_0,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_2[16]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(16),
A => XC_TRAP_ADDRESS(16),
B => UN6_XC_EXCEPTION);
\R.A.CTRL.PC_RNIHI9LJ[16]\: MX2 port map (
Y => FE_PC(16),
A => N_5904,
B => PC_2(16),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNINR33B[16]\: MX2 port map (
Y => N_5904,
A => FPC_117,
B => DPC(16),
S => RA_BPMISS_1_0);
\R.F.PC_RNO_7[16]\: NOR2B port map (
Y => DBGI_M(45),
A => ddata(16),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_5[16]\: NOR3B port map (
Y => PC_M_4(16),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_117,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_8[16]\: OA1 port map (
Y => ADDR_M(16),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(16));
\UN7_CADDR.ADD_30X30_SLOW_I16_S\: XOR2 port map (
Y => NN_100,
A => UN17_BADDR_1(16),
B => N390);
\UN17_BADDR.ADD_30X30_SLOW_I16_S_1\: XOR2 port map (
Y => UN17_BADDR_1(16),
A => INST_0(16),
B => DPC(18));
\R.A.IMM_RNO[26]\: MX2 port map (
Y => IMM_1(26),
A => INST_0(12),
B => INST_0(16),
S => CALL_HOLD5);
\R.D.INST_0_RNO[16]\: NOR2B port map (
Y => INST_0_RNO(16),
A => N_7246,
B => rst);
\R.F.PC_RNO_5[18]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(18),
A => XC_TRAP_ADDRESS(18),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_11[18]\: NOR2B port map (
Y => DBGI_M(47),
A => ddata(18),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_9[18]\: NOR3B port map (
Y => PC_M_4(18),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_119,
C => PC_1_SQMUXA);
\R.F.PC_RNO_12[18]\: OA1 port map (
Y => ADDR_M(18),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA,
C => ADDR(18));
\R.F.PC_RNO_6[18]\: NOR2B port map (
Y => TMP_M(18),
A => NN_100,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_4[18]\: NOR2B port map (
Y => PC_M(18),
A => DPC(18),
B => PC4_0_0);
\R.F.PC_RNO_3[18]\: MX2 port map (
Y => PC_5(18),
A => I_46,
B => N_6069,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[18]\: MX2 port map (
Y => N_6069,
A => FPC_119,
B => EADDRESS(18),
S => JUMP_0);
\R.A.CTRL.PC_RNINO9LJ[18]\: MX2 port map (
Y => FE_PC(18),
A => N_5906,
B => PC_2(18),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNIRV33B[18]\: MX2 port map (
Y => N_5906,
A => FPC_119,
B => DPC(18),
S => RA_BPMISS_1_0);
\R.D.INST_0_RNO_0[16]\: MX2 port map (
Y => N_7246,
A => data_0_2_12,
B => INST_0(16),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNI1N1I[17]\: NOR2 port map (
Y => UN30_RS1OPT,
A => INST_0(17),
B => INST_0(18));
\R.D.INST_0_RNO[17]\: NOR2B port map (
Y => INST_0_RNO(17),
A => N_7247,
B => rst);
\R.D.INST_0_RNO_0[17]\: MX2 port map (
Y => N_7247,
A => data_0_2_13,
B => INST_0(17),
S => MEXC_1_SQMUXA_1_0);
\UN7_CADDR.ADD_30X30_SLOW_I18_S\: XOR2 port map (
Y => UN7_CADDR(18),
A => D_N_9_3,
B => N394_0);
\UN17_BADDR.ADD_30X30_SLOW_I18_S\: XOR2 port map (
Y => UN17_BADDR(18),
A => D_N_9_3,
B => N394);
\R.F.PC_RNO_3[20]\: MX2 port map (
Y => NN_101,
A => UN17_BADDR(18),
B => UN7_CADDR(18),
S => INST_0(30));
\R.F.PC_RNO_7[20]\: NOR2B port map (
Y => DBGI_M(49),
A => ddata(20),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_13[20]\: NOR3B port map (
Y => PC_M_4(20),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_121,
C => PC_1_SQMUXA);
\R.F.PC_RNO_11[20]\: OA1 port map (
Y => ADDR_M(20),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(20));
\R.F.PC_RNO_12[20]\: NOR2A port map (
Y => TBA_M(8),
A => TBA(8),
B => RSTATE(1));
\R.A.CTRL.PC_RNI26CLJ[20]\: MX2 port map (
Y => FE_PC(20),
A => N_5908,
B => PC_2(20),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNIDJ53B[20]\: MX2 port map (
Y => N_5908,
A => FPC_121,
B => DPC(20),
S => RA_BPMISS_1);
\R.F.PC_RNO_1[20]\: NOR2B port map (
Y => UN6_FE_NPC_M(18),
A => I_53,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_5[20]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(20),
A => DBGI_M(49),
B => XC_TRAP_ADDRESS_IV_1(20),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_0[20]\: NOR2B port map (
Y => TMP_M(20),
A => NN_101,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_10[20]\: NOR2B port map (
Y => PC_M(20),
A => DPC(20),
B => PC4_0_0);
\R.F.PC_RNO_4[20]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(21),
A => EADDRESS(20),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_9[20]\: MX2 port map (
Y => PC_5(20),
A => I_53,
B => N_6071,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_14[20]\: MX2 port map (
Y => N_6071,
A => FPC_121,
B => EADDRESS(20),
S => JUMP_0);
\R.F.PC_RNO_0[28]\: MX2 port map (
Y => NN_27,
A => UN17_BADDR(26),
B => UN7_CADDR(26),
S => INST_0(30));
\R.D.INST_0_RNIQF7R[29]\: NOR2A port map (
Y => NN_3,
A => INST_0(29),
B => CALL_HOLD4);
\R.D.INST_0_RNI2ST82[25]\: OR2 port map (
Y => NN_20,
A => N_5488,
B => CALL_HOLD4);
\R.F.PC_RNO_8[28]\: MX2 port map (
Y => PC_5(28),
A => I_82,
B => N_6079,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_13[28]\: MX2 port map (
Y => N_6079,
A => FPC_129,
B => EADDRESS(28),
S => JUMP);
\R.F.PC_RNO_9[28]\: NOR2B port map (
Y => PC_M(28),
A => DPC(28),
B => PC4);
\R.F.PC_RNO_3[28]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(29),
A => EADDRESS(28),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_4[28]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(28),
A => DBGI_M(57),
B => XC_TRAP_ADDRESS_IV_1(28),
C => UN6_XC_EXCEPTION);
\R.F.PC_RNO_12[28]\: NOR3B port map (
Y => PC_M_4(28),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_129,
C => PC_1_SQMUXA);
\R.F.PC_RNO_10[28]\: OA1 port map (
Y => ADDR_M(28),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(28));
\R.F.PC_RNO_11[28]\: NOR2A port map (
Y => TBA_M(16),
A => TBA(16),
B => RSTATE(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I162_Y\: NOR2B port map (
Y => N631,
A => N565,
B => N573);
\R.F.PC_RNO_7[8]\: NOR2B port map (
Y => DBGI_M(37),
A => ddata(8),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_5[8]\: NOR3B port map (
Y => PC_M_5(8),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_109,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_2[8]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(8),
A => XC_TRAP_ADDRESS(8),
B => UN6_XC_EXCEPTION);
\R.A.IMM_RNO[16]\: MX2 port map (
Y => IMM_1(16),
A => INST_0_0(12),
B => INST_0(6),
S => CALL_HOLD5_0);
\R.D.INST_0_RNO[6]\: NOR2B port map (
Y => INST_0_RNO(6),
A => N_7236,
B => rst);
\R.D.INST_0_RNO_0[6]\: MX2 port map (
Y => N_7236,
A => data_0_2_2,
B => INST_0(6),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_RNI0K5R[25]\: OR2A port map (
Y => NN_155,
A => N_5566_2,
B => INST_0(25));
\R.D.INULL_RNO\: AO1A port map (
Y => DE_INULL,
A => CTRL_ANNUL,
B => UN1_CTRL_ANNUL_0,
C => DE_INULL_1);
\R.D.INULL_RNO_2\: NOR2A port map (
Y => JMPL_2,
A => JMPL_5,
B => ANNUL_2);
\R.D.INULL_RNO_3\: OR2 port map (
Y => JMPL_3,
A => JMPL_1_1,
B => RETT_1_0);
\R.D.CWP_RNIATJK3[2]\: MX2 port map (
Y => DE_RADDR1_4(6),
A => DE_RADDR1_2(6),
B => DE_RADDR1_1(6),
S => RS1MOD);
\R.D.CWP_RNIE8RB3[1]\: MX2 port map (
Y => DE_RADDR1_4(5),
A => DE_RADDR1_2(5),
B => DE_RADDR1_1(5),
S => RS1MOD);
\R.D.CWP_RNI1EU31[2]\: NOR2A port map (
Y => DE_RADDR1_1(6),
A => N_5439,
B => N_5566_3);
\R.D.CWP_RNIJ3IV[1]\: NOR2A port map (
Y => DE_RADDR1_1(5),
A => N_5438,
B => N_5566_3);
\R.D.CWP_RNIR4R31[2]\: NOR2A port map (
Y => DE_RADDR1_2(6),
A => N_5430,
B => UN30_RS1OPT);
\R.D.CWP_RNISGQH[2]\: MX2 port map (
Y => N_5439,
A => CWP_2(2),
B => N_9091,
S => INST_0(29));
\R.D.INST_0_RNI5T3I[29]\: NOR2 port map (
Y => N_5566_3,
A => INST_0(29),
B => INST_0(28));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_3[1]\: NOR2B port map (
Y => SHIFTIN_17_M_0(1),
A => SHIFTIN_17(1),
B => ALURESULT_2_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_0[1]\: NOR2B port map (
Y => SHIFTIN_17_M(2),
A => SHIFTIN_17(2),
B => ALURESULT_1_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_8[1]\: NOR3C port map (
Y => WIM_M_0(1),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(1));
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_7[1]\: NOR2B port map (
Y => CWP_M(1),
A => CWP_0(1),
B => ALURESULT_11_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_2_IV_7_RNO_6[1]\: NOR2 port map (
Y => LOGICOUT_M_0(1),
A => N_32,
B => N_9_0);
\R.X.RESULT_RNIEGKK[3]\: MX2 port map (
Y => XC_RESULT_1(3),
A => NN_66,
B => DATA_0(3),
S => LD_0_0);
\R.E.OP1_RNIHKL61[3]\: MX2 port map (
Y => OP1_RNIHKL61(3),
A => OP1(3),
B => DATA_0(3),
S => LDBP1);
\R.M.DCI.ASI_RNO[1]\: OR2 port map (
Y => ASI_0(1),
A => N_6934,
B => ASI_1_SQMUXA_1);
\R.M.DCI.ASI_RNO_0[1]\: MX2 port map (
Y => N_6934,
A => NN_102,
B => ASI(1),
S => ANNUL_ALL13_0);
\R.M.DCI.DSUEN_RNO_0\: OR2 port map (
Y => UN371_DBGUNIT,
A => N_137,
B => DSUEN_144);
\DSUR.CRDY_RNO[2]\: OA1 port map (
Y => CRDY_RNO(2),
A => CRDY_4_M(2),
B => CRDY_5_0_IV_0(2),
C => rst);
\DSUR.CRDY_RNO_4[2]\: OA1A port map (
Y => CRDY_M(1),
A => DSUEN_144,
B => UN572_DBGUNIT,
C => CRDY(1));
\DSUR.ASI_RNI2VQ93[0]\: AO1 port map (
Y => UN572_DBGUNIT,
A => UN575_DBGUNIT_2,
B => UN575_DBGUNIT_1,
C => UN576_DBGUNIT);
\R.X.DATA_0_RNO_4[3]\: NOR2A port map (
Y => DATA_0_M(3),
A => DATA_0(3),
B => LD_0);
\R.E.ALUOP_RNIE3482[0]\: NOR2A port map (
Y => N_88,
A => N_43,
B => N461);
\R.E.ALUOP_RNI93U31_1[0]\: NOR3A port map (
Y => N_101,
A => ALUOP_0(2),
B => ALUOP(1),
C => ALUOP_1(0));
\R.E.ALUOP_RNITTV01[2]\: AX1D port map (
Y => N_53_I,
A => ALUOP(1),
B => ALUOP_1(2),
C => OP1_RNI0NH9(21));
\R.E.ALUOP_RNIRRV01[0]\: NOR3 port map (
Y => N_89,
A => ALUOP(1),
B => ALUOP_1(0),
C => OP1_RNI0NH9(21));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I22_P0N\: OR2 port map (
Y => N461,
A => UN1_IU_5(87),
B => OP1_RNI0NH9(21));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I22_G0N\: NOR2B port map (
Y => N460,
A => UN1_IU_5(87),
B => OP1_RNI0NH9(21));
\R.F.PC_RNO_6[10]\: NOR2B port map (
Y => TMP_M(10),
A => UN7_CADDR(8),
B => UN1_DE_BRANCH_1);
\R.A.IMM_RNO[18]\: MX2 port map (
Y => IMM_1(18),
A => INST_0_0(12),
B => INST_0(8),
S => CALL_HOLD5_0);
\R.D.INST_0_RNO[8]\: NOR2B port map (
Y => INST_0_RNO(8),
A => N_7238,
B => rst);
\DSUR.TT_RNO[6]\: NOR2B port map (
Y => TT_RNO(6),
A => N_7637,
B => rst);
\R.F.PC_RNO_11[10]\: NOR2B port map (
Y => DBGI_M(39),
A => ddata(10),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_9[10]\: NOR3B port map (
Y => PC_M_5(10),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_111,
C => PC_1_SQMUXA_0);
\R.D.INST_0_RNO_0[8]\: MX2 port map (
Y => N_7238,
A => data_0_2_4,
B => INST_0(8),
S => MEXC_1_SQMUXA_1);
\DSUR.TT_RNO_0[6]\: MX2 port map (
Y => N_7637,
A => NN_94,
B => XC_VECTT_1(6),
S => TT_0_SQMUXA);
\DSUR.TT_RNO[3]\: NOR2B port map (
Y => TT_RNO(3),
A => N_7634,
B => rst);
\R.X.CTRL.TT_RNO[2]\: MX2 port map (
Y => TT2(2),
A => N_6920,
B => TT_2_SQMUXA_2,
S => TT2_SN_N_2);
\R.X.CTRL.TT_RNO_0[2]\: MX2 port map (
Y => N_6920,
A => irl(2),
B => NN_103,
S => TT_1_SQMUXA_1);
\R.F.PC_RNO_3[11]\: MX2 port map (
Y => PC_5(11),
A => I_26,
B => N_6062,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_8[11]\: MX2 port map (
Y => N_6062,
A => FPC_112,
B => EADDRESS(11),
S => JUMP_0);
\R.F.PC_RNO_11[11]\: NOR2B port map (
Y => DBGI_M(40),
A => ddata(11),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_9[11]\: NOR3B port map (
Y => PC_M_4(11),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_112,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_4[11]\: NOR2B port map (
Y => PC_M_0(11),
A => DPC(11),
B => PC4_0_0);
\R.F.PC_RNO_6[11]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(12),
A => EADDRESS(11),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_12[11]\: OA1 port map (
Y => ADDR_M(11),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(11));
\DSUR.TT_RNO_0[3]\: MX2 port map (
Y => N_7634,
A => TT(3),
B => XC_VECTT_1(3),
S => TT_0_SQMUXA);
\UN10_AWPEN_1.SUM1\: XOR2 port map (
Y => N_9079_I,
A => CWP(1),
B => CWP_0(0));
\RP.PWD_RNO_2\: NOR2B port map (
Y => RSTATE_1_SQMUXA,
A => UN70_PWRD,
B => ANNUL_ALL10);
\RP.PWD_RNO_1\: OA1 port map (
Y => PWD_0_SQMUXA_1,
A => reset,
B => IPEND,
C => ANNUL_ALL13_0);
NPC_1_SQMUXA_1_0_1_RNIUV4G6: NOR2B port map (
Y => DBGI_M_1(30),
A => ddata(1),
B => ICC_3_SQMUXA);
\R.X.CTRL.INST_RNIHQ09P4[20]\: NOR3C port map (
Y => CWP_M_0(1),
A => rst,
B => CWP_3_SQMUXA,
C => I_13);
\R.X.RESULT_RNI9JOB32[1]\: NOR2B port map (
Y => RESULT_M_0(1),
A => CWP_1_SQMUXA,
B => NN_29);
\RP.PWD_RNO\: NOR2B port map (
Y => PWD_RNO,
A => N_7746,
B => rst);
\R.X.RESULT_RNI2B4F9[1]\: MX2 port map (
Y => BPDATA(1),
A => OP1_RNIDGL61(1),
B => XC_RESULT_1(1),
S => BPDATA6_0_0);
\R.X.RSTATE_0_RNIL1MD32[1]\: NOR2B port map (
Y => WDATA_38,
A => N_6561,
B => XC_RESULT_SN_N_6);
\R.X.RESULT_RNIIVCD1[1]\: MX2 port map (
Y => N_6561,
A => XC_RESULT_1(1),
B => ddata(1),
S => RSTATE(0));
\RP.PWD_RNO_0\: AO1A port map (
Y => N_7746,
A => PWD_0_SQMUXA_1,
B => PWD_142,
C => RSTATE_1_SQMUXA);
\R.X.RSTATE_0_RNI8R7Q6[1]\: XO1 port map (
Y => UN1_INTACK6_4_1,
A => RSTATE(0),
B => RSTATE_0(1),
C => ET_0_SQMUXA);
\R.W.S.PS_RNO\: OR2A port map (
Y => PS_RNO,
A => rst,
B => N_7380);
\R.W.S.S_RNO\: OR2A port map (
Y => S_RNO,
A => rst,
B => N_7379);
\R.X.CTRL.WY_RNIC2SC\: NOR2 port map (
Y => Y_1_SQMUXA_1_0,
A => Y_0_SQMUXA_0,
B => WY_1);
\R.A.SU_RNO\: MX2A port map (
Y => SU_1,
A => S_1_IV,
B => PS_1,
S => SU2);
\R.X.RESULT_RNIJAVMD[7]\: OA1B port map (
Y => BPDATA_I_M(7),
A => EDATA_2_SQMUXA,
B => N_5728_1,
C => BPDATA(7));
\R.E.OP1_RNICKUJ2[7]\: NOR2A port map (
Y => EX_OP1_I_M(7),
A => EDATA_3_SQMUXA,
B => OP1_RNIPSL61(7));
\R.E.OP1_RNIC1BP_0[7]\: NOR2A port map (
Y => OP1_I_M(7),
A => UN8_CASAEN,
B => OP1(7));
\R.W.S.PIL_RNO[0]\: MX2 port map (
Y => PIL_1(0),
A => N_6518,
B => ddata(8),
S => ET_1_SQMUXA_1);
\R.W.S.PIL_RNO_0[0]\: MX2 port map (
Y => N_6518,
A => PIL(0),
B => RESULT_0(8),
S => S_1_SQMUXA);
\R.W.S.WIM_RNIDL32A2[1]\: MX2 port map (
Y => WIM_1(1),
A => N_6629,
B => ddata(1),
S => WIM_1_SQMUXA_0);
\R.W.S.WIM_RNI20VA32[1]\: MX2 port map (
Y => N_6629,
A => WIM(1),
B => NN_29,
S => WIM_1_SQMUXA);
\R.W.S.TT_RNILUCI3[3]\: NOR2B port map (
Y => TT_M(3),
A => IRL_70,
B => DATA_3_SQMUXA_1);
\R.W.S.WIM_RNIUU163[7]\: NOR2B port map (
Y => WIM_M(7),
A => WIM(7),
B => DATA_2_SQMUXA_2);
\R.W.S.PS_RNO_0\: MX2 port map (
Y => N_7380,
A => PS,
B => PS_1,
S => holdn);
\R.W.S.S_RNO_0\: MX2B port map (
Y => N_7379,
A => SU,
B => S_1_IV,
S => holdn);
\COMB.DIAGREAD.UN491_DBGUNIT\: NOR3B port map (
Y => UN491_DBGUNIT,
A => daddr(21),
B => daddr(20),
C => daddr(22));
\COMB.DIAGREAD.UN533_DBGUNIT\: NOR3C port map (
Y => UN533_DBGUNIT,
A => daddr(21),
B => daddr(20),
C => daddr(22));
\R.W.S.TT_RNO_0[7]\: NOR2B port map (
Y => N_6664,
A => ddata(11),
B => rst);
\R.W.S.TT_RNO[7]\: MX2 port map (
Y => NN_104,
A => N_6664,
B => N_6655,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_1[7]\: MX2 port map (
Y => N_6655,
A => TT(7),
B => XC_VECTT14,
S => S_3_SQMUXA);
\R.M.ICC_RNIO91O[3]\: XOR2 port map (
Y => BRANCH_7,
A => ICC_0(3),
B => INST_0(28));
\R.M.ICC_RNI1UVL1[2]\: AX1D port map (
Y => BRANCH_3_0,
A => ICC(2),
B => UN5_BRANCH,
C => INST_0(28));
\R.D.INST_0_RNIQ43N2[27]\: MX2 port map (
Y => N_5459,
A => BRANCH_3_0,
B => BRANCH_7,
S => INST_0(27));
\R.D.INST_0_RNIBE2G1[27]\: AX1C port map (
Y => N_5458,
A => UN13_BRANCH,
B => INST_0(27),
C => INST_0(28));
\R.A.CTRL.RETT_RNID3VJ\: NOR3A port map (
Y => RETT_1_0,
A => RETT,
B => ANNUL_2,
C => TRAP_0);
\R.X.ANNUL_ALL_RNICBQ61\: OA1B port map (
Y => SU2,
A => RETT_0_0,
B => RETT_1,
C => ANNUL_ALL);
\R.X.CTRL.RETT_RNO\: NOR2A port map (
Y => RETT_1_1,
A => RETT_3,
B => ANNUL_6);
\R.D.INULL_RNO_4\: NOR2A port map (
Y => JMPL_4,
A => JMPL,
B => ANNUL_5);
\R.M.CTRL.RETT_RNO\: NOR2A port map (
Y => RETT_1_2,
A => RETT_0,
B => ANNUL_5);
\R.E.CTRL.TRAP_RNI3RR6\: OR2 port map (
Y => ANNUL_3,
A => TRAP_4,
B => ANNUL_5);
\R.A.CTRL.TRAP_RNIV88J51\: OR2 port map (
Y => UN22_PRIVILEGED_INST,
A => PRIVILEGED_INST_6,
B => TRAP_0);
\R.A.JMPL_RNIDQ4E\: NOR2A port map (
Y => JMPL_1_1,
A => JMPL_5,
B => TRAP_0);
\R.X.RSTATE_0_RNIE1UCA2[1]\: OR2 port map (
Y => UN1_INTACK6_4,
A => ICC_0_SQMUXA,
B => UN1_INTACK6_4_1);
\R.X.CTRL.INST_RNIDQ0LC2[20]\: OR2A port map (
Y => CWP_3_SQMUXA,
A => RSTATE_RNIDRMJB2(1),
B => CWP_3_SQMUXA_0);
\R.X.CTRL.INST_RNI0V911[20]\: NOR2B port map (
Y => CWP_3_SQMUXA_0,
A => Y10,
B => ANNUL_ALL10);
\RP.ERROR_RNO\: NOR2B port map (
Y => ERROR_RNO,
A => N_7833,
B => rst);
\R.X.NERROR_RNO\: NOR2B port map (
Y => NERROR_1,
A => ERROR,
B => rst);
\RP.ERROR_RNO_1\: OA1A port map (
Y => ERROR_0_SQMUXA,
A => UN358_DBGUNIT,
B => reset,
C => ANNUL_ALL13_0);
\R.X.CTRL.WICC_RNI66MI32\: OA1A port map (
Y => ICC_0_SQMUXA,
A => ANNUL_ALL3_0,
B => ICC_0_SQMUXA_0,
C => ANNUL_ALL10);
\R.X.CTRL.WICC_RNILNMI\: NOR2 port map (
Y => ICC_0_SQMUXA_0,
A => CWP_1_SQMUXA_0,
B => WICC_0);
\R.E.CTRL.INST_RNI1U5D[30]\: NOR2B port map (
Y => N_5486_3,
A => NN_105,
B => NN_106);
\R.E.CTRL.INST_RNI1U5D_0[30]\: NOR2A port map (
Y => UN3_NOTAG,
A => NN_106,
B => NN_105);
\RP.ERROR_RNO_0\: AO1A port map (
Y => N_7833,
A => ERROR_0_SQMUXA,
B => ERROR,
C => XC_INULL_1_SQMUXA_150);
\R.X.CTRL.TRAP_RNO\: AO1 port map (
Y => TRAP_1_1,
A => TRAP_3,
B => rst,
C => UN6_ANNUL);
\R.M.CTRL.PV_RNIJ8S9J3\: NOR2 port map (
Y => TT2_SN_N_2,
A => TT_1_SQMUXA_1,
B => UN6_ANNUL);
\R.M.CTRL.ANNUL_RNI20I1F2\: OR2 port map (
Y => TRAP,
A => N_9140,
B => UN6_ANNUL);
\R.M.CTRL.ANNUL_RNIOK6T51\: NOR3B port map (
Y => N_9140,
A => rst,
B => TRAP_3,
C => ANNUL_2_I_149);
\R.M.CTRL.INST_RNIHUSQ_0[30]\: NOR2A port map (
Y => TRAP62,
A => NN_107,
B => NN_108);
\R.M.CTRL.INST_RNIHUSQ[30]\: NOR2B port map (
Y => UN5_TRAP_148,
A => NN_108,
B => NN_107);
\R.X.CTRL.INST_RNI7JO1[30]\: NOR2A port map (
Y => Y15,
A => OPTYPE(5),
B => OPTYPE(4));
\R.E.CTRL.TT_RNO_0[0]\: NOR2A port map (
Y => TT_6_SQMUXA,
A => TT_6_SQMUXA_1,
B => ANNUL_2);
\R.X.CTRL.TT_RNO[0]\: MX2B port map (
Y => TT2(0),
A => N_6918,
B => N_6914,
S => TT2_SN_N_2);
\R.X.CTRL.TT_RNO_0[0]\: MX2 port map (
Y => N_6918,
A => irl_0(0),
B => NN_109,
S => TT_1_SQMUXA_1);
\R.X.CTRL.TT_RNO_1[0]\: NOR2 port map (
Y => N_6914,
A => TT_2_SQMUXA_2,
B => TRAP_0_SQMUXA_7);
\R.A.CTRL.PV_RNIG7CT3A\: OR2 port map (
Y => N_6870,
A => UN78_WPH,
B => NN_19);
\R.E.CTRL.TT_RNO[5]\: AO1A port map (
Y => N_6869,
A => ANNUL_2,
B => TT_4_SQMUXA_1,
C => NN_19);
\R.D.INST_0_RNIBBOM1[25]\: AO1 port map (
Y => N_5488,
A => INST_0_0(30),
B => RD_0_SQMUXA,
C => INST_0(25));
\R.X.CTRL.TRAP_RNI2P3J4\: OR2B port map (
Y => ANNUL_ALL_152,
A => N_6308,
B => rst);
\R.X.CTRL.ANNUL_RNIB1AF\: NOR2A port map (
Y => N_6311,
A => ANNUL,
B => RSTATE(1));
\R.X.RESULT_RNITCH68[22]\: MX2 port map (
Y => BPDATA(22),
A => OP1_RNI2PH9(22),
B => XC_RESULT_1(22),
S => BPDATA6);
\R.X.RESULT_RNIG4QJ9[22]\: NOR2A port map (
Y => BPDATA_I_M(22),
A => EDATA_2_SQMUXA,
B => BPDATA(22));
\R.E.JMPL_RNIFGBP21\: NOR2B port map (
Y => SHIFTIN_17_M_0(18),
A => SHIFTIN_17(18),
B => ALURESULT_2_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I23_G0N\: NOR2B port map (
Y => N463,
A => OP2_RNI7BKQ(22),
B => OP1_RNI2PH9(22));
\R.F.PC_RNO_9[2]\: NOR2B port map (
Y => DBGI_M(31),
A => ddata(2),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_3[10]\: MX2 port map (
Y => PC_5(10),
A => I_23,
B => N_6061,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[2]\: XA1 port map (
Y => UN7_CADDR_M(0),
A => BADDR_2(2),
B => DPC(2),
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_4[2]\: NOR2B port map (
Y => PC_M(2),
A => DPC(2),
B => PC4);
\R.F.PC_RNO_6[2]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(3),
A => UN6_EX_ADD_RES(3),
B => RSTATE_0_RNIRD8D86_0(1));
\R.A.CTRL.PC_RNIIMUJJ[2]\: MX2 port map (
Y => FE_PC(2),
A => N_5890,
B => PC_3(2),
S => EX_BPMISS_1);
\R.D.PC_RNID835B[2]\: MX2 port map (
Y => N_5890,
A => NN_96,
B => DPC(2),
S => RA_BPMISS_1_0);
\R.F.PC_RNO_7[10]\: MX2 port map (
Y => N_6061,
A => FPC_111,
B => EADDRESS(10),
S => JUMP_0);
\R.F.PC_RNO_5[10]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(10),
A => XC_TRAP_ADDRESS(10),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_12[10]\: OA1 port map (
Y => ADDR_M(10),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(10));
\R.F.PC_RNO_4[10]\: NOR2B port map (
Y => PC_M(10),
A => DPC(10),
B => PC4_0_0);
\R.X.RSTATE_RNI5B2T_1[1]\: NOR2A port map (
Y => INTACK6,
A => RSTATE(0),
B => RSTATE(1));
\R.A.ET_RNO\: OR2A port map (
Y => ET_2,
A => ET_1_IV_0,
B => SU2);
\R.W.S.WIM_RNIS442A2[6]\: MX2 port map (
Y => WIM_1(6),
A => N_6634,
B => ddata(6),
S => WIM_1_SQMUXA_0);
\R.W.S.WIM_RNICAVA32[6]\: MX2 port map (
Y => N_6634,
A => WIM(6),
B => RESULT(6),
S => WIM_1_SQMUXA);
\COMB.DIAGWR.UN147_DBGUNIT\: NOR2B port map (
Y => UN147_DBGUNIT,
A => dwrite,
B => N_137);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I301_Y\: XOR2 port map (
Y => EADDRESS(10),
A => LOGICOUT_5(10),
B => N811);
\R.E.ALUOP_0_RNI02983[2]\: MX2 port map (
Y => N_5674,
A => ALUOP_MUX_25(1),
B => LOGICOUT_4(10),
S => N_9325_0);
\R.E.ALUOP_RNIPHSD1[1]\: XOR2 port map (
Y => ALUOP_MUX_25(1),
A => LOGICOUT_5(10),
B => ALUOP(1));
\R.E.OP2_RNIRE521[10]\: XOR2 port map (
Y => LOGICOUT_5(10),
A => OP1_RNISGF9(10),
B => OP2_RNIVTLO(10));
\R.E.ALUOP_0_RNIETAH6[0]\: MX2 port map (
Y => LOGICOUT(10),
A => N_5610,
B => N_5674,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNI2VHS2[2]\: MX2 port map (
Y => N_5610,
A => N_5578,
B => N428,
S => ALUOP(1));
\R.E.ALUOP_0_RNI9DLE1[2]\: XA1 port map (
Y => N_5578,
A => OP2_RNIVTLO(10),
B => ALUOP_0(2),
C => OP1_RNISGF9(10));
\R.E.OP2_RNIRE521_0[10]\: OR2A port map (
Y => LOGICOUT_4(10),
A => OP2_RNIVTLO(10),
B => OP1_RNISGF9(10));
\R.E.OP1_RNIRKOM1[16]\: NOR2A port map (
Y => EX_OP1_I_M(16),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI8TF9(16));
\R.X.RESULT_RNISCMJ9[16]\: NOR2A port map (
Y => BPDATA_I_M(16),
A => EDATA_2_SQMUXA,
B => BPDATA(16));
\R.X.RESULT_RNI4ML9C[0]\: NOR2A port map (
Y => BPDATA_I_M_1(0),
A => N_5728_1,
B => BPDATA(0));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I293_Y\: XOR3 port map (
Y => UN6_EX_ADD_RES(3),
A => OP1_RNIFIL61(2),
B => OP2_RNIISN21(2),
C => N616);
\R.E.JMPL_RNIO7JAV\: NOR2B port map (
Y => SHIFTIN_17_M(3),
A => SHIFTIN_17(3),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNI3C4OF\: NOR2B port map (
Y => EX_ADD_RES_M(3),
A => EADDRESS(2),
B => ALURESULT_0_SQMUXA);
\R.E.OP1_RNIFIL61[2]\: MX2 port map (
Y => OP1_RNIFIL61(2),
A => OP1(2),
B => DATA_0(2),
S => LDBP1);
\R.E.OP1_RNI2AUJ2[2]\: NOR2A port map (
Y => EX_OP1_I_M(2),
A => EDATA_3_SQMUXA,
B => OP1_RNIFIL61(2));
\R.X.RESULT_RNIVLUMD[2]\: OA1B port map (
Y => BPDATA_I_M(2),
A => EDATA_2_SQMUXA_0,
B => N_5728_1,
C => BPDATA(2));
\R.E.OP1_RNI7SAP_0[2]\: NOR2A port map (
Y => OP1_I_M(2),
A => UN8_CASAEN,
B => OP1(2));
\R.E.ALUOP_RNI7FSQ3[2]\: MX2 port map (
Y => N_5694,
A => ALUOP_MUX_14(1),
B => LOGICOUT_4(30),
S => ALUOP_RNIT6EN(2));
\R.E.ALUOP_RNIKLIN1[1]\: XOR2 port map (
Y => ALUOP_MUX_14(1),
A => EADDRESS_1(30),
B => ALUOP(1));
\R.E.OP2_RNIMIRB1[30]\: XOR2 port map (
Y => EADDRESS_1(30),
A => UN1_IU_5(96),
B => OP1_RNIH75H(30));
\R.E.ALUOP_RNISNHM7[0]\: MX2 port map (
Y => LOGICOUT(30),
A => N_5630,
B => N_5694,
S => ALUOP_1(0));
\R.E.ALUOP_0_RNIO6UF3[2]\: MX2 port map (
Y => N_5630,
A => N_5598,
B => N488,
S => ALUOP(1));
\R.E.ALUOP_0_RNI4HBO1[2]\: XA1 port map (
Y => N_5598,
A => UN1_IU_5(96),
B => ALUOP_0(2),
C => OP1_RNIH75H(30));
\R.E.OP2_RNIMIRB1_0[30]\: OR2A port map (
Y => LOGICOUT_4(30),
A => UN1_IU_5(96),
B => OP1_RNIH75H(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I31_P0N\: OR2 port map (
Y => N488,
A => UN1_IU_5(96),
B => OP1_RNIH75H(30));
\R.X.DATA_0_RNO_1[20]\: NOR2A port map (
Y => DATA_0_M(20),
A => DATA_0_0(20),
B => LD_3);
\R.X.DATA_0_RNO_0[20]\: NOR3C port map (
Y => DCO_M_0(116),
A => N_3160_0,
B => rdatav_0_1_0_0,
C => RDATA_6_SQMUXA_0);
\R.E.ALUOP_0_RNIOQ983[2]\: MX2 port map (
Y => N_5677,
A => ALUOP_MUX_1(1),
B => LOGICOUT_4(13),
S => N_9325_0);
\R.E.ALUOP_RNI5USD1[1]\: XOR2 port map (
Y => ALUOP_MUX_1(1),
A => EADDRESS_1(13),
B => ALUOP(1));
\R.E.ALUOP_0_RNIUECH6[0]\: MX2 port map (
Y => LOGICOUT(13),
A => N_5613,
B => N_5677,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIQNIS2[2]\: MX2 port map (
Y => N_5613,
A => N_5581,
B => N437,
S => ALUOP(1));
\R.W.S.WIM_RNI18EM2[4]\: NOR3C port map (
Y => WIM_M_0(4),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(4));
\R.W.S.TT_RNIO7P23[0]\: NOR2B port map (
Y => TT_M_0(0),
A => NN_110,
B => ALURESULT_12_SQMUXA);
\R.M.Y_RNI4M9B2[4]\: NOR2B port map (
Y => Y_M_1_0(4),
A => Y_3(4),
B => ALURESULT_10_SQMUXA);
\R.E.OP2_RNISRVG2[4]\: NOR2B port map (
Y => EX_OP2_M(4),
A => OP2_RNIM0O21(4),
B => ALURESULT_7_SQMUXA_0_0);
\R.X.RESULT_RNI09SPD[4]\: NOR2B port map (
Y => BPDATA_M(4),
A => BPDATA(4),
B => N_5976);
\R.E.ALUOP_0_RNI3NLOB[0]\: NOR2A port map (
Y => LOGICOUT_M_0(4),
A => LOGICOUT(4),
B => N_9);
\R.E.JMPL_RNI50FEU\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(5),
A => EADDRESS(4),
B => ALURESULT_0_SQMUXA_0);
\R.E.JMPL_RNIKJ3UV\: NOR2B port map (
Y => SHIFTIN_17_M(5),
A => SHIFTIN_17(5),
B => ALURESULT_1_SQMUXA);
\R.E.OP1_RNI9UAP[4]\: NOR2B port map (
Y => OP1_M(4),
A => OP1(4),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIATKA5\: NOR2B port map (
Y => DBGI_M_0(33),
A => ddata(4),
B => MRESULT2_1_SQMUXA_0_0);
\R.M.DCI.ENADDR_RNIKS8D5\: NOR2B port map (
Y => DBGI_M(9),
A => daddr(4),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNIQP325\: NOR2B port map (
Y => DBGI_M_0(60),
A => ddata(31),
B => MRESULT2_1_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I300_Y\: XOR3 port map (
Y => EADDRESS(9),
A => OP1_RNIT0M61(9),
B => OP2_RNIH34T(9),
C => N814);
\R.E.ALUOP_0_RNI6DIB5[2]\: MX2 port map (
Y => N_5673,
A => ALUOP_MUX_24(1),
B => LOGICOUT_4(9),
S => N_9325_0);
\R.E.OP2_RNIC7HF2[9]\: XOR3 port map (
Y => ALUOP_MUX_24(1),
A => OP1_RNIT0M61(9),
B => OP2_RNIH34T(9),
C => ALUOP(1));
\R.E.ALUOP_0_RNIBP4NA[0]\: MX2 port map (
Y => LOGICOUT(9),
A => N_5609,
B => N_5673,
S => ALUOP_0(0));
\R.E.ALUOP_RNIPF2V4[2]\: MX2 port map (
Y => N_5609,
A => N_5577,
B => N425,
S => ALUOP(1));
\R.E.ALUOP_RNID8HF2[2]\: XA1 port map (
Y => N_5577,
A => OP2_RNIH34T(9),
B => ALUOP_1(2),
C => OP1_RNIT0M61(9));
\R.E.OP2_RNIE4Q32[9]\: OR2A port map (
Y => LOGICOUT_4(9),
A => OP2_RNIH34T(9),
B => OP1_RNIT0M61(9));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I10_P0N\: OR2 port map (
Y => N425,
A => OP2_RNIH34T(9),
B => OP1_RNIT0M61(9));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I10_G0N\: NOR2B port map (
Y => N424,
A => OP2_RNIH34T(9),
B => OP1_RNIT0M61(9));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I294_Y\: AX1D port map (
Y => EADDRESS(3),
A => N548,
B => I151_UN1_Y,
C => LOGICOUT_5(3));
\R.X.DATA_0_RNISA2P[3]\: XOR2 port map (
Y => N_5253,
A => DATA_0(3),
B => INVOP2_0);
\R.E.OP2_RNIKUN21[3]\: MX2 port map (
Y => UN1_IU_5(69),
A => OP2(3),
B => N_5253,
S => LDBP2_2);
\R.E.SHCNT_RNIIP4T_0[3]\: MX2 port map (
Y => EX_SHCNT_1(3),
A => SHCNT(3),
B => N_5253,
S => LDBP2_0);
\R.X.CTRL.INST_RNIMTQ632[30]\: NOR2B port map (
Y => S_1_SQMUXA,
A => CWP_1_SQMUXA_0,
B => ICNT_1_2);
\R.X.CTRL.INST_RNI5FR6[30]\: NOR2B port map (
Y => CWP_1_SQMUXA_0,
A => Y6,
B => Y15);
\R.X.CTRL.INST_RNIJML422[30]\: NOR2B port map (
Y => PS_I_M_2,
A => Y15,
B => ANNUL_ALL3);
\R.X.CTRL.INST_RNI3BUB[30]\: OR2B port map (
Y => Y16,
A => Y6_1_0,
B => Y15);
\R.X.CTRL.INST_RNISN5A_0[21]\: OR2 port map (
Y => Y6_1_0,
A => Y11,
B => Y6);
\R.W.S.ICC_RNO_3[3]\: NOR3C port map (
Y => RESULT_M_0(23),
A => ANNUL_ALL3,
B => ICC_2_SQMUXA_2,
C => NN_55);
\R.X.MEXC_RNI9O9U1\: NOR2A port map (
Y => XC_VECTT_1(1),
A => N_5446,
B => MEXC);
\R.X.MEXC_RNI0VJS3\: NOR2A port map (
Y => UN81_DBGM,
A => XC_VECTT_1(4),
B => XC_VECTT_1(5));
\R.X.MEXC_RNIGEJS3\: NOR2B port map (
Y => UN88_DBGM_3,
A => XC_VECTT_1(1),
B => XC_VECTT_1(0));
\R.W.S.PIL_RNO[1]\: MX2 port map (
Y => PIL_1(1),
A => N_6519,
B => ddata(9),
S => ET_1_SQMUXA_1);
\R.W.S.PIL_RNO_0[1]\: MX2 port map (
Y => N_6519,
A => PIL(1),
B => NN_78,
S => S_1_SQMUXA);
\DSUR.TT_RNO[7]\: NOR2B port map (
Y => TT_RNO(7),
A => N_7638,
B => rst);
\DSUR.TT_RNO[4]\: NOR2B port map (
Y => TT_RNO(4),
A => N_7635,
B => rst);
\R.X.CTRL.TT_RNILI3G1[1]\: MX2 port map (
Y => N_5446,
A => TT_0(1),
B => NN_29,
S => NN_162);
\DSUR.TT_RNO_0[7]\: MX2 port map (
Y => N_7638,
A => NN_95,
B => XC_VECTT14,
S => TT_0_SQMUXA);
\DSUR.TT_RNO_0[4]\: MX2 port map (
Y => N_7635,
A => NN_93,
B => XC_VECTT_1(4),
S => TT_0_SQMUXA);
\R.X.RSTATE_RNI6BDF[0]\: NOR2A port map (
Y => CWP_1_SN_N_4,
A => rst,
B => RSTATE(0));
WR_1_SQMUXA_2_0_RNI05AI4: NOR2B port map (
Y => DBGI_M_0(13),
A => daddr(8),
B => WR_1_SQMUXA);
\R.X.CTRL.RD_RNI72JH32[6]\: NOR2B port map (
Y => RD_M(6),
A => RD_1(6),
B => ANNUL_ALL12_1);
NPC_1_SQMUXA_1_0_1_RNITU4G6: NOR2B port map (
Y => DBGI_M_1(29),
A => ddata(0),
B => ICC_3_SQMUXA);
\R.X.CTRL.INST_RNINAAPO4[20]\: NOR3C port map (
Y => CWP_M_0(2),
A => rst,
B => CWP_3_SQMUXA,
C => DWACT_ADD_CI_0_PARTIAL_SUM(0));
\R.X.RESULT_RNI8IOB32[0]\: NOR2B port map (
Y => RESULT_M_0(0),
A => CWP_1_SQMUXA,
B => RESULT_0(0));
\R.D.CWP_RNO[1]\: MX2 port map (
Y => CWP_1_0(1),
A => CWP_1(1),
B => N_6889,
S => CWP_1_SN_N_4);
\R.D.CWP_RNO_0[1]\: MX2 port map (
Y => N_6889,
A => N_6880,
B => NCWP(1),
S => UN1_WCWP);
\R.D.CWP_RNO_1[1]\: MX2 port map (
Y => N_6880,
A => CWP_2(1),
B => MADDRESS_72,
S => WCWP);
\R.W.S.CWP_RNIUIVF22[2]\: NOR2A port map (
Y => CWP_M_0_0(2),
A => CWP_0(2),
B => XC_RESULT_SN_N_6);
\R.E.ALUOP_RNI6R7E1_2[0]\: NOR2B port map (
Y => ALURESULT_4_SQMUXA,
A => LOGICOUT19,
B => ALURESULT_9_SQMUXA_1);
\R.E.ALUOP_RNI6R7E1[2]\: NOR2B port map (
Y => ALURESULT_5_SQMUXA,
A => LOGICOUT22,
B => ALURESULT_9_SQMUXA_1);
\R.E.ALUOP_RNI6R7E1_1[0]\: NOR2B port map (
Y => ALURESULT_6_SQMUXA,
A => N_109,
B => ALURESULT_9_SQMUXA_1);
\R.E.JMPL_RNICI2B_2\: NOR2A port map (
Y => ALURESULT_0_SQMUXA,
A => N_67_1,
B => JMPL);
\R.E.ALUOP_RNIJN8D1_2[0]\: NOR2A port map (
Y => EDATA_2_SQMUXA,
A => N_109,
B => UN8_CASAEN);
\R.E.ALUOP_RNIJN8D1[2]\: NOR2A port map (
Y => EDATA_1_SQMUXA,
A => LOGICOUT22,
B => UN8_CASAEN);
\R.E.ALUSEL_RNO_1[0]\: NOR2A port map (
Y => N_5817,
A => CP_DISABLED_11_SQMUXA_3,
B => ALUSEL4_1);
\R.E.OP1_RNINIQM1[23]\: NOR2A port map (
Y => EX_OP1_I_M(23),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI4RH9(23));
\R.X.RESULT_RNIK8QJ9[23]\: NOR2A port map (
Y => BPDATA_I_M(23),
A => EDATA_2_SQMUXA,
B => BPDATA(23));
\R.X.RESULT_RNI0JM9C[7]\: NOR2A port map (
Y => BPDATA_I_M_1(7),
A => N_5728_1,
B => BPDATA(7));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_4[31]\: NOR2B port map (
Y => TBA_M_1(19),
A => TBA(19),
B => ALURESULT_12_SQMUXA_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_6[31]\: NOR2B port map (
Y => EX_OP2_M(31),
A => UN1_IU_5(97),
B => ALURESULT_7_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_3[31]\: NOR2B port map (
Y => BPDATA_M_0(15),
A => BPDATA(15),
B => ALURESULT_5_SQMUXA);
\R.E.JMPL_RNI0ITJ81\: NOR2B port map (
Y => SHIFTIN_17_M(32),
A => SHIFTIN_17(32),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNI9FGSO4\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(32),
A => EADDRESS(31),
B => ALURESULT_0_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I298_Y\: XOR3 port map (
Y => EADDRESS(7),
A => OP1_RNIPSL61(7),
B => UN1_IU_5(73),
C => N672);
\R.M.Y_RNO_3[26]\: NOR2B port map (
Y => Y_M_0(26),
A => Y_2(26),
B => WY_RNIGIMA);
\R.M.Y_RNO_2[26]\: NOR2B port map (
Y => LOGICOUT_M(26),
A => LOGICOUT(26),
B => Y14);
\R.M.Y_RNO_4[26]\: NOR2A port map (
Y => Y_M(27),
A => Y_3(27),
B => N_57);
\R.W.S.Y_RNO_2[26]\: NOR3C port map (
Y => RESULT_M(26),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => RESULT_0(26));
\R.X.CTRL.PC_RNIKJQM52[12]\: MX2 port map (
Y => WDATA_49,
A => N_6540,
B => N_6572,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNI8H8P[12]\: MX2 port map (
Y => N_6572,
A => XC_RESULT_1(12),
B => ddata(12),
S => RSTATE(0));
\R.X.CTRL.PC_RNI909T2[12]\: MX2 port map (
Y => N_6540,
A => FLINE(12),
B => XC_RESULT(12),
S => RSTATE(0));
\R.E.CTRL.PC_RNIFLJV1[12]\: MX2 port map (
Y => XC_RESULT(12),
A => N_5371,
B => N_5339,
S => N_5391_0);
\R.E.CTRL.PC_RNI80LT[12]\: MX2 port map (
Y => N_5371,
A => PC(12),
B => PC_1(12),
S => N_5359_0);
\R.M.CTRL.PC_RNI4B8V[12]\: MX2 port map (
Y => N_5339,
A => FLINE(12),
B => PC_0(12),
S => NPC_0(0));
\R.E.OP2_RNI32MO[12]\: MX2 port map (
Y => OP2_RNI32MO(12),
A => OP2(12),
B => N_5274,
S => LDBP2_0);
\R.X.DATA_0_RNICO2C[12]\: XOR2 port map (
Y => N_5274,
A => DATA_0(12),
B => INVOP2_0);
\R.E.ALUOP_RNII7482[0]\: NOR3A port map (
Y => N_9150,
A => N_43,
B => OP1_RNI2PH9(22),
C => OP2_RNI7BKQ(22));
\R.M.Y_RNO_3[22]\: NOR2B port map (
Y => N_77,
A => Y_3(22),
B => WY_1_0);
\R.M.ICC_RNO[0]\: MX2 port map (
Y => ICCO(0),
A => N_6686,
B => N_6676,
S => WICC);
\R.M.ICC_RNO_0[0]\: MX2 port map (
Y => N_6686,
A => N_6681,
B => ICC(0),
S => WICC_2);
\R.E.ALUCIN_RNO_7\: MX2 port map (
Y => NCIN,
A => ICC(0),
B => N_6676,
S => WICC);
\R.E.ALUOP_RNI88TF1[2]\: XAI1 port map (
Y => N_9135,
A => ALUOP_1(2),
B => OP2_RNI7BKQ(22),
C => OP1_RNI2PH9(22));
\R.E.ALUOP_RNI3DB72[0]\: NOR3A port map (
Y => N_9148,
A => N_9135,
B => ALUOP(1),
C => ALUOP_1(0));
\R.E.ALUOP_RNIVVV01[2]\: AX1D port map (
Y => N_60_I,
A => ALUOP(1),
B => ALUOP_1(2),
C => OP1_RNI2PH9(22));
\R.M.Y_RNO_2[22]\: NOR2A port map (
Y => N_80,
A => Y14_0,
B => N_9128);
\R.M.Y_RNO_4[22]\: NOR2A port map (
Y => N_79,
A => Y_1(23),
B => N_57);
\R.W.S.ICC_RNO_3[2]\: NOR3C port map (
Y => RESULT_M_0(22),
A => ANNUL_ALL3,
B => ICC_2_SQMUXA_2,
C => RESULT_0(22));
\R.W.S.ICC_RNO_2[2]\: NOR3C port map (
Y => ICC_M_1(2),
A => ICNT_1_2,
B => ICC_1_SQMUXA_0,
C => ICC_2(2));
\R.W.S.ICC_RNO_0[2]\: NOR3C port map (
Y => ICC_M_0(2),
A => rst,
B => UN1_INTACK6_4,
C => ICC_0(2));
\R.E.OP2_RNIMFOB1_0[29]\: OR2A port map (
Y => LOGICOUT_4(29),
A => UN1_IU_5(95),
B => OP1_RNI1M3H(29));
\R.E.ALUOP_RNI91I73[2]\: MX2 port map (
Y => N_5681,
A => ALUOP_MUX_9(1),
B => LOGICOUT_4(17),
S => ALUOP_RNIT6EN(2));
\R.E.ALUOP_RNILETD1[1]\: XOR2 port map (
Y => ALUOP_MUX_9(1),
A => EADDRESS_1(17),
B => ALUOP(1));
\R.M.Y_RNO_4[18]\: NOR2A port map (
Y => Y_M_0(19),
A => Y_0(19),
B => N_57_0);
\R.X.DATA_0_RNIHT2C[17]\: XOR2 port map (
Y => N_5279,
A => DATA_0(17),
B => INVOP2_0);
\R.E.OP2_RNIDCMO[17]\: MX2 port map (
Y => UN1_IU_5(83),
A => OP2(17),
B => N_5279,
S => LDBP2_0);
\R.E.OP2_RNINB621[17]\: XOR2 port map (
Y => EADDRESS_1(17),
A => UN1_IU_5(83),
B => OP1_RNIAVF9(17));
\R.E.ALUOP_0_RNIFMLG6[0]\: MX2 port map (
Y => LOGICOUT(17),
A => N_5617,
B => N_5681,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIQOJS2[2]\: MX2 port map (
Y => N_5617,
A => N_5585,
B => N449,
S => ALUOP(1));
\R.E.ALUOP_0_RNI5AME1[2]\: XA1 port map (
Y => N_5585,
A => UN1_IU_5(83),
B => ALUOP_0(2),
C => OP1_RNIAVF9(17));
\R.E.OP2_RNINB621_0[17]\: OR2A port map (
Y => LOGICOUT_4(17),
A => UN1_IU_5(83),
B => OP1_RNIAVF9(17));
\R.W.S.Y_RNO_2[18]\: NOR3C port map (
Y => RESULT_M(18),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1,
C => NN_35);
\R.M.Y_RNO_3[18]\: NOR2B port map (
Y => Y_M(18),
A => Y_2(18),
B => WY_RNIGIMA);
\R.M.Y_RNO_2[18]\: NOR2B port map (
Y => LOGICOUT_M(18),
A => LOGICOUT(18),
B => Y14);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I18_G0N\: NOR2B port map (
Y => N448,
A => UN1_IU_5(83),
B => OP1_RNIAVF9(17));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I18_P0N\: OR2 port map (
Y => N449,
A => UN1_IU_5(83),
B => OP1_RNIAVF9(17));
\R.X.DATA_0_RNIGS2C[16]\: XOR2 port map (
Y => N_5278,
A => DATA_0(16),
B => INVOP2_0);
\R.X.RESULT_RNI9LD68[16]\: MX2 port map (
Y => BPDATA(16),
A => OP1_RNI8TF9(16),
B => XC_RESULT_1(16),
S => BPDATA6);
\R.W.S.Y_RNO_2[16]\: NOR2B port map (
Y => DBGI_M_2(45),
A => ddata(16),
B => Y_1_SQMUXA_2);
\R.W.S.Y_RNO_1[16]\: NOR3C port map (
Y => RESULT_M(16),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1,
C => NN_34);
\R.W.S.Y_RNO_3[16]\: NOR2B port map (
Y => Y_M_1(16),
A => Y_0(16),
B => UN1_INTACK6_3_0_0);
\R.E.OP2_RNIH5U62[16]\: NOR2B port map (
Y => EX_OP2_M(16),
A => OP2_RNIBAMO(16),
B => ALURESULT_7_SQMUXA);
\R.X.RESULT_RNIFGLK9[16]\: NOR2B port map (
Y => BPDATA_M(16),
A => BPDATA(16),
B => ALURESULT_6_SQMUXA);
\R.M.Y_RNO_1[16]\: NOR2B port map (
Y => LOGICOUT_M(16),
A => LOGICOUT(16),
B => Y14);
\R.E.OP2_RNIBAMO[16]\: MX2 port map (
Y => OP2_RNIBAMO(16),
A => OP2(16),
B => N_5278,
S => LDBP2_0);
\R.E.ALUOP_RNIFNSQ3[2]\: MX2 port map (
Y => N_5695,
A => ALUOP_MUX_12(1),
B => LOGICOUT_4(31),
S => ALUOP_RNIT6EN(2));
\R.E.ALUOP_RNIOPIN1[1]\: XOR2 port map (
Y => ALUOP_MUX_12(1),
A => EADDRESS_1(31),
B => ALUOP(1));
\R.E.OP2_RNIQMRB1_0[31]\: OR2B port map (
Y => N_9136,
A => UN1_IU_5(97),
B => OP1_RNIJ95H(31));
\R.E.ALUOP_RNIC8IM7[0]\: MX2 port map (
Y => LOGICOUT(31),
A => N_5631,
B => N_5695,
S => ALUOP_1(0));
\R.E.ALUOP_0_RNI0FUF3[2]\: MX2B port map (
Y => N_5631,
A => N_5599,
B => N_9138,
S => ALUOP(1));
\R.E.ALUOP_0_RNI8LBO1[2]\: XA1 port map (
Y => N_5599,
A => UN1_IU_5(97),
B => ALUOP_0(2),
C => OP1_RNIJ95H(31));
\R.E.OP2_RNIQMRB1_1[31]\: OR2A port map (
Y => LOGICOUT_4(31),
A => UN1_IU_5(97),
B => OP1_RNIJ95H(31));
\R.E.OP2_RNIQMRB1[31]\: XOR2 port map (
Y => EADDRESS_1(31),
A => UN1_IU_5(97),
B => OP1_RNIJ95H(31));
\R.W.S.Y_RNO_2[8]\: NOR2B port map (
Y => Y_M_0_1(8),
A => Y_3(8),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_0[8]\: NOR2B port map (
Y => Y_M_1_0(8),
A => Y_2(8),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_3[8]\: NOR3C port map (
Y => RESULT_M(8),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT_0(8));
\R.X.RESULT_RNITIS2B[10]\: NOR2B port map (
Y => BPDATA_M(10),
A => BPDATA(10),
B => ALUOP_RNICMFS2(2));
\R.M.DCI.ENADDR_RNINK125\: NOR2B port map (
Y => DBGI_M_0(39),
A => ddata(10),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.OP1_RNIMSLG[10]\: NOR2B port map (
Y => OP1_M(10),
A => OP1(10),
B => UN8_CASAEN);
\R.W.S.TT_RNIUDP23[6]\: NOR2B port map (
Y => TT_M_0(6),
A => TT(6),
B => ALURESULT_12_SQMUXA);
\R.M.DCI.ENADDR_RNI1UK85\: NOR2B port map (
Y => DBGI_M(15),
A => daddr(10),
B => MRESULT2_0_SQMUXA);
\R.E.SHCNT_RNI6BUQ6[3]\: MX2 port map (
Y => SHIFTIN_11(0),
A => SHIFTIN_8(0),
B => SHIFTIN_8(8),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNIAFA5S[1]\: MX2 port map (
Y => SHIFTIN_17(0),
A => SHIFTIN_14(0),
B => SHIFTIN_14(2),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIOQETD[2]\: MX2 port map (
Y => SHIFTIN_14(0),
A => SHIFTIN_11(0),
B => SHIFTIN_11(4),
S => EX_SHCNT_1_0(2));
\R.X.RESULT_RNIGORPD[0]\: NOR2B port map (
Y => BPDATA_M(0),
A => BPDATA(0),
B => N_5976);
\R.E.JMPL_RNICFQDF\: NOR2 port map (
Y => LOGICOUT_M_0(0),
A => N_18,
B => N_9_0);
\R.E.OP2_RNIF3U62[15]\: NOR2B port map (
Y => EX_OP2_M(15),
A => UN1_IU_5(81),
B => ALURESULT_7_SQMUXA);
\R.E.JMPL_RNIPNB0F2\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(16),
A => EADDRESS(15),
B => ALURESULT_0_SQMUXA_0);
\R.M.RESULT_RNIC3D51[2]\: NOR2A port map (
Y => NN_161,
A => RESULT_1,
B => MADDRESS_73);
\R.M.RESULT_RNI71UO[1]\: NOR2 port map (
Y => RESULT_1,
A => MADDRESS_72,
B => NN_38);
\R.E.OP2_RNO[6]\: XA1C port map (
Y => AOP2(6),
A => INST_RNIRAT7B_0(30),
B => D_1(6),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO_0[6]\: MX2 port map (
Y => D_1(6),
A => N_6386,
B => N_6450,
S => RSEL2_0(0));
\R.E.OP2_RNO_2[6]\: MX2 port map (
Y => N_6450,
A => N_6418,
B => XC_RESULT_1(6),
S => RSEL2_0(1));
\R.E.OP2_RNO_1[6]\: MX2 port map (
Y => N_6386,
A => N_6322,
B => N_6354,
S => RSEL2_0(1));
\R.E.OP2_RNO_4[6]\: MX2 port map (
Y => N_6354,
A => MADDRESS_77,
B => RESULT_0(6),
S => RSEL2(2));
\R.E.OP2_RNO_3[6]\: MX2 port map (
Y => N_6322,
A => data2(6),
B => NN_111,
S => RSEL2(2));
\R.A.IMM_RNO[6]\: NOR2A port map (
Y => IMM_1(6),
A => INST_0(6),
B => CALL_HOLD5);
\R.A.IMM_RNO[20]\: MX2 port map (
Y => IMM_1(20),
A => INST_0_0(12),
B => INST_0_0(10),
S => CALL_HOLD5_0);
\R.X.CTRL.PC_RNITIJC52[20]\: MX2 port map (
Y => WDATA_57,
A => N_6548,
B => N_6580,
S => XC_RESULT_SN_N_6);
\R.X.RESULT_RNI5HBP[20]\: MX2 port map (
Y => N_6580,
A => XC_RESULT_1(20),
B => ddata(20),
S => RSTATE(0));
\R.X.CTRL.PC_RNILVUI2[20]\: MX2 port map (
Y => N_6548,
A => FLINE(20),
B => XC_RESULT(20),
S => RSTATE(0));
\R.E.CTRL.PC_RNISK8L1[20]\: MX2 port map (
Y => XC_RESULT(20),
A => N_5379,
B => N_5347,
S => N_5391);
\R.E.CTRL.PC_RNI60NT[20]\: MX2 port map (
Y => N_5379,
A => PC_2(20),
B => PC(20),
S => N_5359_0);
\R.M.CTRL.PC_RNIJARK[20]\: MX2 port map (
Y => N_5347,
A => FLINE(20),
B => PC_0(20),
S => NPC(0));
\R.F.PC_RNO_3[13]\: XA1 port map (
Y => TMP_M(13),
A => I10_UN1_CO1,
B => D_N_5_15,
C => UN1_DE_BRANCH_1_0_0);
\R.A.IMM_RNO[5]\: NOR2A port map (
Y => IMM_1(5),
A => INST_0(5),
B => CALL_HOLD5);
\R.A.CTRL.INST_RNIDP2P2[23]\: NOR3C port map (
Y => SHCNT_1_SQMUXA,
A => ALUSEL4_3,
B => ALUSEL16_0,
C => FP_DISABLED14_0);
\R.E.ALUCIN_RNO_2\: AO1 port map (
Y => UN1_CIN_0_SQMUXA,
A => CIN5,
B => FP_DISABLED14_0,
C => CIN_0_SQMUXA);
\R.E.ALUCIN_RNO_3\: NOR2A port map (
Y => CIN_1_SQMUXA_1,
A => CIN15,
B => ALUADD_0_SQMUXA);
\R.A.CTRL.INST_RNIDP2P2[30]\: NOR2B port map (
Y => AOP1_1_SQMUXA,
A => ALUSEL4,
B => FP_DISABLED14);
\R.A.WOVF_RNI768N15\: NOR2A port map (
Y => TT_6_SQMUXA_1,
A => WOVF,
B => UN77_WPH);
\R.A.CTRL.RETT_RNO\: NOR2A port map (
Y => RETT_1_3,
A => RETT_INST,
B => CTRL_ANNUL);
\R.A.TICC_RNIA6AC25\: OR3 port map (
Y => TRAP_1_0,
A => UN77_WPH,
B => UN1_WPH_3_0,
C => TICC);
\R.X.CTRL.PC_RNI4R8T2[11]\: MX2 port map (
Y => N_6539,
A => FLINE(11),
B => XC_RESULT(11),
S => RSTATE(0));
\IR.ADDR_RNO_0[11]\: NOR2B port map (
Y => ADDR_M_1(11),
A => ADDR(11),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_2[11]\: NOR2B port map (
Y => PC_M_3(11),
A => FLINE(11),
B => ADDR_0_SQMUXA_0);
\R.E.CTRL.PC_RNIBHJV1[11]\: MX2 port map (
Y => XC_RESULT(11),
A => N_5370,
B => N_5338,
S => N_5391_0);
\R.E.CTRL.PC_RNI6UKT[11]\: MX2 port map (
Y => N_5370,
A => PC(11),
B => PC_0(11),
S => N_5359_0);
\R.M.CTRL.PC_RNI298V[11]\: MX2 port map (
Y => N_5338,
A => FLINE(11),
B => PC_1(11),
S => NPC_0(0));
\R.F.PC_RNO_7[11]\: NOR2B port map (
Y => TMP_M(11),
A => UN7_CADDR(9),
B => UN1_DE_BRANCH_1);
\R.A.CTRL.PC_RNI239LJ[11]\: MX2 port map (
Y => FE_PC(11),
A => N_5899,
B => PC(11),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNIDH33B[11]\: MX2 port map (
Y => N_5899,
A => FPC_112,
B => DPC(11),
S => RA_BPMISS_1_0);
\R.X.DATA_0_RNI4PF6[28]\: XOR2 port map (
Y => N_5290,
A => DATA_0(28),
B => INVOP2_1);
\R.E.OP2_RNIJNKQ[28]\: MX2 port map (
Y => UN1_IU_5(94),
A => OP2(28),
B => N_5290,
S => LDBP2_2);
\R.E.ALUOP_RNI5BIB3[2]\: MX2 port map (
Y => N_5689,
A => ALUOP_MUX_21(1),
B => LOGICOUT_4(25),
S => ALUOP_RNIT6EN(2));
\R.E.ALUOP_RNIJJTF1[1]\: XOR2 port map (
Y => ALUOP_MUX_21(1),
A => EADDRESS_1(25),
B => ALUOP(1));
\R.E.OP2_RNILG641[25]\: XOR2 port map (
Y => EADDRESS_1(25),
A => UN1_IU_5(91),
B => OP1_RNI8VH9(25));
\R.M.Y_RNO_3[25]\: NOR2B port map (
Y => Y_M(25),
A => Y_3(25),
B => WY_RNIGIMA);
\R.M.Y_RNO_2[25]\: NOR2B port map (
Y => LOGICOUT_M(25),
A => LOGICOUT(25),
B => Y14);
\R.E.ALUOP_0_RNI7AMO6[0]\: MX2 port map (
Y => LOGICOUT(25),
A => N_5625,
B => N_5689,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIM2K03[2]\: MX2 port map (
Y => N_5625,
A => N_5593,
B => N473,
S => ALUOP(1));
\R.E.ALUOP_0_RNI3FMG1[2]\: XA1 port map (
Y => N_5593,
A => UN1_IU_5(91),
B => ALUOP_0(2),
C => OP1_RNI8VH9(25));
\R.E.OP2_RNILG641_0[25]\: OR2A port map (
Y => LOGICOUT_4(25),
A => UN1_IU_5(91),
B => OP1_RNI8VH9(25));
\R.M.Y_RNO_4[25]\: NOR2A port map (
Y => Y_M(26),
A => Y_0(26),
B => N_57);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I26_P0N\: OR2 port map (
Y => N473,
A => UN1_IU_5(91),
B => OP1_RNI8VH9(25));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I26_G0N\: NOR2B port map (
Y => N472,
A => UN1_IU_5(91),
B => OP1_RNI8VH9(25));
\R.M.CTRL.PV_RNIV98F\: NOR3A port map (
Y => N_6711,
A => rst,
B => PV_2,
C => N_6713);
\R.D.STEP_RNO\: NOR2A port map (
Y => UN390_DBGUNIT,
A => step,
B => ANNUL_1);
\R.E.ALUOP_RNIH9I73[2]\: MX2 port map (
Y => N_5682,
A => ALUOP_MUX_10(1),
B => LOGICOUT_4(18),
S => ALUOP_RNIT6EN(2));
\R.E.ALUOP_RNIPITD1[1]\: XOR2 port map (
Y => ALUOP_MUX_10(1),
A => EADDRESS_1(18),
B => ALUOP(1));
\R.E.JMPL_RNIHP3C11\: NOR2B port map (
Y => SHIFTIN_17_M_0(13),
A => SHIFTIN_17(13),
B => ALURESULT_2_SQMUXA_0);
\R.E.OP2_RNIRF621[18]\: XOR2 port map (
Y => EADDRESS_1(18),
A => UN1_IU_5(84),
B => OP1_RNIC1G9(18));
\R.E.ALUOP_0_RNIV6MG6[0]\: MX2 port map (
Y => LOGICOUT(18),
A => N_5618,
B => N_5682,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNI21KS2[2]\: MX2 port map (
Y => N_5618,
A => N_5586,
B => N452,
S => ALUOP(1));
\R.E.ALUOP_0_RNI9EME1[2]\: XA1 port map (
Y => N_5586,
A => UN1_IU_5(84),
B => ALUOP_0(2),
C => OP1_RNIC1G9(18));
\R.E.OP2_RNIRF621_0[18]\: OR2A port map (
Y => LOGICOUT_4(18),
A => UN1_IU_5(84),
B => OP1_RNIC1G9(18));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_6[13]\: NOR2B port map (
Y => EX_OP2_M(13),
A => UN1_IU_5(79),
B => ALURESULT_7_SQMUXA_0_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_4[13]\: NOR2A port map (
Y => LOGICOUT_M_0(13),
A => LOGICOUT(13),
B => N_9);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I58_Y\: NOR2B port map (
Y => N517,
A => N449,
B => N452);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I56_Y\: NOR2B port map (
Y => N515,
A => N455,
B => N452);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I54_Y\: NOR2B port map (
Y => N513,
A => N455,
B => N458);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I53_Y\: AO1 port map (
Y => N512,
A => N454,
B => N458,
C => N457);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I57_Y\: AO1 port map (
Y => N516,
A => N448,
B => N452,
C => N451);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I19_P0N\: OR2 port map (
Y => N452,
A => UN1_IU_5(84),
B => OP1_RNIC1G9(18));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I19_G0N\: NOR2B port map (
Y => N451,
A => UN1_IU_5(84),
B => OP1_RNIC1G9(18));
\R.E.CTRL.TRAP_RNI4P1K\: NOR2A port map (
Y => MCASA_1,
A => N_5486_3,
B => ANNUL_3);
\R.X.CTRL.RD_RNITKRO[0]\: XOR2 port map (
Y => NN_154,
A => RD_1(0),
B => RD_0(0));
\R.X.CTRL.RD_RNIB3SO[7]\: XOR2 port map (
Y => RD_7_0,
A => NN_67,
B => RD_1(7));
\R.X.CTRL.RD_RNI7VRO[5]\: XOR2 port map (
Y => RD_5_0,
A => RD_0(5),
B => RD_1(5));
\R.M.DCI.LOCK_RNI0MQL\: NOR2A port map (
Y => lock_0,
A => LOCK_2,
B => ANNUL_6);
\R.X.CTRL.RD_RNI1PRO[2]\: XOR2 port map (
Y => RD_2_2,
A => NN_82,
B => RD_0(2));
\R.E.CTRL.CNT_RNIRIB6H2[0]\: OA1B port map (
Y => ENADDR_0_SQMUXA_1_0,
A => READ2,
B => ENADDR_1_SQMUXA_0,
C => TRAP);
NPC_1_SQMUXA_1_0_RNI0SQF5_2: NOR2B port map (
Y => Y_1_SQMUXA,
A => DATA_0_SQMUXA_1,
B => WIM_1_SQMUXA_1);
DATA_0_SQMUXA_2_Z12157: NOR2B port map (
Y => DATA_0_SQMUXA_2,
A => DATA_0_SQMUXA_1,
B => UN498_DBGUNIT);
DATA_3_SQMUXA_1_0_Z12158: NOR2B port map (
Y => DATA_9_SQMUXA_1_0,
A => UN164_DBGUNIT,
B => daddr(2));
DATA_9_SQMUXA_2_Z12159: NOR2A port map (
Y => DATA_9_SQMUXA_143,
A => daddr(5),
B => daddr(3));
\R.X.RSTATE_RNIFD5G32[1]\: OA1A port map (
Y => CWP_0_SQMUXA,
A => ANNUL_ALL3,
B => ANNUL_ALL3_5_0,
C => ANNUL_ALL10);
DATA_0_SQMUXA_1_2: NOR2 port map (
Y => DATA_8_SQMUXA_3,
A => daddr(4),
B => daddr(3));
\R.A.IMM_RNO[21]\: MX2 port map (
Y => IMM_1(21),
A => INST_0(12),
B => INST_0_0(11),
S => CALL_HOLD5_0);
\R.X.RESULT_RNI1DD68[14]\: MX2 port map (
Y => BPDATA(14),
A => OP1_RNI4PF9(14),
B => XC_RESULT_1(14),
S => BPDATA6_0_0);
\R.X.RESULT_RNIEN8P[14]\: MX2 port map (
Y => N_6574,
A => XC_RESULT_1(14),
B => ddata(14),
S => RSTATE(0));
\R.M.CASA_RNO\: NOR2A port map (
Y => MCASA,
A => MCASA_1,
B => N_9137);
\R.M.DCI.LOCK_RNO_0\: AO1A port map (
Y => N_59,
A => N_9137,
B => LOCK_0_A3_0,
C => N_9156);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I305_Y\: XOR3 port map (
Y => EADDRESS(14),
A => OP1_RNI4PF9(14),
B => UN1_IU_5(80),
C => N799);
\R.E.ALUOP_0_RNI03A83[2]\: MX2 port map (
Y => N_5678,
A => ALUOP_MUX_2(1),
B => LOGICOUT_4(14),
S => N_9325_0);
\R.E.OP2_RNI92TD1[14]\: XOR3 port map (
Y => ALUOP_MUX_2(1),
A => OP1_RNI4PF9(14),
B => UN1_IU_5(80),
C => ALUOP(1));
\R.W.S.Y_RNO_3[14]\: NOR3C port map (
Y => RESULT_M(14),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT(14));
\R.W.S.Y_RNO_0[14]\: NOR2B port map (
Y => Y_M_1(14),
A => Y_0(14),
B => UN1_INTACK6_3_0_0);
\R.W.S.Y_RNO_2[14]\: NOR2B port map (
Y => Y_M_0_1(14),
A => Y_3(14),
B => Y_1_SQMUXA_0);
\R.M.Y_RNO_3[14]\: NOR2B port map (
Y => Y_M_0(14),
A => Y_3(14),
B => WY_RNIGIMA);
\R.M.Y_RNO_2[14]\: NOR2B port map (
Y => LOGICOUT_M(14),
A => LOGICOUT(14),
B => Y14);
\R.M.Y_RNO_4[14]\: NOR2A port map (
Y => Y_M_1(15),
A => Y_1(15),
B => N_57_0);
\R.E.ALUOP_0_RNIEVCH6[0]\: MX2 port map (
Y => LOGICOUT(14),
A => N_5614,
B => N_5678,
S => ALUOP_0(0));
\R.W.S.Y_RNO_3[23]\: NOR3C port map (
Y => RESULT_M(23),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_55);
\R.W.S.Y_RNO_2[23]\: NOR2B port map (
Y => Y_M_0_1(23),
A => Y_0(23),
B => Y_1_SQMUXA_1);
\R.W.S.Y_RNO_0[23]\: NOR2B port map (
Y => Y_M_1(23),
A => Y(23),
B => UN1_INTACK6_3_0_0);
\R.M.Y_RNO_2[23]\: NOR2B port map (
Y => Y_M_0_0(23),
A => Y_1(23),
B => Y08);
\R.M.Y_RNO_1[23]\: NOR2A port map (
Y => Y_M_1(24),
A => Y_1(24),
B => N_57_0);
\R.W.S.Y_RNO_3[29]\: NOR2B port map (
Y => Y_M_1(29),
A => Y_0(29),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.X.DATA_0_RNI5QF6[29]\: XOR2 port map (
Y => N_5291,
A => DATA_0_2(29),
B => INVOP2_1);
\R.E.OP2_RNIMFOB1[29]\: XOR2 port map (
Y => EADDRESS_1(29),
A => UN1_IU_5(95),
B => OP1_RNI1M3H(29));
\R.W.S.Y_RNO_2[29]\: NOR2B port map (
Y => DBGI_M_2(58),
A => ddata(29),
B => Y_1_SQMUXA_2);
\R.W.S.Y_RNO_1[29]\: NOR3C port map (
Y => RESULT_M(29),
A => ANNUL_ALL3,
B => Y_2_SQMUXA_1,
C => NN_36);
\R.E.ALUOP_0_RNI4E8O1[2]\: XA1 port map (
Y => N_5597,
A => UN1_IU_5(95),
B => ALUOP_0(2),
C => OP1_RNI1M3H(29));
\R.E.OP2_RNILPKQ[29]\: MX2 port map (
Y => UN1_IU_5(95),
A => OP2(29),
B => N_5291,
S => LDBP2_2);
\R.M.Y_RNO_3[29]\: NOR2B port map (
Y => Y_M(29),
A => Y_2(29),
B => WY_RNIGIMA);
\R.M.Y_RNO_2[29]\: NOR2B port map (
Y => LOGICOUT_M(29),
A => LOGICOUT(29),
B => Y14);
\R.M.Y_RNO_4[29]\: NOR2A port map (
Y => Y_M(30),
A => Y(30),
B => N_57);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I30_G0N\: NOR2B port map (
Y => N484,
A => UN1_IU_5(95),
B => OP1_RNI1M3H(29));
\R.E.OP1_RNI6TH9[24]\: MX2 port map (
Y => OP1_RNI6TH9(24),
A => OP1(24),
B => DATA_0_2(24),
S => LDBP1_0);
\R.X.RESULT_RNIK959[24]\: MX2 port map (
Y => XC_RESULT_1(24),
A => NN_71,
B => DATA_0_2(24),
S => LD_4);
\R.X.DATA_0_RNI0LF6[24]\: XOR2 port map (
Y => N_5286,
A => DATA_0_2(24),
B => INVOP2_1);
\R.E.OP2_RNIBFKQ[24]\: MX2 port map (
Y => UN1_IU_5(90),
A => OP2(24),
B => N_5286,
S => LDBP2_2);
\COMB.ALU_SELECT.UN1_ADDOUT_1\: OR2 port map (
Y => UN14_EX_ADD_RES,
A => EADDRESS(1),
B => EADDRESS(0));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I15_G0N\: NOR2B port map (
Y => N439,
A => UN1_IU_5(80),
B => OP1_RNI4PF9(14));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I15_P0N\: OR2 port map (
Y => N440,
A => UN1_IU_5(80),
B => OP1_RNI4PF9(14));
\R.E.OP2_RNIBV521[14]\: OR2A port map (
Y => LOGICOUT_4(14),
A => UN1_IU_5(80),
B => OP1_RNI4PF9(14));
\R.E.ALUOP_0_RNIPTLE1[2]\: XA1 port map (
Y => N_5582,
A => UN1_IU_5(80),
B => ALUOP_0(2),
C => OP1_RNI4PF9(14));
\R.E.ALUOP_0_RNI20JS2[2]\: MX2 port map (
Y => N_5614,
A => N_5582,
B => N440,
S => ALUOP(1));
\R.E.ALUOP_RNILL0F1_0[0]\: NOR2B port map (
Y => ALURESULT_8_SQMUXA,
A => N_101,
B => ALURESULT_9_SQMUXA_1);
\R.E.JMPL_RNICI2B_0\: OR2A port map (
Y => N_9,
A => ALURESULT14,
B => JMPL);
\R.X.DCI.SIGNED_RNIV83GT4\: AO1 port map (
Y => DATA_0_1_1(10),
A => RDATA_4(8),
B => RDATA_0_SQMUXA,
C => RDATA_8_M(8));
\R.X.DCI.SIGNED_RNI96HCV9\: OR3 port map (
Y => DATA_0_1_4(8),
A => RDATA_16_M(8),
B => RDATA_12_M(8),
C => DATA_0_1_1(10));
\R.E.ALUOP_RNI8M362[0]\: NOR2A port map (
Y => N_82,
A => N_43,
B => N431);
\R.E.ALUOP_RNI93U31[0]\: OAI1 port map (
Y => N_43,
A => ALUOP(1),
B => ALUOP_0(2),
C => ALUOP_1(0));
\R.E.ALUOP_RNIQ8531_1[0]\: NOR3 port map (
Y => N_109,
A => ALUOP(1),
B => ALUOP_1(2),
C => ALUOP_1(0));
\R.E.ALUOP_RNIRPT01[2]\: AX1D port map (
Y => N_54_I,
A => ALUOP(1),
B => ALUOP_1(2),
C => OP1_RNIUIF9(11));
\R.E.ALUOP_RNIPNT01[0]\: NOR3 port map (
Y => N_83,
A => ALUOP(1),
B => ALUOP_1(0),
C => OP1_RNIUIF9(11));
\R.X.DATA_0_RNIUIF6[22]\: XOR2 port map (
Y => N_5284,
A => DATA_0(22),
B => INVOP2_1);
\R.X.RESULT_RNIG559[22]\: MX2 port map (
Y => XC_RESULT_1(22),
A => RESULT_0(22),
B => DATA_0(22),
S => LD_4);
\R.E.OP2_RNI7BKQ[22]\: MX2 port map (
Y => OP2_RNI7BKQ(22),
A => OP2(22),
B => N_5284,
S => LDBP2_2);
\R.E.OP1_RNI2PH9[22]\: MX2 port map (
Y => OP1_RNI2PH9(22),
A => OP1(22),
B => DATA_0(22),
S => LDBP1_0);
\R.X.DATA_0_RNIEQ2C[14]\: XOR2 port map (
Y => N_5276,
A => DATA_0(14),
B => INVOP2_0);
\R.E.OP1_RNI4PF9[14]\: MX2 port map (
Y => OP1_RNI4PF9(14),
A => OP1(14),
B => DATA_0(14),
S => LDBP1_0);
\R.X.RESULT_RNII539[14]\: MX2 port map (
Y => XC_RESULT_1(14),
A => RESULT(14),
B => DATA_0(14),
S => LD_0_0);
\R.E.OP2_RNI76MO[14]\: MX2 port map (
Y => UN1_IU_5(80),
A => OP2(14),
B => N_5276,
S => LDBP2_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I244_Y\: OR2 port map (
Y => N799,
A => I244_UN1_Y,
B => N658);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I244_UN1_Y\: NOR2B port map (
Y => I244_UN1_Y,
A => N659,
B => N674);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I12_P0N\: OR2 port map (
Y => N431,
A => OP2_RNI10MO(11),
B => OP1_RNIUIF9(11));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I12_G0N\: NOR2B port map (
Y => N430,
A => OP2_RNI10MO(11),
B => OP1_RNIUIF9(11));
\R.X.DATA_0_RNO_1[22]\: NOR3C port map (
Y => DCO_M_0(118),
A => N_3160_0,
B => rdatav_0_1_0_2,
C => RDATA_6_SQMUXA_0);
\R.X.DATA_0_RNO_0[14]\: OA1 port map (
Y => DCO_M_0(110),
A => RDATA_6_SQMUXA_0,
B => RDATA_4_SQMUXA,
C => data_0_0_14);
\R.X.DATA_0_RNO_2[14]\: NOR3C port map (
Y => DCO_M_0(126),
A => N_3160_0,
B => N_4005,
C => RDATA_5_SQMUXA);
\R.X.DATA_0_RNO_0[24]\: NOR2B port map (
Y => DCO_M_1(120),
A => data_0_24,
B => RDATA_6_SQMUXA_0);
\R.X.DATA_0_RNO_1[24]\: NOR2A port map (
Y => DATA_0_M(24),
A => DATA_0_2(24),
B => LD_3);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I8_P0N\: OR2 port map (
Y => LOGICOUT_3(7),
A => UN1_IU_5(73),
B => OP1_RNIPSL61(7));
\R.M.Y_RNO_4[8]\: NOR2A port map (
Y => Y_M_0(9),
A => Y(9),
B => N_57);
\R.M.Y_RNO_1[8]\: NOR2B port map (
Y => Y_M_0(8),
A => Y_3(8),
B => WY_1_0);
\R.M.Y_RNO_2[8]\: NOR2B port map (
Y => Y_M_1(8),
A => Y_2(8),
B => WY_RNIGIMA_1);
\R.E.OP2_RNI6SP32_0[7]\: NOR2B port map (
Y => N418,
A => UN1_IU_5(73),
B => OP1_RNIPSL61(7));
\R.E.OP2_RNI6SP32[7]\: OR2A port map (
Y => LOGICOUT_4(7),
A => UN1_IU_5(73),
B => OP1_RNIPSL61(7));
\R.E.ALUOP_RNI50HF2[2]\: XA1 port map (
Y => N_5575,
A => UN1_IU_5(73),
B => ALUOP_1(2),
C => OP1_RNIPSL61(7));
\R.E.ALUOP_RNI9V1V4[2]\: MX2 port map (
Y => N_5607,
A => N_5575,
B => LOGICOUT_3(7),
S => ALUOP(1));
\R.E.ALUOP_0_RNIBO3NA[0]\: MX2 port map (
Y => LOGICOUT(7),
A => N_5607,
B => N_5671,
S => ALUOP_0(0));
\R.E.OP2_RNI4VGF2[7]\: XOR3 port map (
Y => ALUOP_MUX(1),
A => OP1_RNIPSL61(7),
B => UN1_IU_5(73),
C => ALUOP(1));
\R.E.ALUOP_0_RNIMSHB5[2]\: MX2 port map (
Y => N_5671,
A => ALUOP_MUX(1),
B => LOGICOUT_4(7),
S => N_9325_0);
\R.M.DCI.ENADDR_RNI7QKA5\: NOR2B port map (
Y => DBGI_M(30),
A => ddata(1),
B => MRESULT2_1_SQMUXA_0_0);
\R.A.CTRL.INST_RNID3IFA[30]\: OA1 port map (
Y => AOP2_1_SQMUXA,
A => ALUSEL3_1,
B => ALUSEL3_2,
C => FP_DISABLED14_0);
\R.E.SHCNT_RNO[0]\: XOR2 port map (
Y => SHCNT(0),
A => D_1(0),
B => SHCNT_1_SQMUXA);
\R.E.OP1_RNO[8]\: MX2 port map (
Y => AOP1(8),
A => D(8),
B => D(9),
S => AOP1_1_SQMUXA);
\R.E.OP2_RNO[0]\: XA1C port map (
Y => AOP2(0),
A => INST_RNIRAT7B_0(30),
B => D_1(0),
C => AOP2_2_SQMUXA);
\R.A.CTRL.INST_RNIRAT7B_0[30]\: NOR2 port map (
Y => INST_RNIRAT7B_0(30),
A => AOP2_1_SQMUXA,
B => CIN_0_SQMUXA);
\R.X.DATA_0_RNIR92P[2]\: XOR2 port map (
Y => N_5252,
A => DATA_0(2),
B => INVOP2_0);
\R.E.OP2_RNIISN21[2]\: MX2 port map (
Y => OP2_RNIISN21(2),
A => OP2(2),
B => N_5252,
S => LDBP2_2);
\R.E.SHCNT_RNIGN4T_0[2]\: MX2 port map (
Y => EX_SHCNT_1(2),
A => SHCNT(2),
B => N_5252,
S => LDBP2_0);
\R.E.OP2_RNIH34T[9]\: MX2 port map (
Y => OP2_RNIH34T(9),
A => OP2(9),
B => N_5271,
S => LDBP2_2);
\R.X.DATA_0_RNIJ9EJ[9]\: XOR2 port map (
Y => N_5271,
A => DATA_0_0(9),
B => INVOP2_1);
\R.E.SHLEFT_1_RNIP09K1\: MX2 port map (
Y => SHIFTIN_5(62),
A => EX_SARI_1_1,
B => OP1_RNIJ95H(31),
S => SHLEFT_1);
\R.E.OP2_RNIEON21[0]\: MX2 port map (
Y => OP2_RNIEON21(0),
A => OP2(0),
B => N_5250,
S => LDBP2_2);
\R.E.SHCNT_RNICJ4T[0]\: MX2 port map (
Y => EX_SHCNT_1(0),
A => SHCNT_0(0),
B => N_5250,
S => LDBP2_0);
\R.X.DATA_0_RNIP72P[0]\: XOR2 port map (
Y => N_5250,
A => DATA_0(0),
B => INVOP2_0);
\R.E.OP1_RNI8GUJ2[5]\: NOR2A port map (
Y => EX_OP1_I_M(5),
A => EDATA_3_SQMUXA,
B => OP1_RNILOL61(5));
\R.E.OP1_RNIAVAP[5]\: NOR2A port map (
Y => OP1_I_M(5),
A => UN8_CASAEN,
B => OP1(5));
\R.X.RESULT_RNIB2VMD[5]\: OA1B port map (
Y => BPDATA_I_M(5),
A => EDATA_2_SQMUXA,
B => N_5728_1,
C => BPDATA(5));
\R.E.OP1_RNILGQM1[22]\: NOR2A port map (
Y => EX_OP1_I_M(22),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI2PH9(22));
\R.X.RESULT_RNISEM9C[6]\: NOR2A port map (
Y => BPDATA_I_M_1(6),
A => N_5728_1,
B => BPDATA(6));
\R.D.INST_0_RNO[23]\: NOR2B port map (
Y => INST_0_RNO(23),
A => N_7253,
B => rst);
\R.D.INST_0_RNO_0[23]\: MX2 port map (
Y => N_7253,
A => data_0_2_19,
B => INST_0(23),
S => MEXC_1_SQMUXA_1_0);
\R.E.ALUOP_RNIKIFN1[1]\: XOR2 port map (
Y => ALUOP_MUX_4(1),
A => EADDRESS_1(29),
B => ALUOP(1));
\R.E.OP2_RNIMFOB1_1[29]\: OR2 port map (
Y => N485,
A => UN1_IU_5(95),
B => OP1_RNI1M3H(29));
\R.E.ALUOP_0_RNIO0OF3[2]\: MX2 port map (
Y => N_5629,
A => N_5597,
B => N485,
S => ALUOP(1));
\R.E.ALUOP_RNISB5M7[0]\: MX2 port map (
Y => LOGICOUT(29),
A => N_5629,
B => N_5693,
S => ALUOP_1(0));
\R.E.ALUOP_RNI79MQ3[2]\: MX2 port map (
Y => N_5693,
A => ALUOP_MUX_4(1),
B => LOGICOUT_4(29),
S => ALUOP_RNIT6EN(2));
\R.X.DCI.SIGNED_RNIQGBKV6\: AO1 port map (
Y => DATA_0_1_2(16),
A => N_5521,
B => RDATA_12(8),
C => RDATA_4_M_9(8));
\R.X.DCI.SIGNED_RNI34LS05\: OR2 port map (
Y => DATA_0_1_1(16),
A => RDATA_8_M(8),
B => RDATA_16_M(8));
\R.F.PC_RNO_5[23]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(23),
A => XC_TRAP_ADDRESS(23),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_4[23]\: NOR2B port map (
Y => PC_M(23),
A => DPC(23),
B => PC4_0_0);
\R.F.PC_RNO_6[23]\: NOR2B port map (
Y => TMP_M(23),
A => NN_112,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_9[23]\: MX2 port map (
Y => NN_112,
A => UN17_BADDR(21),
B => UN7_CADDR(21),
S => INST_0(30));
\R.F.PC_RNO_3[23]\: MX2 port map (
Y => PC_5(23),
A => I_62,
B => N_6074,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_7[23]\: MX2 port map (
Y => N_6074,
A => FPC_124,
B => EADDRESS(23),
S => JUMP_0);
\R.F.PC_RNO_12[23]\: NOR2B port map (
Y => DBGI_M(52),
A => ddata(23),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_10[23]\: NOR3B port map (
Y => PC_M_3(23),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_124,
C => PC_1_SQMUXA);
\R.F.PC_RNO_13[23]\: OA1 port map (
Y => ADDR_M(23),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(23));
\R.E.OP1_RNI4RH9[23]\: MX2 port map (
Y => OP1_RNI4RH9(23),
A => OP1(23),
B => DATA_0(23),
S => LDBP1_0);
\R.X.RESULT_RNII759[23]\: MX2 port map (
Y => XC_RESULT_1(23),
A => NN_55,
B => DATA_0(23),
S => LD_4);
\R.X.DATA_0_RNIVJF6[23]\: XOR2 port map (
Y => N_5285,
A => DATA_0(23),
B => INVOP2_1);
\R.A.CTRL.PC_RNIBFCLJ[23]\: MX2 port map (
Y => FE_PC(23),
A => N_5911,
B => PC(23),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNIJP53B[23]\: MX2 port map (
Y => N_5911,
A => FPC_124,
B => DPC(23),
S => RA_BPMISS_1);
\R.E.OP2_RNI9DKQ[23]\: MX2 port map (
Y => UN1_IU_5(89),
A => OP2(23),
B => N_5285,
S => LDBP2_2);
\R.X.DATA_0_RNO_1[23]\: NOR2B port map (
Y => DCO_M_0(119),
A => data_0_0_23,
B => RDATA_6_SQMUXA);
\R.E.CTRL.INST_RNINAK31[23]\: NOR2 port map (
Y => ASI_1_SQMUXA_1,
A => UN18_NOTAG_I(4),
B => ANNUL_ALL13_160);
\R.X.CTRL.PC_RNI44RM52[14]\: MX2 port map (
Y => WDATA_51,
A => N_6542,
B => N_6574,
S => XC_RESULT_SN_N_6_0);
NPC_1_SQMUXA_1_0_RNIKB156_0: AOI1B port map (
Y => ET_0_SQMUXA,
A => DATA_1_SQMUXA_2,
B => WIM_1_SQMUXA_1,
C => ANNUL_ALL13_0);
NPC_1_SQMUXA_1_0_1_RNIKB156: NOR3C port map (
Y => ET_1_SQMUXA_1,
A => WIM_1_SQMUXA_1,
B => DATA_1_SQMUXA_2,
C => ANNUL_ALL13_0);
\R.X.RSTATE_RNIBASL1[1]\: NOR2B port map (
Y => DSUEN_0_SQMUXA,
A => ANNUL_ALL13_160,
B => UN533_DBGUNIT);
\R.A.STEP_RNI78PM\: AO1 port map (
Y => UN4_EXC,
A => bwatch,
B => dbreak,
C => STEP_0);
NPC_1_SQMUXA_1_0_RNIS0N47_0: NOR2B port map (
Y => XC_TRAP_ADDRESS_2_SQMUXA,
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => PC_1_SQMUXA);
\R.X.DEBUG_RNIS4SK1\: NOR2B port map (
Y => XC_TRAP_ADDRESS_1_SQMUXA_1,
A => UN358_DBGUNIT,
B => ANNUL_ALL13_160);
\R.X.RSTATE_RNI5B2T[1]\: NOR2B port map (
Y => ANNUL_ALL13_160,
A => RSTATE(1),
B => RSTATE(0));
\R.D.INST_0_RNO[22]\: NOR2B port map (
Y => INST_0_RNO(22),
A => N_7252,
B => rst);
\R.X.DEBUG_RNIPUA61\: OR2A port map (
Y => N_6699,
A => RSTATE(0),
B => UN358_DBGUNIT);
\R.E.JMPL_RNISFEGI2\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(15),
A => EADDRESS(14),
B => ALURESULT_0_SQMUXA_0);
\R.X.RSTATE_RNI9OB712[1]\: NOR2B port map (
Y => TT_0_SQMUXA,
A => RSTATE_0_SQMUXA,
B => holdn);
\R.X.DEBUG_RNO_3\: AO1 port map (
Y => RSTATE_0_SQMUXA_0,
A => DEBUG_1_SQMUXA_1_0,
B => ANNUL_ALL13_0,
C => RSTATE_0_SQMUXA);
\R.X.DEBUG_RNO\: MX2 port map (
Y => UN1_DBGUNIT_5(0),
A => dbreak,
B => RSTATE_0_SQMUXA_0,
S => rst);
\R.X.DEBUG_RNIS4SK1_0\: NOR2A port map (
Y => PWD_0_SQMUXA,
A => ANNUL_ALL13_160,
B => UN358_DBGUNIT);
\R.E.OP2_RNID1U62[14]\: NOR2B port map (
Y => EX_OP2_M(14),
A => UN1_IU_5(80),
B => ALURESULT_7_SQMUXA_0_0);
\R.X.RESULT_RNID3T2B[14]\: NOR2B port map (
Y => BPDATA_M(14),
A => BPDATA(14),
B => ALUOP_RNICMFS2(2));
\COMB.ALU_SELECT.ALURESULT_1_IV_2_RNO[14]\: NOR2B port map (
Y => PC_M(14),
A => PC_0(14),
B => JMPL_RNI6R7E1_0);
\R.W.S.TBA_RNO_0[2]\: NOR2B port map (
Y => N_6808,
A => ddata(14),
B => rst);
\R.W.S.TBA_RNO[2]\: MX2 port map (
Y => TBA_1(2),
A => N_6808,
B => N_6787,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[2]\: MX2 port map (
Y => N_6787,
A => TBA(2),
B => RESULT(14),
S => TBA_1_SQMUXA);
\R.X.CTRL.PC_RNIJA9T2[14]\: MX2 port map (
Y => N_6542,
A => FLINE(14),
B => XC_RESULT(14),
S => RSTATE(0));
\R.E.CTRL.PC_RNINTJV1[14]\: MX2 port map (
Y => XC_RESULT(14),
A => N_5373,
B => N_5341,
S => N_5391_0);
\R.E.CTRL.PC_RNIC4LT[14]\: MX2 port map (
Y => N_5373,
A => PC_1(14),
B => PC_0(14),
S => N_5359_0);
\R.M.CTRL.PC_RNI8F8V[14]\: MX2 port map (
Y => N_5341,
A => FLINE(14),
B => PC(14),
S => NPC_0(0));
\R.D.INST_0_RNO_0[22]\: MX2 port map (
Y => N_7252,
A => data_0_0_22,
B => INST_0(22),
S => MEXC_1_SQMUXA_1_0);
\R.F.PC_RNO_12[15]\: OA1 port map (
Y => ADDR_M(15),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(15));
\R.F.PC_RNO_11[15]\: NOR3B port map (
Y => PC_M_4(15),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_116,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_9[15]\: NOR2B port map (
Y => DBGI_M(44),
A => ddata(15),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_7[15]\: MX2 port map (
Y => N_6066,
A => FPC_116,
B => EADDRESS(15),
S => JUMP_0);
\R.F.PC_RNO_3[15]\: MX2 port map (
Y => PC_5(15),
A => I_37,
B => N_6066,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_5[15]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(15),
A => XC_TRAP_ADDRESS(15),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_4[15]\: NOR2B port map (
Y => PC_M(15),
A => DPC(15),
B => PC4_0_0);
\R.X.RESULT_RNIHQ8P[15]\: MX2 port map (
Y => N_6575,
A => XC_RESULT_1(15),
B => ddata(15),
S => RSTATE(0));
\R.X.CTRL.PC_RNICCRM52[15]\: MX2 port map (
Y => WDATA_52,
A => N_6543,
B => N_6575,
S => XC_RESULT_SN_N_6_0);
\R.D.INST_0_1_0_RNIDABA1[21]\: OA1 port map (
Y => LDCHECK2_0_SQMUXA,
A => UN49_CASAEN,
B => LDCHECK1_1_SQMUXA_1,
C => CALL_HOLD7);
\R.D.INST_0_RNITJVUB[31]\: OA1A port map (
Y => LDCHECK2_0_SQMUXA_1,
A => UN1_ICC_CHECK5,
B => UN1_ICC_CHECK5_1_0,
C => UN1_INST);
\R.D.ANNUL_RNI935DD\: OA1 port map (
Y => LDCHECK2_1_SQMUXA,
A => LDCHECK2_0_SQMUXA_1,
B => LDCHECK2_0_SQMUXA,
C => CALL_HOLD10);
\R.D.INST_0_RNIJ668F[13]\: MX2B port map (
Y => LDCHECK2,
A => LDCHECK2_2_SQMUXA_1,
B => INST_0(13),
S => LDCHECK2_1_SQMUXA);
\R.D.INST_0_RNIFU641[20]\: NOR2B port map (
Y => ICC_CHECK9,
A => UN16_OP_2,
B => ICC_CHECK9_2);
\R.F.PC_RNO_6[15]\: XA1 port map (
Y => TMP_M(15),
A => I12_UN1_CO1,
B => D_N_5_1,
C => UN1_DE_BRANCH_1_0_0);
\R.D.INST_0_RNI4D9K6[13]\: MX2 port map (
Y => IMM,
A => UN1_IMM_0_SQMUXA,
B => INST_0(13),
S => UN1_CALL_HOLD7_2);
\R.D.INST_0_RNI5DK64[31]\: AO1A port map (
Y => UN1_CALL_HOLD7_2,
A => IMM9,
B => UN1_INST,
C => CALL_HOLD7);
\R.D.INST_0_RNI39K42[23]\: AO1 port map (
Y => UN1_IMM_0_SQMUXA,
A => UN3_OP2,
B => CALL_HOLD5_0,
C => UN1_INST);
\R.W.S.TBA_RNO_0[3]\: NOR2B port map (
Y => N_6809,
A => ddata(15),
B => rst);
\R.W.S.TBA_RNO[3]\: MX2 port map (
Y => TBA_1(3),
A => N_6809,
B => N_6788,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[3]\: MX2 port map (
Y => N_6788,
A => TBA(3),
B => NN_31,
S => TBA_1_SQMUXA);
\R.E.OP2_RNO_4[15]\: MX2 port map (
Y => N_6363,
A => MADDRESS_86,
B => RESULT_0(15),
S => RSEL2(2));
\R.X.CTRL.PC_RNIOF9T2[15]\: MX2 port map (
Y => N_6543,
A => FLINE(15),
B => XC_RESULT(15),
S => RSTATE(0));
\R.E.CTRL.PC_RNIR1KV1[15]\: MX2 port map (
Y => XC_RESULT(15),
A => N_5374,
B => N_5342,
S => N_5391_0);
\R.E.CTRL.PC_RNIE6LT[15]\: MX2 port map (
Y => N_5374,
A => PC_0(15),
B => PC(15),
S => N_5359_0);
\R.M.CTRL.PC_RNIAH8V[15]\: MX2 port map (
Y => N_5342,
A => FLINE(15),
B => PC_1(15),
S => NPC_0(0));
\R.A.CTRL.PC_RNIEF9LJ[15]\: MX2 port map (
Y => FE_PC(15),
A => N_5903,
B => PC_0(15),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNILP33B[15]\: MX2 port map (
Y => N_5903,
A => FPC_116,
B => DPC(15),
S => RA_BPMISS_1_0);
\R.X.DATA_0_RNIFR2C[15]\: XOR2 port map (
Y => N_5277,
A => DATA_0_0(15),
B => INVOP2_0);
\R.E.OP2_RNI98MO[15]\: MX2 port map (
Y => UN1_IU_5(81),
A => OP2(15),
B => N_5277,
S => LDBP2_0);
\R.M.DCI.LOCK_RNO_2\: NOR2A port map (
Y => N_9156,
A => NN_4,
B => INST(24));
\R.E.CTRL.INST_RNIVP3D[20]\: NOR2 port map (
Y => ALURESULT_11_SQMUXA_4,
A => INST_1(20),
B => UN18_NOTAG_I(2));
\R.E.CTRL.INST_RNI504D[23]\: OR2B port map (
Y => N_9137,
A => INST(24),
B => UN18_NOTAG_I(4));
\R.E.CTRL.INST_RNI603D[20]\: NOR2B port map (
Y => N_5790,
A => INST_1(20),
B => NN_4);
\R.E.CTRL.INST_RNIGOLJ[20]\: OR2A port map (
Y => N_5785,
A => INST_1(20),
B => LOCK_1);
\R.E.CTRL.INST_RNI1S3D[22]\: NOR2B port map (
Y => LOCK_1,
A => UN18_NOTAG_I(3),
B => UN18_NOTAG_I(2));
\R.E.CTRL.INST_RNI4V3D[24]\: OR2B port map (
Y => N_9127,
A => INST(24),
B => UN18_NOTAG_I(3));
\R.M.RESULT_RNITB3U8[4]\: OA1 port map (
Y => TRAP_0_SQMUXA_6,
A => TRAP_0_SQMUXA,
B => UN1_TRAP_0_SQMUXA_0,
C => TRAP62);
\R.M.RESULT_RNISD80O[4]\: OR2 port map (
Y => UN1_TRAP_0_SQMUXA_2,
A => TRAP_0_SQMUXA_6,
B => TRAP_1_SQMUXA);
\R.M.RESULT_RNI95E93[4]\: OA1 port map (
Y => TRAP_0_SQMUXA,
A => MADDRESS_74,
B => MADDRESS_75,
C => TRAP26);
\R.M.NALIGN_RNI3JI23\: NOR3C port map (
Y => TT_2_SQMUXA,
A => TRAP_0_SQMUXA_1_2,
B => TRAP_0_SQMUXA_1_2_0,
C => TRAP62);
\R.M.CTRL.TRAP_RNI8E9UU\: NOR2A port map (
Y => TRAP_1_SQMUXA_1,
A => UN1_TRAP_0_SQMUXA_2,
B => ANNUL_4);
\R.W.S.TBA_RNO_1[10]\: MX2 port map (
Y => N_6795,
A => TBA(10),
B => RESULT_0(22),
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO[10]\: MX2 port map (
Y => TBA_1(10),
A => N_6816,
B => N_6795,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_0[10]\: NOR2B port map (
Y => N_6816,
A => ddata(22),
B => rst);
\R.M.CTRL.TRAP_RNIB260M\: NOR2A port map (
Y => NULLIFY_1_SQMUXA,
A => TRAP_1_SQMUXA,
B => ANNUL_4);
\R.W.S.TBA_RNO_0[15]\: NOR2B port map (
Y => N_6821,
A => ddata(27),
B => rst);
\R.W.S.TBA_RNO[15]\: MX2 port map (
Y => TBA_1(15),
A => N_6821,
B => N_6800,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[15]\: MX2 port map (
Y => N_6800,
A => TBA(15),
B => RESULT_0(27),
S => TBA_1_SQMUXA);
\R.W.S.TBA_RNO_0[13]\: NOR2B port map (
Y => N_6819,
A => ddata(25),
B => rst);
\R.W.S.TBA_RNO[13]\: MX2 port map (
Y => TBA_1(13),
A => N_6819,
B => N_6798,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[13]\: MX2 port map (
Y => N_6798,
A => TBA(13),
B => NN_72,
S => TBA_1_SQMUXA);
\R.M.DCI.SIZE_RNO_1[0]\: NOR2B port map (
Y => N_5788,
A => NN_4,
B => UN18_NOTAG_I(3));
\R.M.DCI.SIZE_RNO_2[0]\: OA1A port map (
Y => N_5787,
A => NN_4,
B => UN18_NOTAG_I(2),
C => INST(24));
\R.M.DCI.SIGNED_RNO_1\: XOR2 port map (
Y => N_5776_I,
A => INST_1(20),
B => NN_4);
\R.W.S.TBA_RNO_0[7]\: NOR2B port map (
Y => N_6813,
A => ddata(19),
B => rst);
\R.W.S.TBA_RNO[7]\: MX2 port map (
Y => TBA_1(7),
A => N_6813,
B => N_6792,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_1[7]\: MX2 port map (
Y => N_6792,
A => TBA(7),
B => NN_113,
S => TBA_1_SQMUXA);
\R.D.PCHELD_RNIP3321\: NOR2B port map (
Y => HOLD_PC_1_SQMUXA,
A => BRANCH70,
B => CALL_HOLD5);
\R.A.NOBP_RNI8DEE54\: NOR2A port map (
Y => UN28_ANNUL_CURRENT,
A => LDLOCK,
B => INHIBIT_CURRENT);
\R.E.JMPL_RNIO5781_2\: NOR3A port map (
Y => ALURESULT_2_SQMUXA,
A => ALURESULT_2_SQMUXA_1_0,
B => JMPL,
C => EX_SHCNT_1(0));
\R.E.BP_RNIK4ER1\: NOR2B port map (
Y => HOLD_PC_0_SQMUXA,
A => BP,
B => ICC_CHECK11);
\R.A.CTRL.RD_RNO[1]\: OR2 port map (
Y => NN_114,
A => CALL_HOLD4,
B => INST_0(26));
\R.D.INST_0_RNIPE7R[28]\: OR2 port map (
Y => NN_115,
A => CALL_HOLD4,
B => INST_0(28));
\R.D.INST_0_RNIP3321[31]\: NOR2B port map (
Y => HOLD_PC_0_SQMUXA_2,
A => CALL_HOLD4,
B => BRANCH70);
\R.D.PCHELD_RNIJ1P401\: NOR2B port map (
Y => DE_BRANCH,
A => BRANCH_5,
B => PC_5_SN_N_4_MUX);
\R.X.RSTATE_0_RNINRQG02_0[1]\: NOR2B port map (
Y => UN6_XC_EXCEPTION,
A => XC_EXCEPTION_1,
B => rst);
\R.X.RSTATE_0_RNIUG3TJ5[1]\: NOR2 port map (
Y => UN2_RSTN_5_3,
A => XC_EXCEPTION_1,
B => HOLD_PC_159);
\R.D.INST_0_RNIERAD1[23]\: NOR2B port map (
Y => NOBP_0_SQMUXA,
A => UN19_INST,
B => CALL_HOLD5);
\R.D.PCHELD_RNIA502I3\: NOR2A port map (
Y => PV_0_SQMUXA,
A => BRANCH70,
B => LDLOCK);
\R.D.PCHELD_RNIJSBAD\: MX2 port map (
Y => BRANCH_5,
A => HOLD_PC_0_SQMUXA_2,
B => BRANCH_1,
S => BRANCH_1_SQMUXA_0);
\R.D.PCHELD_RNIGE8T1\: NOR2B port map (
Y => BRANCH_1_SQMUXA_0,
A => NOBP_0_SQMUXA,
B => BRANCH70);
\R.A.CTRL.RD_RNI1PF02[2]\: XOR2 port map (
Y => RD_2_1,
A => RD_1(2),
B => DE_RADDR1_4(2));
\R.E.CTRL.RD_RNI55DB2[2]\: XOR2 port map (
Y => RD_2_0,
A => RD_0(2),
B => DE_RADDR1_4(2));
\R.A.CTRL.RD_RNO[6]\: NOR2A port map (
Y => RAO(6),
A => I_14_1,
B => UN3_REG);
\R.A.CTRL.RD_RNO[5]\: NOR2A port map (
Y => RAO(5),
A => I_13_0,
B => UN3_REG);
\R.A.CTRL.RD_RNO[4]\: NOR2A port map (
Y => RAO(4),
A => DWACT_ADD_CI_0_PARTIAL_SUM_0(0),
B => UN3_REG);
\R.D.INST_0_RNIJUEM1[28]\: NOR2 port map (
Y => UN3_REG,
A => NN_115,
B => NN_3);
\R.A.RFA1_RNIQI8K2[3]\: MX2 port map (
Y => RFA1_RNIQI8K2(3),
A => RFA1(3),
B => DE_RADDR1_4(3),
S => holdn);
\R.A.RFA1_RNINF8K2[2]\: MX2 port map (
Y => RFA1_RNINF8K2(2),
A => RFA1(2),
B => DE_RADDR1_4(2),
S => holdn);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I6_P0N\: OR2 port map (
Y => LOGICOUT_3(5),
A => UN1_IU_5(71),
B => OP1_RNILOL61(5));
\R.A.RSEL1_RNI66S03[2]\: NOR2A port map (
Y => N_6119,
A => data1(5),
B => RSEL1(2));
\R.E.OP2_RNI9R3T[5]\: MX2 port map (
Y => UN1_IU_5(71),
A => OP2(5),
B => N_5267,
S => LDBP2_2);
\R.X.DATA_0_RNIF5EJ[5]\: XOR2 port map (
Y => N_5267,
A => DATA_0_2(5),
B => INVOP2_1);
\R.E.OP2_RNO_3[5]\: MX2 port map (
Y => N_6321,
A => data2(5),
B => NN_116,
S => RSEL2(2));
\R.E.OP2_RNO_4[5]\: MX2 port map (
Y => N_6353,
A => MADDRESS_76,
B => RESULT_0(5),
S => RSEL2(2));
\R.E.OP2_RNO_1[5]\: MX2 port map (
Y => N_6385,
A => N_6321,
B => N_6353,
S => RSEL2_0(1));
\R.E.OP2_RNO_5[5]\: NOR2A port map (
Y => N_6417,
A => ERES2(5),
B => RSEL2(2));
\R.E.OP2_RNISMGF2[5]\: XOR3 port map (
Y => ALUOP_MUX_19(1),
A => OP1_RNILOL61(5),
B => UN1_IU_5(71),
C => ALUOP(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I296_Y\: XOR3 port map (
Y => EADDRESS(5),
A => OP1_RNILOL61(5),
B => UN1_IU_5(71),
C => N676);
\R.X.CTRL.TT_RNO_1[3]\: AOI1 port map (
Y => N_6915,
A => TRAP_0_SQMUXA_2,
B => TRAP62,
C => TRAP_0_SQMUXA_7);
\R.X.CTRL.TT_RNO[3]\: MX2B port map (
Y => TT2(3),
A => N_6921,
B => N_6915,
S => TT2_SN_N_2);
\R.X.CTRL.TT_RNIPM3G1[3]\: MX2 port map (
Y => N_5448,
A => TT_0(3),
B => NN_66,
S => NN_162);
\R.X.MEXC_RNIDS9U1\: OR2 port map (
Y => XC_VECTT_1(3),
A => N_5448,
B => MEXC);
\R.E.ALUOP_0_RNI6CHB5[2]\: MX2 port map (
Y => N_5669,
A => ALUOP_MUX_19(1),
B => LOGICOUT_4(5),
S => N_9325_0);
\R.X.RESULT_RNIIKKK[5]\: MX2 port map (
Y => XC_RESULT_1(5),
A => RESULT(5),
B => DATA_0_2(5),
S => LD_0_0);
\R.X.RESULT_RNIIR4F9[5]\: MX2 port map (
Y => BPDATA(5),
A => OP1_RNILOL61(5),
B => XC_RESULT_1(5),
S => BPDATA6_0_0);
\R.X.RESULT_RNI7UUMD[4]\: OA1B port map (
Y => BPDATA_I_M(4),
A => EDATA_2_SQMUXA,
B => N_5728_1,
C => BPDATA(4));
\R.E.OP1_RNI9UAP_0[4]\: NOR2A port map (
Y => OP1_I_M(4),
A => UN8_CASAEN,
B => OP1(4));
\R.E.OP1_RNILOL61[5]\: MX2 port map (
Y => OP1_RNILOL61(5),
A => OP1(5),
B => DATA_0_2(5),
S => LDBP1);
\R.E.OP1_RNI6EUJ2[4]\: NOR2A port map (
Y => EX_OP1_I_M(4),
A => EDATA_3_SQMUXA,
B => OP1_RNIJML61(4));
\R.A.RSEL1_RNI6AVP04[2]\: NOR2A port map (
Y => N_6213,
A => ERES2(3),
B => RSEL1(2));
\R.A.RSEL1_RNIETNU64[0]\: MX2 port map (
Y => D(3),
A => N_6181,
B => N_6245,
S => RSEL1(0));
\R.A.RSEL1_RNIKVKS14[1]\: MX2 port map (
Y => N_6245,
A => N_6213,
B => XC_RESULT_1(3),
S => RSEL1(1));
\R.A.RSEL1_RNIRP1K4[1]\: MX2 port map (
Y => N_6181,
A => N_6117,
B => N_6149,
S => RSEL1(1));
\R.W.RESULT_RNING451[3]\: MX2 port map (
Y => N_6149,
A => MADDRESS_74,
B => RESULT_0(3),
S => RSEL1(2));
\R.E.OP2_RNO_5[25]\: NOR2A port map (
Y => N_6437,
A => ERES2(25),
B => RSEL2(2));
\R.A.RSEL1_RNI5KIT68[2]\: NOR2A port map (
Y => N_6235,
A => ERES2(25),
B => RSEL1(2));
\R.A.RSEL1_RNIO4Q73[2]\: NOR2A port map (
Y => N_6139,
A => data1(25),
B => RSEL1(2));
\R.A.RSEL1_0_RNIV607C8[0]\: MX2 port map (
Y => D(25),
A => N_6203,
B => N_6267,
S => RSEL1_0(0));
\R.A.RSEL1_1_RNIB6RC78[1]\: MX2 port map (
Y => N_6267,
A => N_6235,
B => XC_RESULT_1(25),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI6U4L4[1]\: MX2 port map (
Y => N_6203,
A => N_6139,
B => N_6171,
S => RSEL1_0(1));
\R.W.RESULT_RNIVLA81[25]\: MX2 port map (
Y => N_6171,
A => MADDRESS_96,
B => RESULT_0(25),
S => RSEL1(2));
\R.E.OP1_RNIS3NG[25]\: NOR2B port map (
Y => OP1_M(25),
A => OP1(25),
B => UN8_CASAEN);
\R.W.S.TBA_RNIRJ113[13]\: NOR2B port map (
Y => TBA_M_1(13),
A => TBA(13),
B => ALURESULT_12_SQMUXA_0);
\R.E.ALUOP_0_RNIBN2NA[0]\: MX2 port map (
Y => LOGICOUT(5),
A => N_5605,
B => N_5669,
S => ALUOP_0(0));
\R.E.ALUOP_RNIPE1V4[2]\: MX2 port map (
Y => N_5605,
A => N_5573,
B => LOGICOUT_3(5),
S => ALUOP(1));
\R.E.ALUOP_RNITNGF2[2]\: XA1 port map (
Y => N_5573,
A => UN1_IU_5(71),
B => ALUOP_1(2),
C => OP1_RNILOL61(5));
\R.E.OP2_RNIUJP32[5]\: OR2A port map (
Y => LOGICOUT_4(5),
A => UN1_IU_5(71),
B => OP1_RNILOL61(5));
\R.E.OP2_RNIUJP32_0[5]\: NOR2B port map (
Y => N412,
A => UN1_IU_5(71),
B => OP1_RNILOL61(5));
\R.E.CTRL.PC_RNIANKP[4]\: MX2 port map (
Y => N_5363,
A => PC_0(4),
B => PC(4),
S => N_5359);
\R.X.CTRL.PC_RNIJ4TJ1[4]\: MX2 port map (
Y => XC_RESULT(4),
A => N_5363,
B => N_5331,
S => N_5391_0);
\R.X.CTRL.PC_RNIS01J52[4]\: MX2 port map (
Y => WDATA_41,
A => N_6532,
B => N_6564,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNIR8DD1[4]\: MX2 port map (
Y => N_6564,
A => XC_RESULT_1(4),
B => ddata(4),
S => RSTATE(0));
\R.X.CTRL.PC_RNIULA52[4]\: MX2 port map (
Y => N_6532,
A => FLINE(4),
B => XC_RESULT(4),
S => RSTATE(0));
\R.E.OP2_RNO[27]\: XA1C port map (
Y => AOP2(27),
A => INST_RNIRAT7B_0(30),
B => D_1(27),
C => AOP2_2_SQMUXA);
\R.A.RSEL1_RNIURHVM4[2]\: NOR2A port map (
Y => N_6215,
A => ERES2(5),
B => RSEL1(2));
\R.E.OP2_RNO_0[27]\: MX2 port map (
Y => D_1(27),
A => N_6407,
B => N_6471,
S => RSEL2(0));
\R.E.OP2_RNO_2[27]\: MX2 port map (
Y => N_6471,
A => N_6439,
B => XC_RESULT_1(27),
S => RSEL2_1(1));
\R.E.OP2_RNO_1[27]\: MX2 port map (
Y => N_6407,
A => N_6343,
B => N_6375,
S => RSEL2(1));
\R.A.RSEL1_RNIGPA4T4[0]\: MX2 port map (
Y => D(5),
A => N_6183,
B => N_6247,
S => RSEL1(0));
\R.A.RSEL1_RNIGL72O4[1]\: MX2 port map (
Y => N_6247,
A => N_6215,
B => XC_RESULT_1(5),
S => RSEL1(1));
\R.A.RSEL1_RNI102K4[1]\: MX2 port map (
Y => N_6183,
A => N_6119,
B => N_6151,
S => RSEL1(1));
\R.W.RESULT_RNIRK451[5]\: MX2 port map (
Y => N_6151,
A => MADDRESS_76,
B => RESULT_0(5),
S => RSEL1(2));
\R.X.DATA_0_RNO_3[5]\: NOR2A port map (
Y => DATA_0_M(5),
A => DATA_0_2(5),
B => LD_3);
\R.X.DATA_0_RNO_2[5]\: NOR2B port map (
Y => DCO_M(109),
A => data_0_0_13,
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_4[5]\: NOR2B port map (
Y => DCO_M(125),
A => data_0_29,
B => RDATA_0_SQMUXA);
DATA_1_SQMUXA_2_Z12449: NOR2B port map (
Y => DATA_1_SQMUXA_2,
A => UN171_DBGUNIT,
B => UN164_DBGUNIT);
DATA_4_SQMUXA_1_Z12450: NOR2B port map (
Y => DATA_4_SQMUXA_1,
A => DATA_4_SQMUXA,
B => UN498_DBGUNIT);
DATA_1_SQMUXA_3_Z12451: NOR2B port map (
Y => DATA_1_SQMUXA_3,
A => DATA_1_SQMUXA_2,
B => UN498_DBGUNIT);
NPC_1_SQMUXA_1_0_RNI0SQF5_1: NOR2B port map (
Y => PC_1_SQMUXA,
A => DATA_4_SQMUXA,
B => WIM_1_SQMUXA_1);
\RFO_M[37]_Z12453\: NOR2B port map (
Y => RFO_M(37),
A => data2(5),
B => DATA_1_SQMUXA_0_0);
\R.W.S.Y_RNI8L7I3[5]\: NOR2B port map (
Y => Y_M_0_0(5),
A => Y_0(5),
B => DATA_0_SQMUXA_2_0);
\R.W.S.WIM_RNISS163[5]\: NOR2B port map (
Y => WIM_M(5),
A => WIM(5),
B => DATA_2_SQMUXA_2);
\R.F.PC_RNIGH5J3[5]\: NOR2B port map (
Y => PC_M_0_0(5),
A => FPC_106,
B => DATA_4_SQMUXA_1);
\DSUR.ASI_RNO_0[6]\: MX2 port map (
Y => N_7840,
A => ASI(6),
B => ddata(6),
S => ASI_1_SQMUXA);
\DSUR.ASI_RNO[6]\: NOR2B port map (
Y => ASI_RNO(6),
A => N_7840,
B => rst);
\R.W.S.ET_RNI5ND11\: NOR2B port map (
Y => XC_INULL_0_SQMUXA,
A => INTACK6,
B => ET);
\R.W.S.ET_RNI5ND11_0\: NOR2A port map (
Y => XC_INULL_1_SQMUXA_150,
A => INTACK6,
B => ET);
\DSUR.ASI_RNO_0[1]\: MX2 port map (
Y => N_7835,
A => ASI(1),
B => ddata(1),
S => ASI_1_SQMUXA);
\DSUR.ASI_RNO[1]\: NOR2B port map (
Y => ASI_RNO(1),
A => N_7835,
B => rst);
\DSUR.ASI_RNIIK6J3[5]\: NOR2B port map (
Y => ASI_M(5),
A => ASI(5),
B => DATA_9_SQMUXA_1);
NPC_1_SQMUXA_1_0_1_RNI0SQF5: NOR2B port map (
Y => NPC_1_SQMUXA,
A => DATA_5_SQMUXA,
B => WIM_1_SQMUXA_1);
DATA_5_SQMUXA_1_Z12465: NOR2B port map (
Y => DATA_5_SQMUXA_1,
A => DATA_5_SQMUXA,
B => UN498_DBGUNIT);
DATA_9_SQMUXA_1_Z12466: NOR3C port map (
Y => DATA_9_SQMUXA_1,
A => DATA_9_SQMUXA_1_0,
B => DATA_9_SQMUXA_0,
C => UN498_DBGUNIT);
\R.X.DATA_0_RNI35T61[5]\: NOR2B port map (
Y => DATA_0_M_0(5),
A => DATA_0_2(5),
B => UN533_DBGUNIT);
\DSUR.ASI_RNO[5]\: NOR2B port map (
Y => ASI_RNO(5),
A => N_7839,
B => rst);
\DSUR.ASI_RNO[0]\: NOR2B port map (
Y => ASI_RNO(0),
A => N_7834,
B => rst);
\DSUR.TT_RNO[1]\: NOR2B port map (
Y => TT_RNO(1),
A => N_7632,
B => rst);
\COMB.IRQ_TRAP.UN5_IRL\: AO1 port map (
Y => UN5_IRL,
A => UN6_IRL_1,
B => UN6_IRL_0,
C => UN2_IRL);
\DSUR.TT_RNO_0[1]\: MX2 port map (
Y => N_7632,
A => TT(1),
B => XC_VECTT_1(1),
S => TT_0_SQMUXA);
\DSUR.ASI_RNO_0[5]\: MX2 port map (
Y => N_7839,
A => ASI(5),
B => ddata(5),
S => ASI_1_SQMUXA);
\DSUR.ASI_RNO_0[0]\: MX2 port map (
Y => N_7834,
A => ASI(0),
B => ddata(0),
S => ASI_1_SQMUXA);
\R.A.CTRL.INST_RNI6KE11[22]\: NOR2A port map (
Y => CP_DISABLED_11_SQMUXA_3,
A => FP_DISABLED14,
B => INST(22));
\R.A.CTRL.INST_RNIRFGG6[30]\: OA1 port map (
Y => ILLEGAL_INST_1_SQMUXA,
A => UN1_ILLEGAL_INST8_1,
B => UN1_ILLEGAL_INST8_1_0,
C => FP_DISABLED14_0);
\R.A.CTRL.INST_0_RNI5TP71[24]\: NOR3B port map (
Y => INST_29,
A => INST_0(24),
B => N_5827_1,
C => INST(23));
\R.A.CTRL.INST_RNIFQB11[24]\: NOR2A port map (
Y => INST_27,
A => ILLEGAL_INST11_1,
B => INST_1(24));
\R.A.CTRL.INST_RNI9CVFF[19]\: OR2 port map (
Y => UN1_ILLEGAL_INST33_1,
A => ILLEGAL_INST33,
B => ILLEGAL_INST34);
\R.A.CTRL.INST_RNISE8M_2[24]\: NOR2 port map (
Y => INST_9_3,
A => INST(22),
B => INST_1(24));
\R.A.CTRL.INST_RNIPB8M[21]\: NOR2B port map (
Y => N_5827_1,
A => INST(21),
B => INST(22));
\R.A.CTRL.INST_RNIPB8M_1[21]\: NOR2 port map (
Y => N_5822_2,
A => INST(21),
B => INST(22));
\R.A.CTRL.INST_RNIQC8M_0[20]\: NOR2 port map (
Y => ALUOP_9_SQMUXA_2,
A => INST_2(20),
B => INST_1(24));
\R.A.CTRL.INST_RNINRFC1_0[21]\: NOR2B port map (
Y => INST_23_4,
A => N_5827_1,
B => N_5822_1);
\R.A.CTRL.INST_RNIN98M_0[20]\: NOR2 port map (
Y => CIN6_2,
A => INST_2(20),
B => INST(21));
\R.A.CTRL.INST_RNIVG7M_1[21]\: NOR2 port map (
Y => N_5823_1,
A => INST_1(19),
B => INST(21));
\R.A.CTRL.INST_RNIRVFC1[19]\: NOR3C port map (
Y => INST_32,
A => INST(23),
B => INST_1(19),
C => ALUOP_9_SQMUXA_2);
\R.A.CTRL.INST_RNIRVFC1_0[20]\: NOR2B port map (
Y => ILLEGAL_INST13_4,
A => FP_DISABLED3_1,
B => N_5820_1);
\R.A.CTRL.INST_RNITF8M_1[24]\: NOR2 port map (
Y => INST_7_3,
A => INST(23),
B => INST_1(24));
\R.A.CTRL.INST_RNISE8M_0[24]\: NOR2A port map (
Y => ILLEGAL_INST10_2,
A => INST(22),
B => INST_1(24));
\R.A.CTRL.INST_RNIRD8M[23]\: NOR2 port map (
Y => ALUSEL4_3,
A => INST(23),
B => INST(22));
\R.A.CTRL.INST_RNIVG7M[21]\: NOR2B port map (
Y => ALUADD_7_SQMUXA_1,
A => INST_1(19),
B => INST(21));
\R.A.CTRL.INST_RNIRD8M[24]\: NOR2B port map (
Y => ALUSEL4_1,
A => INST(21),
B => INST_1(24));
\R.A.CTRL.INST_RNIN98M[20]\: NOR2B port map (
Y => CP_DISABLED_11_SQMUXA_1,
A => INST_2(20),
B => INST(21));
\R.A.CTRL.INST_RNIAMC11[22]\: NOR2B port map (
Y => FP_DISABLED4,
A => FP_DISABLED3_1,
B => INST(22));
\R.A.CTRL.INST_RNI8NG54[24]\: AO1 port map (
Y => ALUSEL11,
A => INST_1_0,
B => INST_9_3,
C => INST_5);
\R.A.CTRL.INST_RNIQC8M[21]\: NOR2B port map (
Y => ILLEGAL_INST16_1,
A => INST(21),
B => INST(23));
\R.A.CTRL.INST_0_RNIHLGH_0[24]\: NOR2A port map (
Y => ILLEGAL_INST37_2,
A => INST_0(24),
B => INST_1(19));
\R.A.CTRL.INST_RNIUF7M_0[20]\: NOR2A port map (
Y => ALUOP_6_SQMUXA_2,
A => INST_2(20),
B => INST_1(19));
\R.A.CTRL.INST_RNIQC8M_1[21]\: NOR2 port map (
Y => ALUADD_13_SQMUXA_3,
A => INST(21),
B => INST(23));
\R.A.CTRL.INST_RNIOA8M_0[20]\: NOR2 port map (
Y => ALUADD_7_SQMUXA_2,
A => INST_2(20),
B => INST(22));
\R.A.CTRL.INST_RNIOA8M[20]\: NOR2B port map (
Y => ILLEGAL_INST9_1,
A => INST_2(20),
B => INST(22));
\R.A.CTRL.INST_RNI0I7M[19]\: NOR2B port map (
Y => ILLEGAL_INST11_1,
A => INST_1(19),
B => INST(22));
\R.A.CTRL.INST_RNIRVFC1[20]\: NOR3B port map (
Y => INST_31,
A => INST_1(19),
B => INST_7_3,
C => INST_2(20));
\R.A.CTRL.INST_RNI0I7M_0[19]\: NOR2 port map (
Y => ILLEGAL_INST38_3,
A => INST_1(19),
B => INST(22));
\R.A.CTRL.INST_RNISE8M_1[24]\: NOR2A port map (
Y => ALUOP2_1,
A => INST_1(24),
B => INST(22));
\R.E.CTRL.CNT_RNI9N0H_0[0]\: NOR2 port map (
Y => READ2_0,
A => CNT(0),
B => CNT_0(1));
\R.E.CTRL.CNT_RNI9N0H[0]\: NOR2A port map (
Y => N_5485_145,
A => CNT_0(1),
B => CNT(0));
\R.M.CTRL.INST_RNIM0QQ_0[19]\: NOR2 port map (
Y => INST_3_1,
A => INST_3(19),
B => INST_3(20));
\R.X.CTRL.INST_RNIBLM1[23]\: NOR2B port map (
Y => FCNT_1_4,
A => OPTYPE(2),
B => OPTYPE(3));
\R.X.CTRL.INST_RNICLL1_0[19]\: NOR2 port map (
Y => Y9_3,
A => INST(19),
B => INST(20));
\R.X.CTRL.INST_RNI7HM1[21]\: NOR2 port map (
Y => Y6_3,
A => OPTYPE(0),
B => OPTYPE(1));
\R.M.CTRL.INST_RNIGRQQ_0[20]\: NOR2A port map (
Y => INST_1_0_1,
A => INST_3(20),
B => INST_1(22));
\R.M.CTRL.INST_RNIHSQQ[21]\: NOR2B port map (
Y => INST_2_1_0,
A => INST_1(21),
B => INST_1(22));
\R.X.CTRL.INST_RNIRJ74[20]\: NOR3B port map (
Y => Y10,
A => FCNT_1_4,
B => Y10_3_0,
C => INST(20));
\R.X.LADDR_RNIELMA8[0]\: MX2 port map (
Y => ME_LADDR_2(0),
A => NN_38,
B => LADDR(0),
S => dco_i_3(132));
\R.E.CTRL.CNT_RNIFVK61[1]\: AO1A port map (
Y => READ2,
A => CNT_0(1),
B => LOCK_1,
C => READ2_0);
\R.M.CTRL.INST_RNIHSQQ_0[21]\: NOR2 port map (
Y => TRAP_0_SQMUXA_2_2,
A => INST_1(21),
B => INST_1(22));
\R.M.CTRL.INST_RNIITQQ[20]\: NOR2A port map (
Y => TRAP_0_SQMUXA_1_2,
A => NN_5,
B => INST_3(20));
\R.E.ALUOP_RNIBBTF1[1]\: XOR2 port map (
Y => ALUOP_MUX_0(1),
A => EADDRESS_1(23),
B => ALUOP(1));
\R.E.ALUOP_RNILQHB3[2]\: MX2 port map (
Y => N_5687,
A => ALUOP_MUX_0(1),
B => LOGICOUT_4(23),
S => ALUOP_RNIT6EN(2));
\R.X.RESULT_RNIH7T2B[15]\: NOR2B port map (
Y => BPDATA_M(15),
A => BPDATA(15),
B => ALUOP_RNICMFS2(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I59_UN1_Y\: NOR3C port map (
Y => I59_UN1_Y,
A => OP1_RNI8TF9(16),
B => OP2_RNIBAMO(16),
C => N449);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I61_Y\: MAJ3 port map (
Y => N520,
A => N442,
B => OP1_RNI8TF9(16),
C => OP2_RNIBAMO(16));
\R.E.OP2_RNIJ7621[16]\: OR2A port map (
Y => LOGICOUT_4(16),
A => OP2_RNIBAMO(16),
B => OP1_RNI8TF9(16));
\R.E.ALUOP_0_RNI16ME1[2]\: XA1 port map (
Y => N_5584,
A => OP2_RNIBAMO(16),
B => ALUOP_0(2),
C => OP1_RNI8TF9(16));
\R.E.ALUOP_0_RNIIGJS2[2]\: MX2 port map (
Y => N_5616,
A => N_5584,
B => LOGICOUT_3(16),
S => ALUOP(1));
\R.E.ALUOP_0_RNIE0EH6[0]\: MX2 port map (
Y => LOGICOUT(16),
A => N_5616,
B => N_5680,
S => ALUOP_0(0));
\R.E.OP2_RNIHATD1[16]\: XOR3 port map (
Y => ALUOP_MUX_3(1),
A => OP1_RNI8TF9(16),
B => OP2_RNIBAMO(16),
C => ALUOP(1));
\R.E.ALUOP_0_RNIGJA83[2]\: MX2 port map (
Y => N_5680,
A => ALUOP_MUX_3(1),
B => LOGICOUT_4(16),
S => N_9325_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I16_G0N\: NOR2B port map (
Y => N442,
A => UN1_IU_5(81),
B => OP1_RNI6RF9(15));
\R.E.ALUOP_0_RNIT1ME1[2]\: XA1 port map (
Y => N_5583,
A => UN1_IU_5(81),
B => ALUOP_0(2),
C => OP1_RNI6RF9(15));
\R.X.RESULT_RNI5HD68[15]\: MX2 port map (
Y => BPDATA(15),
A => OP1_RNI6RF9(15),
B => XC_RESULT_1(15),
S => BPDATA6_0_0);
\R.E.OP2_RNID6TD1[15]\: XOR3 port map (
Y => ALUOP_MUX_13(1),
A => OP1_RNI6RF9(15),
B => UN1_IU_5(81),
C => ALUOP(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I181_UN1_Y\: OA1 port map (
Y => I181_UN1_Y,
A => N526,
B => I129_UN1_Y,
C => N585);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I182_Y\: NOR2B port map (
Y => N651,
A => N593,
B => N585);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I126_Y\: NOR2B port map (
Y => N589,
A => N527,
B => N523);
\R.E.ALUOP_0_RNI8BA83[2]\: MX2 port map (
Y => N_5679,
A => ALUOP_MUX_13(1),
B => LOGICOUT_4(15),
S => N_9325_0);
\R.A.RSEL1_RNINKCJ76[2]\: NOR2A port map (
Y => N_6225,
A => ERES2(15),
B => RSEL1(2));
\R.A.RSEL1_RNIN2P73[2]\: NOR2A port map (
Y => N_6129,
A => data1(15),
B => RSEL1(2));
\R.A.RSEL1_0_RNICTKSC6[0]\: MX2 port map (
Y => D(15),
A => N_6193,
B => N_6257,
S => RSEL1_0(0));
\R.A.RSEL1_1_RNIR2J286[1]\: MX2 port map (
Y => N_6257,
A => N_6225,
B => XC_RESULT_1(15),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI3O1L4[1]\: MX2 port map (
Y => N_6193,
A => N_6129,
B => N_6161,
S => RSEL1_0(1));
\R.W.RESULT_RNITH881[15]\: MX2 port map (
Y => N_6161,
A => MADDRESS_86,
B => RESULT_0(15),
S => RSEL1(2));
\R.E.OP1_RNIR1MG[15]\: NOR2B port map (
Y => OP1_M(15),
A => OP1(15),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNISP125\: NOR2B port map (
Y => DBGI_M_0(44),
A => ddata(15),
B => MRESULT2_1_SQMUXA);
\R.M.DCI.ENADDR_RNI63L85\: NOR2B port map (
Y => DBGI_M(20),
A => daddr(15),
B => MRESULT2_0_SQMUXA);
\R.M.Y_RNO_2[15]\: NOR2B port map (
Y => Y_M_0_0(15),
A => Y_1(15),
B => Y08);
\R.M.Y_RNO_1[15]\: NOR2A port map (
Y => Y_M_2(16),
A => Y_1(16),
B => N_57_0);
\R.E.OP1_RNO[16]\: MX2 port map (
Y => AOP1(16),
A => D(16),
B => D(17),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[15]\: MX2 port map (
Y => AOP1(15),
A => D(15),
B => D(16),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[14]\: MX2 port map (
Y => AOP1(14),
A => D(14),
B => D(15),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNI6RF9[15]\: MX2 port map (
Y => OP1_RNI6RF9(15),
A => OP1(15),
B => DATA_0_0(15),
S => LDBP1_0);
\R.E.ALUOP_0_RNIUFDH6[0]\: MX2 port map (
Y => LOGICOUT(15),
A => N_5615,
B => N_5679,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIA8JS2[2]\: MX2 port map (
Y => N_5615,
A => N_5583,
B => LOGICOUT_3(15),
S => ALUOP(1));
\R.E.OP2_RNIF3621[15]\: OR2A port map (
Y => LOGICOUT_4(15),
A => UN1_IU_5(81),
B => OP1_RNI6RF9(15));
\R.E.OP2_RNIF3621_0[15]\: OR2 port map (
Y => LOGICOUT_3(15),
A => UN1_IU_5(81),
B => OP1_RNI6RF9(15));
\R.A.RSEL1_RNIV7TI57[2]\: NOR2A port map (
Y => N_6226,
A => ERES2(16),
B => RSEL1(2));
\R.A.RSEL1_RNIO3P73[2]\: NOR2A port map (
Y => N_6130,
A => data1(16),
B => RSEL1(2));
\R.A.RSEL1_0_RNIPL5SA7[0]\: MX2 port map (
Y => D(16),
A => N_6194,
B => N_6258,
S => RSEL1_0(0));
\R.A.RSEL1_1_RNI5O3267[1]\: MX2 port map (
Y => N_6258,
A => N_6226,
B => XC_RESULT_1(16),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI6R1L4[1]\: MX2 port map (
Y => N_6194,
A => N_6130,
B => N_6162,
S => RSEL1_0(1));
\R.W.RESULT_RNIVJ881[16]\: MX2 port map (
Y => N_6162,
A => MADDRESS_87,
B => RESULT_0(16),
S => RSEL1(2));
\R.E.OP2_RNIJ7621_0[16]\: OR2 port map (
Y => LOGICOUT_3(16),
A => OP2_RNIBAMO(16),
B => OP1_RNI8TF9(16));
\R.E.ALUOP_0_RNI79LO6[0]\: MX2 port map (
Y => LOGICOUT(23),
A => N_5623,
B => N_5687,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNI6IJ03[2]\: MX2 port map (
Y => N_5623,
A => N_5591,
B => LOGICOUT_3(23),
S => ALUOP(1));
\R.E.ALUOP_0_RNIR6MG1[2]\: XA1 port map (
Y => N_5591,
A => UN1_IU_5(89),
B => ALUOP_0(2),
C => OP1_RNI4RH9(23));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I62_Y\: NOR2B port map (
Y => N521,
A => LOGICOUT_3(15),
B => LOGICOUT_3(16));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I64_Y\: NOR2B port map (
Y => N523,
A => N440,
B => LOGICOUT_3(15));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I118_Y\: NOR3C port map (
Y => N581,
A => N449,
B => LOGICOUT_3(16),
C => N515);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I122_Y\: NOR3C port map (
Y => N585,
A => N449,
B => LOGICOUT_3(16),
C => N523);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I63_Y\: OR2 port map (
Y => N522,
A => I63_UN1_Y,
B => N442);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I63_UN1_Y\: NOR2B port map (
Y => I63_UN1_Y,
A => N439,
B => LOGICOUT_3(15));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I125_UN1_Y\: NOR2B port map (
Y => I125_UN1_Y,
A => N526,
B => N523);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I117_Y\: OR2 port map (
Y => N580,
A => N514,
B => I117_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I117_UN1_Y\: OA1 port map (
Y => I117_UN1_Y,
A => N448,
B => I59_UN1_Y,
C => N515);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I121_Y\: OR3 port map (
Y => N584,
A => N448,
B => I59_UN1_Y,
C => I121_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I121_UN1_Y\: NOR3C port map (
Y => I121_UN1_Y,
A => N449,
B => LOGICOUT_3(16),
C => N522);
\R.F.PC_RNO_11[7]\: OA1 port map (
Y => ADDR_M(7),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(7));
\R.F.PC_RNO_8[7]\: NOR3B port map (
Y => PC_M_5(7),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_108,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_13[7]\: NOR2B port map (
Y => DBGI_M(36),
A => ddata(7),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_7[7]\: NOR2B port map (
Y => PC_M(7),
A => DPC(7),
B => PC4);
\R.F.PC_RNO_2[7]\: NOR2B port map (
Y => UN6_FE_NPC_M(5),
A => I_14_0,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_1[7]\: XA1A port map (
Y => UN7_CADDR_M(5),
A => d_m6_0_N_7,
B => ADD_30X30_SLOW_I5_S_0,
C => UN1_DE_BRANCH_1);
\R.F.PC_RNINI35B[7]\: MX2 port map (
Y => N_5895,
A => FPC_108,
B => DPC(7),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNI16VJJ[7]\: MX2 port map (
Y => FE_PC(7),
A => N_5895,
B => PC_0(7),
S => EX_BPMISS_1);
\R.E.CTRL.INST_RNICFHL[28]\: XOR2 port map (
Y => BRANCH_2_1,
A => ICC(2),
B => NN_83);
\R.E.CTRL.INST_RNIADHL[28]\: XOR2 port map (
Y => BRANCH_6_0,
A => ICC(0),
B => NN_83);
\R.E.CTRL.INST_RNIDGHL[28]\: XOR2 port map (
Y => BRANCH_7_0,
A => ICC_0(3),
B => NN_83);
\R.E.CTRL.INST_RNIBEHL[28]\: XOR2 port map (
Y => BRANCH_8_0,
A => ICC_1(1),
B => NN_83);
\R.E.CTRL.INST_RNI1QG41[28]\: XOR2 port map (
Y => BRANCH_4_0,
A => UN5_BRANCH,
B => NN_83);
\R.E.CTRL.INST_RNIQ7M08[25]\: MX2 port map (
Y => BRANCH,
A => N_5467,
B => N_5470,
S => NN_117);
\R.E.CTRL.INST_RNI3FRO3[26]\: MX2 port map (
Y => N_5470,
A => N_5468,
B => N_5469,
S => NN_118);
\R.E.CTRL.INST_RNI2CK02[27]\: MX2 port map (
Y => N_5469,
A => BRANCH_4_0,
B => BRANCH_8_0,
S => NN_119);
\R.E.CTRL.INST_RNIC0LH1[27]\: MX2 port map (
Y => N_5468,
A => BRANCH_2_1,
B => BRANCH_6_0,
S => NN_119);
\R.E.CTRL.INST_RNI3N814[26]\: MX2 port map (
Y => N_5467,
A => N_5465,
B => N_5466,
S => NN_118);
\R.E.CTRL.INST_RNIPOJF2[27]\: MX2 port map (
Y => N_5466,
A => BRANCH_3,
B => BRANCH_7_0,
S => NN_119);
\R.E.CTRL.INST_RNILR2B1[27]\: AX1C port map (
Y => N_5465,
A => UN13_BRANCH,
B => NN_119,
C => NN_83);
\R.W.S.TT_RNO_0[3]\: NOR2B port map (
Y => N_6660,
A => ddata(7),
B => rst);
\R.W.S.TT_RNO[3]\: MX2 port map (
Y => NN_120,
A => N_6660,
B => N_6651,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_1[3]\: MX2 port map (
Y => N_6651,
A => IRL_70,
B => XC_VECTT_1(3),
S => S_3_SQMUXA);
\R.F.PC_RNO_8[8]\: OA1 port map (
Y => ADDR_M(8),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(8));
\R.F.PC_RNO_6[6]\: XA1 port map (
Y => UN7_CADDR_M(4),
A => N366,
B => ADD_30X30_SLOW_I4_S_0,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_3[6]\: MX2 port map (
Y => PC_5(6),
A => I_12,
B => N_6057,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[6]\: MX2 port map (
Y => N_6057,
A => FPC_107,
B => EADDRESS(6),
S => JUMP);
\R.F.PC_RNO_5[6]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(6),
A => PC_M_4(6),
B => XC_TRAP_ADDRESS_IV_1(6),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_4[6]\: NOR2B port map (
Y => PC_M(6),
A => DPC(6),
B => PC4);
\IR.ADDR_RNO_0[6]\: NOR2B port map (
Y => PC_M_3(6),
A => FLINE(6),
B => ADDR_0_SQMUXA_0);
\R.A.CTRL.PC_RNIU2VJJ[6]\: MX2 port map (
Y => FE_PC(6),
A => N_5894,
B => PC_2(6),
S => EX_BPMISS_1);
\R.D.PC_RNILG35B[6]\: MX2 port map (
Y => N_5894,
A => FPC_107,
B => DPC(6),
S => RA_BPMISS_1_0);
\R.F.PC_RNO_8[6]\: NOR3B port map (
Y => PC_M_4(6),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_107,
C => PC_1_SQMUXA_0);
\R.A.IMM_RNO[14]\: MX2 port map (
Y => IMM_1(14),
A => INST_0_0(12),
B => BADDR_2(6),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[13]\: MX2 port map (
Y => IMM_1(13),
A => INST_0_0(12),
B => BADDR_2(5),
S => CALL_HOLD5_0);
\R.A.IMM_RNO[4]\: NOR2A port map (
Y => IMM_1(4),
A => BADDR_2(6),
B => CALL_HOLD5);
\R.F.PC_RNO_10[6]\: OA1 port map (
Y => ADDR_M(6),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(6));
\R.F.PC_RNO_12[6]\: NOR2B port map (
Y => DBGI_M(35),
A => ddata(6),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.A.RFA2_RNIKFK14[3]\: MX2 port map (
Y => RFA2_RNIKFK14(3),
A => RFA2(3),
B => BADDR_2(5),
S => holdn);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I24_P0N\: OR2 port map (
Y => LOGICOUT_3(23),
A => UN1_IU_5(89),
B => OP1_RNI4RH9(23));
\R.E.OP2_RNID8641_0[23]\: OR2A port map (
Y => LOGICOUT_4(23),
A => UN1_IU_5(89),
B => OP1_RNI4RH9(23));
\R.E.OP2_RNID8641[23]\: XOR2 port map (
Y => EADDRESS_1(23),
A => UN1_IU_5(89),
B => OP1_RNI4RH9(23));
\R.X.RESULT_RNIUHKBC[5]\: NOR2B port map (
Y => BPDATA_M_1(5),
A => ALUOP_RNICMFS2(0),
B => BPDATA(5));
\R.E.JMPL_RNISKTOA\: NOR2 port map (
Y => LOGICOUT_M_0(21),
A => N_39,
B => N_9);
\R.X.RESULT_RNIV3PK9[21]\: NOR2B port map (
Y => BPDATA_M(21),
A => BPDATA(21),
B => ALURESULT_6_SQMUXA);
\R.E.OP2_RNIB4S82[21]\: NOR2B port map (
Y => EX_OP2_M(21),
A => UN1_IU_5(87),
B => ALURESULT_7_SQMUXA);
\R.E.ALUOP_RNICMFS2[2]\: OR2 port map (
Y => ALUOP_RNICMFS2(2),
A => ALURESULT_5_SQMUXA,
B => ALURESULT_6_SQMUXA);
\R.E.OP1_RNI8TAP_0[3]\: NOR2A port map (
Y => OP1_I_M(3),
A => UN8_CASAEN,
B => OP1(3));
\R.X.RESULT_RNI3QUMD[3]\: OA1B port map (
Y => BPDATA_I_M(3),
A => EDATA_2_SQMUXA_0,
B => N_5728_1,
C => BPDATA(3));
\R.E.OP1_RNI4CUJ2[3]\: NOR2A port map (
Y => EX_OP1_I_M(3),
A => EDATA_3_SQMUXA,
B => OP1_RNIHKL61(3));
\R.E.JMPL_RNITMDJH3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(22),
A => EADDRESS(21),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNIQDKC41_0\: NOR2B port map (
Y => SHIFTIN_17_M(22),
A => SHIFTIN_17(22),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIHNUT31\: NOR2B port map (
Y => SHIFTIN_17_M_0(21),
A => SHIFTIN_17(21),
B => ALURESULT_2_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I52_Y\: NOR2B port map (
Y => N511,
A => N458,
B => N461);
\R.E.OP1_RNIH75H[30]\: MX2 port map (
Y => OP1_RNIH75H(30),
A => OP1(30),
B => DATA_0_0(30),
S => LDBP1);
\R.X.RESULT_RNIE579[30]\: MX2 port map (
Y => XC_RESULT_1(30),
A => NN_59,
B => DATA_0_0(30),
S => LD_4);
\R.E.ALUOP_RNIIHNA4[0]\: OR2 port map (
Y => N_5976,
A => ALUOP_RNICMFS2(0),
B => ALURESULT_6_SQMUXA);
\R.E.ALUOP_RNICMFS2[0]\: OR2 port map (
Y => ALUOP_RNICMFS2(0),
A => ALURESULT_4_SQMUXA,
B => ALURESULT_5_SQMUXA);
\R.X.RESULT_RNIAR6E8[30]\: MX2 port map (
Y => BPDATA(30),
A => OP1_RNIH75H(30),
B => XC_RESULT_1(30),
S => BPDATA6);
\R.X.RESULT_RNI8NEP[30]\: MX2 port map (
Y => N_6590,
A => XC_RESULT_1(30),
B => ddata(30),
S => RSTATE(0));
\R.E.OP2_RNO_4[21]\: MX2 port map (
Y => N_6369,
A => MADDRESS_92,
B => RESULT_0(21),
S => RSEL2(2));
\R.E.OP2_RNO_5[30]\: NOR2A port map (
Y => N_6442,
A => ERES2(30),
B => RSEL2(2));
\R.E.OP2_RNO_2[30]\: MX2 port map (
Y => N_6474,
A => N_6442,
B => XC_RESULT_1(30),
S => RSEL2_1(1));
\R.M.ICC_RNIALUT[3]\: XOR2 port map (
Y => UN5_BRANCH,
A => ICC_0(3),
B => ICC_1(1));
\R.A.RSEL1_RNI2110K7[2]\: NOR2A port map (
Y => N_6240,
A => ERES2(30),
B => RSEL1(2));
\R.A.RSEL1_RNIP5KIP7[0]\: MX2 port map (
Y => D(30),
A => N_6208,
B => N_6272,
S => RSEL1(0));
\R.A.RSEL1_1_RNI0DBFK7[1]\: MX2 port map (
Y => N_6272,
A => N_6240,
B => XC_RESULT_1(30),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIQK7L4[1]\: MX2 port map (
Y => N_6208,
A => N_6144,
B => N_6176,
S => RSEL1_0(1));
\R.W.RESULT_RNINFC81[30]\: MX2 port map (
Y => N_6176,
A => MADDRESS_101,
B => RESULT_0(30),
S => RSEL1(2));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_2[30]\: NOR2B port map (
Y => BPDATA_M_0(14),
A => BPDATA(14),
B => ALURESULT_5_SQMUXA);
\R.M.DCI.ENADDR_RNIPN225\: NOR2B port map (
Y => DBGI_M_0(50),
A => ddata(21),
B => MRESULT2_1_SQMUXA);
\R.W.S.TBA_RNIGTVS2[9]\: NOR2B port map (
Y => TBA_M_1(9),
A => TBA(9),
B => ALURESULT_12_SQMUXA);
\R.W.S.TBA_RNO_0[9]\: NOR2B port map (
Y => N_6815,
A => ddata(21),
B => rst);
\R.W.S.TBA_RNO[9]\: MX2 port map (
Y => TBA_1(9),
A => N_6815,
B => N_6794,
S => TBA_1_SN_N_3);
\R.W.S.TBA_RNO_1[9]\: MX2 port map (
Y => N_6794,
A => TBA(9),
B => NN_52,
S => TBA_1_SQMUXA);
\R.E.JMPL_RNI5LSOR4\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(31),
A => EADDRESS(30),
B => ALURESULT_0_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_7_RNIG14VD7[30]\: OA1 port map (
Y => ALURESULT_M(30),
A => UN6_EX_ADD_RES_M(31),
B => ALURESULT_1_IV_9(30),
C => MRESULT2_2_SQMUXA_1);
\R.M.DCI.ENADDR_RNIPO325\: NOR2B port map (
Y => DBGI_M_0(59),
A => ddata(30),
B => MRESULT2_1_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_1_RNO[30]\: NOR2B port map (
Y => TBA_M_1(18),
A => TBA(18),
B => ALURESULT_12_SQMUXA_0);
\R.E.OP2_RNID8641_1[23]\: NOR2B port map (
Y => LOGICOUT_1(23),
A => UN1_IU_5(89),
B => OP1_RNI4RH9(23));
\R.X.DATA_0_RNO_1[30]\: NOR2A port map (
Y => DATA_0_M(30),
A => DATA_0_0(30),
B => LD_3);
\R.X.DATA_0_RNO_0[30]\: NOR3C port map (
Y => DCO_M_1(126),
A => N_3160_0,
B => N_4005,
C => RDATA_6_SQMUXA_0);
\R.F.PC_RNO_6[12]\: XA1 port map (
Y => TMP_M(12),
A => N378,
B => D_N_9_11,
C => UN1_DE_BRANCH_1_0_0);
\R.E.JMPL_RNI6GCEF2\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(13),
A => EADDRESS(12),
B => ALURESULT_0_SQMUXA_0);
\R.E.JMPL_RNIQ4PV01\: NOR2B port map (
Y => SHIFTIN_17_M_0(12),
A => SHIFTIN_17(12),
B => ALURESULT_2_SQMUXA_0);
\R.W.S.TBA_RNI7KVS2[0]\: NOR2B port map (
Y => TBA_M_1(0),
A => TBA(0),
B => ALURESULT_12_SQMUXA);
\R.E.CTRL.PC_RNIBSUH1[12]\: NOR2B port map (
Y => PC_M_3(12),
A => PC_1(12),
B => JMPL_RNI6R7E1_0);
\R.E.ALUOP_0_RNIQGES6[0]\: NOR2A port map (
Y => LOGICOUT_M_0(12),
A => LOGICOUT(12),
B => N_9);
\R.X.RESULT_RNI5RS2B[12]\: NOR2B port map (
Y => BPDATA_M(12),
A => BPDATA(12),
B => ALUOP_RNICMFS2(2));
\R.E.OP2_RNI9TT62[12]\: NOR2B port map (
Y => EX_OP2_M(12),
A => OP2_RNI32MO(12),
B => ALURESULT_7_SQMUXA_0_0);
\R.M.DCI.ENADDR_RNIPM125\: NOR2B port map (
Y => DBGI_M_0(41),
A => ddata(12),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.OP1_RNIOULG[12]\: NOR2B port map (
Y => OP1_M(12),
A => OP1(12),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNI30L85\: NOR2B port map (
Y => DBGI_M(17),
A => daddr(12),
B => MRESULT2_0_SQMUXA);
\R.X.CTRL.ANNUL_RNI2N5H32\: AOI1B port map (
Y => N_9263,
A => ANNUL_ALL10_1,
B => rst,
C => holdn);
\R.X.RSTATE_RNO[0]\: AO1 port map (
Y => RSTATE_1(0),
A => ANNUL_ALL4,
B => CWP_1_SN_N_4,
C => N_6701);
\R.D.CWP_RNO_1[0]\: MX2 port map (
Y => N_6879,
A => CWP(0),
B => NN_38,
S => WCWP);
\R.D.CWP_RNO_0[0]\: MX2 port map (
Y => N_6888,
A => N_6879,
B => NCWP(0),
S => UN1_WCWP);
\R.D.CWP_RNO[0]\: MX2 port map (
Y => CWP_1_0(0),
A => CWP_1(0),
B => N_6888,
S => CWP_1_SN_N_4);
\R.X.CTRL.TRAP_RNI0SO31\: NOR2A port map (
Y => ET_0_SQMUXA_1,
A => Y16,
B => UN54_PWRD);
\R.X.RSTATE_RNIHEVV22[1]\: NOR2B port map (
Y => ICNT_1_2,
A => ANNUL_ALL3,
B => ANNUL_ALL10);
\R.X.RSTATE_RNI5B2T_2[1]\: NOR2 port map (
Y => ANNUL_ALL10,
A => RSTATE(1),
B => RSTATE(0));
\COMB.V.W.S.ET_1_IV_2_RNO_0\: OA1A port map (
Y => ET_0_SQMUXA_0,
A => ANNUL_ALL3_0,
B => Y16,
C => ANNUL_ALL10);
\R.X.RSTATE_RNI0TQE54[1]\: OA1A port map (
Y => S_0_SQMUXA,
A => ANNUL_ALL3_2,
B => ET_0_SQMUXA_1,
C => ANNUL_ALL10);
\R.W.S.S_RNI2LHEC4\: OA1B port map (
Y => S_I_M,
A => UN1_INTACK6_4_1,
B => S_0_SQMUXA,
C => SU);
\R.X.RESULT_RNIBJSA32[7]\: NOR2A port map (
Y => RESULT_I_M(7),
A => S_1_SQMUXA,
B => NN_63);
NPC_1_SQMUXA_1_0_1_RNI009F6: NOR2A port map (
Y => DBGI_I_M(36),
A => ET_1_SQMUXA_1,
B => ddata(7));
\R.X.CTRL.TRAP_RNIC3T222_0\: NOR3 port map (
Y => ANNUL_ALL3,
A => UN70_PWRD,
B => DMODE,
C => UN54_PWRD);
\R.X.CTRL.TRAP_RNITGQN\: OR3 port map (
Y => UN54_PWRD,
A => MEXC,
B => TRAP_2,
C => ANNUL);
\R.X.RSTATE_0_RNI329022_0[1]\: AO1D port map (
Y => XC_RESULT_SN_N_6,
A => ANNUL_ALL4,
B => RSTATE(0),
C => RSTATE_0(1));
\R.X.RESULT_RNICLSPD[7]\: NOR2B port map (
Y => BPDATA_M(7),
A => BPDATA(7),
B => N_5976);
\R.X.RSTATE_RNIP87532[1]\: AO1A port map (
Y => ANNUL_ALL12_1,
A => ANNUL_ALL4,
B => ANNUL_ALL10,
C => ANNUL_ALL12);
\R.X.RSTATE_RNIKT4822[1]\: NOR2B port map (
Y => S_3_SQMUXA,
A => ANNUL_ALL4,
B => ANNUL_ALL10);
\R.X.CTRL.TRAP_RNIRLVD34\: OR2 port map (
Y => ANNUL_ALL3_2,
A => ANNUL_ALL4,
B => ANNUL_ALL3);
\R.X.RSTATE_RNI57TC6_1[1]\: NOR2B port map (
Y => NPC_1_SQMUXA_1,
A => NPC_1_SQMUXA,
B => ANNUL_ALL13_160);
\R.X.NPC_RNICM8932_0[1]\: AO1 port map (
Y => ADDR_0_SQMUXA,
A => ADDR_0_SQMUXA_0_0,
B => ADDR_2_SQMUXA_2,
C => ADDR_0_SQMUXA_1);
\RP.PWD_RNIKT4822\: OA1 port map (
Y => ADDR_0_SQMUXA_1,
A => UN70_PWRD,
B => DMODE,
C => ANNUL_ALL10);
\R.M.DCI.ENADDR_RNINV8D5\: NOR2B port map (
Y => DBGI_M(12),
A => daddr(7),
B => MRESULT2_0_SQMUXA);
\R.X.CTRL.TRAP_RNIFI2B12\: NOR3A port map (
Y => ANNUL_ALL4,
A => N_6702_2,
B => UN98_DBGM,
C => UN70_PWRD);
\R.X.CTRL.TRAP_RNITGQN_0\: OA1B port map (
Y => N_6702_2,
A => MEXC,
B => TRAP_2,
C => ANNUL);
\R.W.S.WIM_RNIV742A2[7]\: MX2 port map (
Y => WIM_1(7),
A => N_6635,
B => ddata(7),
S => WIM_1_SQMUXA_0);
\R.W.S.WIM_RNIECVA32[7]\: MX2 port map (
Y => N_6635,
A => WIM(7),
B => NN_63,
S => WIM_1_SQMUXA);
\R.X.RSTATE_RNI4HQN02[1]\: NOR2B port map (
Y => RSTATE_0_SQMUXA,
A => DMODE,
B => ANNUL_ALL10);
\R.X.CTRL.TRAP_RNIV5OQV1\: NOR2B port map (
Y => DMODE,
A => N_6702_2,
B => UN98_DBGM);
\R.W.S.WIM_RNI4BEM2[7]\: NOR3C port map (
Y => WIM_M_0(7),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(7));
\R.W.S.TT_RNIRAP23[3]\: NOR2B port map (
Y => TT_M_0(3),
A => IRL_70,
B => ALURESULT_12_SQMUXA);
\R.E.SU_RNITJGR2\: NOR2B port map (
Y => SU_M,
A => ESU,
B => ALURESULT_11_SQMUXA);
\R.M.DCI.ENADDR_RNID0LA5\: NOR2B port map (
Y => DBGI_M_0(36),
A => ddata(7),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.OP1_RNIC1BP[7]\: NOR2B port map (
Y => OP1_M(7),
A => OP1(7),
B => UN8_CASAEN);
\RP.PWD_RNIKT4822_0\: NOR3A port map (
Y => ADDR_1_SQMUXA_1,
A => ANNUL_ALL10,
B => UN70_PWRD,
C => DMODE);
\R.X.RESULT_RNIMOKK[7]\: MX2 port map (
Y => XC_RESULT_1(7),
A => NN_63,
B => DATA_0(7),
S => LD_0_0);
\R.X.CTRL.PC_RNIKP1J52[7]\: MX2 port map (
Y => WDATA_44,
A => N_6535,
B => N_6567,
S => XC_RESULT_SN_N_6_0);
\R.X.RESULT_RNI4IDD1[7]\: MX2 port map (
Y => N_6567,
A => XC_RESULT_1(7),
B => ddata(7),
S => RSTATE(0));
\R.X.CTRL.PC_RNID5B52[7]\: MX2 port map (
Y => N_6535,
A => FLINE(7),
B => XC_RESULT(7),
S => RSTATE(0));
\R.X.CTRL.PC_RNIVGTJ1[7]\: MX2 port map (
Y => XC_RESULT(7),
A => N_5366,
B => N_5334,
S => N_5391_0);
\R.E.CTRL.PC_RNIGTKP[7]\: MX2 port map (
Y => N_5366,
A => PC_0(7),
B => PC_1(7),
S => N_5359);
\R.E.OP2_RNIA0Q32[8]\: OR2A port map (
Y => LOGICOUT_4(8),
A => OP2_RNIF14T(8),
B => OP1_RNIRUL61(8));
\R.E.OP2_RNI2OP32[6]\: OR2A port map (
Y => LOGICOUT_4(6),
A => OP2_RNIBT3T(6),
B => OP1_RNINQL61(6));
\R.E.OP2_RNIA0Q32_0[8]\: NOR2B port map (
Y => N421,
A => OP2_RNIF14T(8),
B => OP1_RNIRUL61(8));
\R.E.ALUOP_RNI94HF2[2]\: XA1 port map (
Y => N_5576,
A => OP2_RNIF14T(8),
B => ALUOP_1(2),
C => OP1_RNIRUL61(8));
\R.E.ALUOP_RNIH72V4[2]\: MX2 port map (
Y => N_5608,
A => N_5576,
B => LOGICOUT_3(8),
S => ALUOP(1));
\R.E.ALUOP_0_RNIR84NA[0]\: MX2 port map (
Y => LOGICOUT(8),
A => N_5608,
B => N_5672,
S => ALUOP_0(0));
\R.E.OP2_RNI2OP32_0[6]\: NOR2B port map (
Y => N415,
A => OP2_RNIBT3T(6),
B => OP1_RNINQL61(6));
\R.E.ALUOP_RNI1SGF2[2]\: XA1 port map (
Y => N_5574,
A => OP2_RNIBT3T(6),
B => ALUOP_1(2),
C => OP1_RNINQL61(6));
\R.E.ALUOP_RNI1N1V4[2]\: MX2 port map (
Y => N_5606,
A => N_5574,
B => LOGICOUT_3(6),
S => ALUOP(1));
\R.E.ALUOP_0_RNIR73NA[0]\: MX2 port map (
Y => LOGICOUT(6),
A => N_5606,
B => N_5670,
S => ALUOP_0(0));
\R.E.ALUOP_RNI83HF2[1]\: XOR2 port map (
Y => ALUOP_MUX_8(1),
A => EADDRESS_1(8),
B => ALUOP(1));
\R.E.ALUOP_0_RNIU4IB5[2]\: MX2 port map (
Y => N_5672,
A => ALUOP_MUX_8(1),
B => LOGICOUT_4(8),
S => N_9325_0);
\R.E.OP2_RNI0RGF2[6]\: XOR3 port map (
Y => ALUOP_MUX_16(1),
A => OP1_RNINQL61(6),
B => OP2_RNIBT3T(6),
C => ALUOP(1));
\R.E.ALUOP_0_RNIEKHB5[2]\: MX2 port map (
Y => N_5670,
A => ALUOP_MUX_16(1),
B => LOGICOUT_4(6),
S => N_9325_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I4_G0N\: NOR2B port map (
Y => LOGICOUT_1(3),
A => UN1_IU_5(69),
B => OP1_RNIHKL61(3));
\R.E.OP2_RNI5JD92[3]\: XOR2 port map (
Y => LOGICOUT_5(3),
A => UN1_IU_5(69),
B => OP1_RNIHKL61(3));
\R.E.OP2_RNI5JD92_0[3]\: OR2A port map (
Y => LOGICOUT_4(3),
A => UN1_IU_5(69),
B => OP1_RNIHKL61(3));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I297_Y\: XOR3 port map (
Y => EADDRESS(6),
A => OP1_RNINQL61(6),
B => OP2_RNIBT3T(6),
C => N674);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I299_Y\: XOR2 port map (
Y => EADDRESS(8),
A => EADDRESS_1(8),
B => N817);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I299_Y_1\: XOR2 port map (
Y => EADDRESS_1(8),
A => OP2_RNIF14T(8),
B => OP1_RNIRUL61(8));
\R.M.Y_RNO_3[3]\: NOR2B port map (
Y => Y_M(3),
A => Y_3(3),
B => WY_1_0);
\R.M.Y_RNO_2[3]\: NOR2B port map (
Y => LOGICOUT_M(3),
A => LOGICOUT(3),
B => Y14);
\R.M.Y_RNO_4[3]\: NOR2A port map (
Y => Y_M(4),
A => Y_3(4),
B => N_57);
\R.A.CTRL.INST_RNI8N3Q[28]\: XOR2 port map (
Y => BRANCH_2_2,
A => ICC(2),
B => NN_21);
\R.M.ICC_RNI6L3Q[0]\: XOR2 port map (
Y => BRANCH_6_1,
A => ICC(0),
B => NN_21);
\R.M.ICC_RNI9O3Q[3]\: XOR2 port map (
Y => BRANCH_7_1,
A => ICC_0(3),
B => NN_21);
\R.A.CTRL.INST_RNI7M3Q[28]\: XOR2 port map (
Y => BRANCH_8_1,
A => ICC_1(1),
B => NN_21);
\R.A.CTRL.INST_RNIT1391[28]\: XOR2 port map (
Y => BRANCH_4_1,
A => UN5_BRANCH,
B => NN_21);
\R.A.CTRL.INST_RNIIC2O1[28]\: AX1D port map (
Y => BRANCH_3_1,
A => ICC(2),
B => UN5_BRANCH,
C => NN_21);
\R.A.CTRL.INST_RNI2ML0A[25]\: MX2 port map (
Y => BRANCH_0,
A => N_5474,
B => N_5477,
S => INST_1(25));
\R.A.CTRL.INST_RNI76RO4[26]\: MX2 port map (
Y => N_5477,
A => N_5475,
B => N_5476,
S => INST_1(26));
\R.A.CTRL.INST_RNIM3BE2[27]\: MX2 port map (
Y => N_5476,
A => BRANCH_4_1,
B => BRANCH_8_1,
S => NN_22);
\R.A.CTRL.INST_RNI0OBV1[27]\: MX2 port map (
Y => N_5475,
A => BRANCH_2_2,
B => BRANCH_6_1,
S => NN_22);
\R.A.CTRL.INST_RNIB6MS4[26]\: MX2 port map (
Y => N_5474,
A => N_5472,
B => N_5473,
S => INST_1(26));
\R.A.CTRL.INST_RNIDGAT2[27]\: MX2 port map (
Y => N_5473,
A => BRANCH_3_1,
B => BRANCH_7_1,
S => NN_22);
\R.A.CTRL.INST_RNIDB7K1[27]\: AX1C port map (
Y => N_5472,
A => UN13_BRANCH,
B => NN_22,
C => NN_21);
\R.E.OP2_RNO_5[24]\: NOR2A port map (
Y => N_6436,
A => ERES2(24),
B => RSEL2(2));
\R.E.ALUOP_0_RNILPLE1[2]\: XA1 port map (
Y => N_5581,
A => UN1_IU_5(79),
B => ALUOP_0(2),
C => OP1_RNI2NF9(13));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I14_G0N\: NOR2B port map (
Y => N436,
A => UN1_IU_5(79),
B => OP1_RNI2NF9(13));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I14_P0N\: OR2 port map (
Y => N437,
A => UN1_IU_5(79),
B => OP1_RNI2NF9(13));
\R.E.OP2_RNI7R521_0[13]\: OR2A port map (
Y => LOGICOUT_4(13),
A => UN1_IU_5(79),
B => OP1_RNI2NF9(13));
\R.E.OP2_RNI7R521[13]\: XOR2 port map (
Y => EADDRESS_1(13),
A => UN1_IU_5(79),
B => OP1_RNI2NF9(13));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I129_UN1_Y\: NOR2B port map (
Y => I129_UN1_Y,
A => N530,
B => N527);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I68_Y\: NOR2B port map (
Y => N527,
A => N434,
B => N437);
\R.E.ALUOP_RNIR4EN_0[0]\: NOR2A port map (
Y => LOGICOUT21_1,
A => ALUOP_1(0),
B => ALUOP(1));
\R.M.Y_RNO_3[12]\: NOR2B port map (
Y => Y_M(12),
A => Y_2(12),
B => WY_1_0);
\R.M.Y_RNO_2[12]\: NOR2B port map (
Y => LOGICOUT_M(12),
A => LOGICOUT(12),
B => Y14);
\R.M.Y_RNO_4[12]\: NOR2A port map (
Y => Y_M_1(13),
A => Y(13),
B => N_57_0);
\R.E.OP2_RNO[13]\: XA1C port map (
Y => AOP2(13),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(13),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO_5[13]\: NOR2A port map (
Y => N_6425,
A => ERES2(13),
B => RSEL2(2));
\R.E.OP2_RNO_0[13]\: MX2 port map (
Y => D_1(13),
A => N_6393,
B => N_6457,
S => RSEL2_0(0));
\R.E.OP2_RNO_2[13]\: MX2 port map (
Y => N_6457,
A => N_6425,
B => XC_RESULT_1(13),
S => RSEL2_1(1));
\R.E.OP2_RNO_1[13]\: MX2 port map (
Y => N_6393,
A => N_6329,
B => N_6361,
S => RSEL2(1));
\R.E.OP2_RNO_4[13]\: MX2 port map (
Y => N_6361,
A => MADDRESS_84,
B => RESULT_0(13),
S => RSEL2(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I65_Y\: AO1 port map (
Y => N524,
A => N436,
B => N440,
C => N439);
\R.D.CWP_RNO_1[2]\: MX2 port map (
Y => N_6881,
A => CWP_2(2),
B => MADDRESS_73,
S => WCWP);
\R.D.CWP_RNO_0[2]\: MX2 port map (
Y => N_6890,
A => N_6881,
B => NCWP_3(2),
S => UN1_WCWP);
\R.X.RESULT_RNIAKOB32[2]\: NOR2B port map (
Y => RESULT_M_0(2),
A => CWP_1_SQMUXA,
B => NN_57);
\R.X.CTRL.INST_RNICBNOP4[20]\: NOR3C port map (
Y => CWP_M_1(0),
A => rst,
B => CWP_3_SQMUXA,
C => I_14);
NPC_1_SQMUXA_1_0_1_RNIV05G6: NOR2B port map (
Y => DBGI_M_3(31),
A => ICC_3_SQMUXA,
B => ddata(2));
\R.D.CWP_RNO[2]\: MX2 port map (
Y => CWP_1_0(2),
A => CWP_1(2),
B => N_6890,
S => CWP_1_SN_N_4);
\UN10_AWPEN_1.SUM2\: AX1D port map (
Y => N_9080_I,
A => CWP_0(0),
B => CWP(1),
C => CWP_0(2));
\R.E.OP1_RNI7SAP[2]\: NOR2B port map (
Y => OP1_M(2),
A => OP1(2),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIIQ8D5\: NOR2B port map (
Y => DBGI_M(7),
A => daddr(2),
B => MRESULT2_0_SQMUXA);
\R.M.DCI.ENADDR_RNI8RKA5\: NOR2B port map (
Y => DBGI_M_0(31),
A => ddata(2),
B => MRESULT2_1_SQMUXA_0_0);
\R.M.Y_RNI2K9B2[2]\: NOR2B port map (
Y => Y_M_1_0(2),
A => Y_3(2),
B => ALURESULT_10_SQMUXA);
\R.W.S.WIM_RNIV5EM2[2]\: NOR3C port map (
Y => WIM_M_0(2),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(2));
\R.E.ALUOP_0_RNI3MKOB[0]\: NOR2A port map (
Y => LOGICOUT_M_0(2),
A => LOGICOUT(2),
B => N_9);
\UN12_NCWP_1.SUM2\: AX1C port map (
Y => N_9091,
A => CWP(0),
B => CWP_2(1),
C => CWP_2(2));
\R.D.CWP_RNI3GUJ3[2]\: MX2 port map (
Y => N_5796,
A => CWP_2(2),
B => N_9091,
S => BADDR_2(6));
\R.D.CWP_RNIMBAAA[2]\: NOR2A port map (
Y => DE_RADDR2_1(6),
A => N_5796,
B => UN1_REG);
\R.D.INST_0_0_0_RNI4J9R[19]\: MX2A port map (
Y => NCWP_3(2),
A => N_9085_I,
B => N_9091,
S => INST_0_0(19));
\R.D.CWP_RNIQDPH[2]\: MX2 port map (
Y => N_5430,
A => CWP_2(2),
B => N_9091,
S => INST_0(18));
\R.D.CWP_RNIE6ED[1]\: AX1C port map (
Y => N_5438,
A => CWP(0),
B => INST_0(29),
C => CWP_2(1));
\R.D.CWP_RNIL5IF3[1]\: AX1C port map (
Y => N_5795,
A => CWP(0),
B => BADDR_2(6),
C => CWP_2(1));
\UN4_NCWP_1.SUM1\: XOR2 port map (
Y => N_9084_I,
A => CWP_2(1),
B => CWP(0));
\UN4_NCWP_1.SUM2\: AX1D port map (
Y => N_9085_I,
A => CWP(0),
B => CWP_2(1),
C => CWP_2(2));
\R.D.INST_0_0_0_RNIFCNC57[20]\: NOR2A port map (
Y => UN1_WCWP,
A => UN8_OP,
B => CTRL_ANNUL);
\R.D.CWP_RNILPCC4[0]\: XOR2 port map (
Y => NCWP(0),
A => UN8_OP,
B => CWP(0));
\R.D.CWP_RNIC3DD[1]\: AX1C port map (
Y => N_5429,
A => CWP(0),
B => INST_0(18),
C => CWP_2(1));
\R.E.OP2_RNIONVG2[2]\: NOR2B port map (
Y => EX_OP2_M(2),
A => OP2_RNIISN21(2),
B => ALURESULT_7_SQMUXA_0_0);
\R.X.RESULT_RNIO0SPD[2]\: NOR2B port map (
Y => BPDATA_M(2),
A => BPDATA(2),
B => N_5976);
\R.W.S.WIM_RNIGO32A2[2]\: MX2 port map (
Y => WIM_1(2),
A => N_6630,
B => ddata(2),
S => WIM_1_SQMUXA_0);
\R.W.S.WIM_RNI42VA32[2]\: MX2 port map (
Y => N_6630,
A => WIM(2),
B => NN_57,
S => WIM_1_SQMUXA);
\R.M.WCWP_RNO\: NOR2A port map (
Y => VWCWP,
A => UN3_OP,
B => ANNUL_5);
\R.D.CWP_RNIREM75[2]\: MX2 port map (
Y => NCWP(2),
A => CWP_2(2),
B => NCWP_3(2),
S => UN8_OP);
\R.D.CWP_RNI3VPP4[1]\: MX2 port map (
Y => NCWP(1),
A => CWP_2(1),
B => NCWP_3(1),
S => UN8_OP);
\R.D.INST_0_RNID4DD[19]\: XNOR2 port map (
Y => NCWP_3(1),
A => N_9084_I,
B => INST_0(19));
\R.D.CWP_RNIB798II[0]\: MX2 port map (
Y => UN27_OP,
A => N_6876,
B => N_6873,
S => CWP(0));
\R.D.INST_0_RNI9O1399[19]\: MX2 port map (
Y => N_6876,
A => N_6874,
B => N_6875,
S => NCWP_3(1));
\R.W.S.WIM_RNI4GQAK4[3]\: MX2 port map (
Y => N_6875,
A => WIM_1(7),
B => WIM_1(3),
S => N_9085_I);
\R.W.S.WIM_RNIO3QAK4[1]\: MX2 port map (
Y => N_6874,
A => WIM_1(1),
B => WIM_1(5),
S => N_9091);
\R.D.INST_0_RNITB1399[19]\: MX2 port map (
Y => N_6873,
A => N_6871,
B => N_6872,
S => NCWP_3(1));
\R.W.S.WIM_RNIU9QAK4[2]\: MX2 port map (
Y => N_6872,
A => WIM_1(6),
B => WIM_1(2),
S => N_9085_I);
\R.W.S.WIM_RNIITPAK4[0]\: MX2 port map (
Y => N_6871,
A => WIM_1(0),
B => WIM_1(4),
S => N_9091);
\R.E.OP2_RNO_5[31]\: NOR2A port map (
Y => N_6443,
A => ERES2(31),
B => RSEL2(2));
\R.E.OP2_RNO_2[31]\: MX2 port map (
Y => N_6475,
A => N_6443,
B => XC_RESULT_1(31),
S => RSEL2_1(1));
\R.E.OP2_RNO_4[31]\: MX2 port map (
Y => N_6379,
A => MADDRESS_102,
B => RESULT_0(31),
S => RSEL2(2));
\R.A.RFA2_RNI2IQC7[7]\: MX2 port map (
Y => RFA2_RNI2IQC7(7),
A => RFA2(7),
B => UN1_REG,
S => holdn);
\COMB.DIAGREAD.UN498_DBGUNIT\: NOR3A port map (
Y => UN498_DBGUNIT,
A => daddr(22),
B => daddr(20),
C => daddr(21));
\R.M.DCI.READ_RNO\: MX2B port map (
Y => READ,
A => N_5032,
B => dwrite,
S => DSUEN_0_SQMUXA);
\R.M.DCI.READ_RNO_0\: AO1B port map (
Y => N_5032,
A => READ_1_SQMUXA,
B => UN18_NOTAG_I(3),
C => UN18_NOTAG_I(2));
\R.M.DCI.ASI_RNO_0[0]\: MX2 port map (
Y => N_6933,
A => NN_121,
B => ASI(0),
S => ANNUL_ALL13_0);
\R.M.DCI.ASI_RNO[0]\: MX2 port map (
Y => ASI_0(0),
A => N_6933,
B => SU_2,
S => ASI_1_SQMUXA_1);
\R.M.DCI.ASI_RNO_1[0]\: MX2 port map (
Y => SU_2,
A => SU,
B => PS,
S => RETT_4);
\R.M.DCI.ASI_RNO_2[0]\: NOR2A port map (
Y => RETT_4,
A => RETT_2,
B => ANNUL);
\DSUR.ASI_RNO[2]\: NOR2B port map (
Y => ASI_RNO(2),
A => N_7836,
B => rst);
\R.M.DCI.ASI_RNO[2]\: NOR2A port map (
Y => ASI_0(2),
A => N_6935,
B => ASI_1_SQMUXA_1);
\R.M.DCI.ASI_RNO_0[2]\: MX2 port map (
Y => N_6935,
A => NN_122,
B => ASI(2),
S => ANNUL_ALL13_0);
\R.M.DCI.ASI_RNO[3]\: OR2 port map (
Y => ASI_0(3),
A => N_6936,
B => ASI_1_SQMUXA_1);
\R.M.DCI.ASI_RNO_0[3]\: MX2 port map (
Y => N_6936,
A => NN_123,
B => ASI(3),
S => ANNUL_ALL13_0);
\R.M.DCI.ASI_RNO[4]\: NOR2A port map (
Y => ASI_0(4),
A => N_6937,
B => ASI_1_SQMUXA_1);
\R.M.DCI.ASI_RNO_0[4]\: MX2 port map (
Y => N_6937,
A => NN_124,
B => ASI(4),
S => ANNUL_ALL13_0);
\DSUR.ASI_RNO_0[2]\: MX2 port map (
Y => N_7836,
A => ASI(2),
B => ddata(2),
S => ASI_1_SQMUXA);
\R.X.RSTATE_RNI4PVV1[1]\: NOR2 port map (
Y => MRESULT2_2_SQMUXA_1,
A => DSUEN_0_SQMUXA,
B => UN8_CASAEN);
\R.X.DCI.SIZE_RNIS0598[1]\: MX2 port map (
Y => ME_SIZE_1(1),
A => NN_165,
B => SIZE_0(1),
S => dco_i_3(132));
\R.X.DCI.SIZE_RNIQU498[0]\: MX2 port map (
Y => ME_SIZE_1(0),
A => NN_164,
B => NN_125,
S => dco_i_3(132));
\R.X.MEXC_1_SQMUXA\: NOR2 port map (
Y => MEXC_1_SQMUXA,
A => dco_i_3(132),
B => holdn);
\R.M.DCI.SIZE_RNO_1[1]\: NOR2A port map (
Y => N_5789,
A => N_5785,
B => NN_4);
\IR.ADDR_RNO_4[31]\: NOR2B port map (
Y => PC_M_0(31),
A => PC(31),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_6[31]\: NOR2B port map (
Y => PC_M_2(31),
A => PC_2(31),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_2[31]\: NOR2B port map (
Y => PC_M_4(31),
A => FLINE(31),
B => ADDR_0_SQMUXA);
\IR.ADDR_RNO_5[31]\: NOR2B port map (
Y => PC_M_1(31),
A => PC_0(31),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_0[31]\: NOR2B port map (
Y => ADDR_M_1(31),
A => ADDR(31),
B => RSTATE_0_RNI896D82_0(1));
\R.A.CTRL.PV_RNIMNBE\: NOR2A port map (
Y => N_6713,
A => PV_8,
B => PV_9);
\R.A.BPIMISS_RNI6K2D\: OR2 port map (
Y => BPIMISS,
A => BPIMISS_0,
B => UN1_ICBPMISS);
\R.A.BPIMISS_RNI6PF7J\: NOR2B port map (
Y => UN1_FE_PC_1_SQMUXA,
A => BPIMISS,
B => PC_5_SN_N_4_MUX);
\R.A.BPIMISS_RNIKMIM8\: NOR2B port map (
Y => UN30_EXBPMISS,
A => BPIMISS_0,
B => N_6905_1);
\R.D.PV_RNI0RBSJ\: OR2 port map (
Y => INHIBIT_CURRENT,
A => UN25_EXBPMISS,
B => UN9_RABPMISS);
\R.D.PV_RNI2E1N44\: AO1A port map (
Y => UN1_RABPMISS_4,
A => PV,
B => UN13_EXBPMISS_1,
C => UN23_EXBPMISS);
\R.A.BPIMISS_RNIBNUDH\: OR2 port map (
Y => UN1_RABPMISS_5,
A => UN30_EXBPMISS,
B => UN25_EXBPMISS);
\R.A.CTRL.ANNUL_RNI6VNC8\: NOR2A port map (
Y => UN6_EXBPMISS,
A => EX_BPMISS_1,
B => ANNUL_2);
\R.A.CTRL.PV_RNO\: NOR2A port map (
Y => CTRL_PV,
A => PV,
B => ANNUL_CURRENT_6);
\R.D.PV_RNIVQPG8\: NOR2B port map (
Y => UN5_EXBPMISS,
A => UN6_EXBPMISS,
B => PV);
\R.E.CTRL.INST_RNID7AD8[29]\: NOR2B port map (
Y => N_6905_1,
A => INST_1(29),
B => EX_BPMISS_1);
\R.D.ANNUL_RNIV4Q3_0\: NOR2 port map (
Y => CALL_HOLD10,
A => bpmiss,
B => ANNUL_1);
\R.D.ANNUL_RNIV4Q3\: NOR2A port map (
Y => UN1_ICBPMISS,
A => bpmiss,
B => ANNUL_1);
\COMB.IC_CTRL.UN23_HOLD_PC_0_3_RNIG2MSJ3_0\: NOR2A port map (
Y => N_9266,
A => holdn,
B => HOLD_PC_159);
\R.A.CTRL.ANNUL_RNIHQSPR3\: NOR2A port map (
Y => UN13_EXBPMISS_1,
A => UN6_EXBPMISS,
B => HOLD_PC_159);
\R.D.PV_RNO_5\: MX2 port map (
Y => N_6898,
A => UN4_OP3,
B => UN12_OP3,
S => CNT_0(0));
\R.D.INULL_RNILNGSHS\: OA1A port map (
Y => N_9297,
A => LDLOCK,
B => ANNUL_7,
C => holdn);
\R.A.CTRL.ANNUL_RNI0UD6D\: OR3 port map (
Y => ANNUL_1_0,
A => ANNUL_ALL_152,
B => N_6905_1,
C => ANNUL_2);
\R.D.INST_0_RNING5I[31]\: NOR2B port map (
Y => CALL_HOLD7,
A => INST_0(31),
B => INST_0(30));
\R.D.INST_0_RNING5I_0[31]\: NOR2A port map (
Y => UN1_INST,
A => INST_0(31),
B => INST_0(30));
\R.D.INST_0_RNING5I_2[31]\: NOR2 port map (
Y => CALL_HOLD5,
A => INST_0(31),
B => INST_0(30));
\R.D.INST_0_RNING5I_1[31]\: NOR2A port map (
Y => CALL_HOLD4,
A => INST_0(30),
B => INST_0(31));
\R.A.CTRL.INST_RNI53KN1[22]\: NOR3B port map (
Y => INST_26,
A => N_5822_1,
B => INST_8_4_0,
C => INST(22));
\R.D.PCHELD_RNI2JTF\: OA1C port map (
Y => BRANCH70,
A => bpmiss,
B => PCHELD,
C => ANNUL_1);
\R.D.PV_RNIOJO844\: AO1A port map (
Y => UN1_RABPMISS_2,
A => HOLD_PC_159,
B => PV_14_I_A8_0,
C => UN5_EXBPMISS);
\R.A.BPIMISS_RNO\: NOR2B port map (
Y => BPIMISS_1,
A => UN1_ICBPMISS,
B => PC4_0_0);
\R.A.WOVF_RNO\: NOR3C port map (
Y => WOVF_EXC_0_SQMUXA_1,
A => UN8_OP,
B => UN27_OP,
C => UN7_OP);
\R.A.WUNF_RNO\: NOR3B port map (
Y => WOVF_EXC_1_SQMUXA,
A => UN8_OP,
B => UN27_OP,
C => UN7_OP);
\R.D.INST_0_RNIN5641[19]\: NOR2B port map (
Y => INST_0_2,
A => ICC_CHECK9_2,
B => INST_0_2_1);
\R.D.CNT_RNI1NM1_1[0]\: NOR2 port map (
Y => UN49_CASAEN,
A => CNT_0(0),
B => CNT(1));
\R.E.CTRL.WREG_RNI30301\: OA1A port map (
Y => WREG_0,
A => CALL_HOLD7,
B => LDCHKEX_0,
C => WREG_9);
\R.D.INST_0_0_0_RNIEAQC1[21]\: OA1 port map (
Y => RS1MOD,
A => UN11_OP,
B => UN4_OP,
C => CALL_HOLD7);
\R.D.CNT_RNI1NM1_0[0]\: NOR2A port map (
Y => UN11_OP,
A => CNT(1),
B => CNT_0(0));
\R.A.CTRL.LD_RNO\: AOI1B port map (
Y => LD_6,
A => INST_0_1(21),
B => LD_1_SQMUXA_TZ,
C => CALL_HOLD7);
\R.E.CTRL.INST_RNI98EAK2[12]\: OA1C port map (
Y => ENADDR_0_SQMUXA_3,
A => ENADDR_0_SQMUXA_1_0,
B => ENADDR_0_SQMUXA_2_1,
C => DSUEN_0_SQMUXA);
\DCI.ENADDR_1_SQMUXA_1_RNI1GKSK2\: AO1A port map (
Y => EENADDR_136,
A => ENADDR_0_SQMUXA_3,
B => N_4945,
C => ENADDR_1_SQMUXA_1);
\COMB.DBG_CACHE.DCI2.ENADDRS_IV_RNO_0\: NOR2B port map (
Y => DBGI_M(1),
A => N_137,
B => DSUEN_0_SQMUXA);
\R.X.NPC_RNO[1]\: NOR3A port map (
Y => NPC_CNST(1),
A => rst,
B => PV_2,
C => PV_9);
\R.M.CTRL.TRAP_RNILJE211\: OR2A port map (
Y => TRAP_3,
A => MEM_N_3_MUX,
B => TRAP_1_SQMUXA_1);
\R.X.CTRL.TT_RNO_0[3]\: MX2 port map (
Y => N_6921,
A => irl(3),
B => NN_126,
S => TT_1_SQMUXA_1_1);
\R.X.CTRL.TT_RNO[5]\: MX2 port map (
Y => TT2(5),
A => N_6923,
B => TRAP_0_SQMUXA_7,
S => TT2_SN_N_2);
\R.X.CTRL.TT_RNO_0[5]\: NOR2B port map (
Y => N_6923,
A => NN_127,
B => TT_1_SQMUXA_1_1);
\R.M.CTRL.INST_RNIR98V91[30]\: NOR2B port map (
Y => NULLIFY2_0_SQMUXA_137,
A => UN5_TRAP_148,
B => UN6_ANNUL);
\R.M.CTRL.TRAP_RNIC01U6\: OR2A port map (
Y => ANNUL_4,
A => MEM_N_3_MUX,
B => ANNUL_2_I_149);
\COMB.MEM_TRAP.TRAP12_0_RNI1F77B1\: NOR2 port map (
Y => TT_1_SQMUXA_1_1,
A => TRAP_0_SQMUXA_7,
B => UN6_ANNUL);
\COMB.MEM_TRAP.TRAP12_0_RNI9TG5A2\: NOR2A port map (
Y => TT_1_SQMUXA_1,
A => TT_1_SQMUXA_1_1,
B => TRAP_1_SQMUXA_1);
\R.X.NPC_RNI3AM2_0[2]\: NOR2 port map (
Y => N_5391,
A => NPC(2),
B => NPC(1));
\R.A.CTRL.INST_RNIKBO22_0[19]\: NOR3C port map (
Y => ILLEGAL_INST38,
A => FP_DISABLED3_1,
B => CP_DISABLED_11_SQMUXA_1,
C => ILLEGAL_INST38_3);
\R.A.CTRL.INST_RNINOP04[19]\: OR2 port map (
Y => UN1_ILLEGAL_INST33_2,
A => ILLEGAL_INST38,
B => ILLEGAL_INST37);
\R.A.CTRL.INST_RNIQDVD2[22]\: NOR3C port map (
Y => CP_DISABLED_11_SQMUXA,
A => FP_DISABLED3_1,
B => CP_DISABLED_11_SQMUXA_1,
C => CP_DISABLED_11_SQMUXA_3);
\R.A.CTRL.PV_RNIL32B15\: OR3 port map (
Y => UN77_WPH,
A => UN17_FP_DISABLED,
B => CP_DISABLED_4,
C => EXC);
\R.A.CTRL.PV_RNIL32B15_0\: NOR3A port map (
Y => UN78_WPH,
A => EXC,
B => UN17_FP_DISABLED,
C => CP_DISABLED_4);
\R.A.CTRL.TRAP_RNI8P43K4\: OR3 port map (
Y => UN17_FP_DISABLED,
A => UN22_PRIVILEGED_INST,
B => ILLEGAL_INST_7,
C => FP_DISABLED_4);
\R.X.CTRL.TT_RNO[4]\: OA1C port map (
Y => TT2(4),
A => TT_1_SQMUXA_1,
B => TT_3(4),
C => TT2_SN_N_2);
\R.A.CTRL.TRAP_RNI4IR805\: NOR2A port map (
Y => TT_4_SQMUXA_1,
A => CP_DISABLED_4,
B => UN17_FP_DISABLED);
\R.E.CTRL.TT_RNO_2[1]\: NOR3A port map (
Y => TT_3_SQMUXA_1_0,
A => FP_DISABLED_4,
B => UN22_PRIVILEGED_INST,
C => ILLEGAL_INST_7);
\R.E.CTRL.TRAP_RNO\: MX2 port map (
Y => TRAP_5,
A => TRAP_1_0,
B => TRAP_0,
S => ANNUL_2);
\R.A.CTRL.INST_RNITF8M[24]\: NOR2B port map (
Y => FP_DISABLED3_1,
A => INST(23),
B => INST_1(24));
\R.A.CTRL.WREG_RNIM0O7J2_0\: AO1A port map (
Y => OSEL(0),
A => WREG_1_0,
B => WREG_4,
C => OSEL_1(0));
\R.A.CTRL.WREG_RNIF44D21\: AO1A port map (
Y => OSEL_1(0),
A => RD_NE,
B => WREG_3,
C => RS1);
\R.E.OP1_RNIJCOM1[12]\: NOR2A port map (
Y => EX_OP1_I_M(12),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI0LF9(12));
\R.X.RESULT_RNIVJU0B[12]\: OA1B port map (
Y => BPDATA_I_M(12),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(12));
\R.M.CTRL.RD_RNI1EL9A3[4]\: NOR2 port map (
Y => RFE_1_2,
A => WREG_2,
B => WREG_1);
\R.E.CTRL.RD_RNIF4S27[7]\: XOR2 port map (
Y => RD_1_7_1,
A => RD_1(7),
B => UN1_REG);
\R.E.CTRL.RD_RNIHJQMA[6]\: XOR2 port map (
Y => RD_1_6_0,
A => DE_RADDR2_1(6),
B => RD_0(6));
\OSEL_1_I_A5_0_RNIG0UTQ1[0]\: OA1C port map (
Y => N_6046,
A => OSEL_1_I_A5_0(0),
B => NN_158,
C => IMM);
\R.X.CTRL.WY_RNIBQM132_0\: NOR2B port map (
Y => Y_1_SQMUXA_1,
A => WY_1,
B => ICNT_1_2);
\R.D.INST_0_RNINA5R_0[23]\: NOR2A port map (
Y => UN3_OP2,
A => N_5764_1,
B => INST_0(23));
\R.D.INST_0_RNIOD7R[27]\: OR2 port map (
Y => NN_2,
A => CALL_HOLD4,
B => INST_0(27));
\R.M.CTRL.WY_RNIM6V8_0\: NOR2A port map (
Y => Y08,
A => WY,
B => WY_0);
\R.E.MULSTEP_RNI542E_0\: OR2B port map (
Y => N_57,
A => MULSTEP,
B => WY_0);
\R.E.MULSTEP_RNI542E_2\: NOR2A port map (
Y => Y14,
A => WY_0,
B => MULSTEP);
\R.A.CTRL.RD_RNICRII2[7]\: XOR2 port map (
Y => RD_7,
A => RD(7),
B => DE_RADDR1_4(7));
\R.A.CTRL.RD_RNI4SF02[3]\: XOR2 port map (
Y => RD_3_0,
A => NN_98,
B => DE_RADDR1_4(3));
\R.D.INST_0_RNII5TU1[29]\: MX2 port map (
Y => NN_1,
A => INST_0(18),
B => INST_0(29),
S => RS1MOD);
\R.A.RFE2_RNIHL7AD6\: OA1C port map (
Y => de_ren2_1_iv,
A => DE_RADDR1_0_SQMUXA,
B => RFE2,
C => RFE_1_I_M);
\R.D.INST_0_RNIJBG096[13]\: NOR2A port map (
Y => RFE_1_I_M,
A => DE_RADDR1_1_SQMUXA,
B => RFE_1);
\R.A.RFE1_RNIV9HP03\: OA1C port map (
Y => de_ren1_1_iv,
A => DE_RADDR1_0_SQMUXA,
B => RFE1,
C => RFE_I_M);
\R.A.CTRL.WREG_RNI20QFS2\: NOR2A port map (
Y => RFE_I_M,
A => DE_RADDR1_1_SQMUXA,
B => RFE);
\R.A.CTRL.RD_RNID8GB3[0]\: XNOR2 port map (
Y => N_9097,
A => NN_99,
B => RS1_IV(0));
\R.A.IMM_RNO[28]\: MX2 port map (
Y => IMM_1(28),
A => INST_0(12),
B => INST_0(18),
S => CALL_HOLD5);
\R.D.INST_0_RNO[25]\: NOR2B port map (
Y => INST_0_RNO(25),
A => N_7255,
B => rst);
\R.D.INST_0_RNO_0[25]\: MX2 port map (
Y => N_7255,
A => data_0_2_21,
B => INST_0(25),
S => MEXC_1_SQMUXA_1_0);
\R.A.RFA1_RNI3V8V3[0]\: MX2 port map (
Y => RFA1_RNI3V8V3(0),
A => RFA1(0),
B => RS1_IV(0),
S => holdn);
\COMB.IC_CTRL.UN23_HOLD_PC_0_2_RNO_1\: NOR2B port map (
Y => HOLD_PC_0_SQMUXA_M,
A => HOLD_PC_0_SQMUXA,
B => JMPL_0_0);
UN1_BRANCH70_RNO: AO1 port map (
Y => UN1_HOLD_PC_0_SQMUXA,
A => HOLD_PC_2_SQMUXA_0,
B => UN12_OP3,
C => HOLD_PC_0_SQMUXA_1);
\R.E.BP_RNI8KS5\: OR2 port map (
Y => NOBPMISS_146,
A => BP,
B => BP_0);
\R.A.NOBP_RNI8I2IH3\: AO1A port map (
Y => LDLOCK,
A => UN9_ICC_CHECK_BP,
B => LDLOCK_3_0,
C => LDLOCK_2);
\R.A.CTRL.WICC_RNI1TLT2\: NOR2B port map (
Y => BICC_HOLD_BP,
A => ICC_CHECK_BP,
B => NOT_VALID);
\R.A.NOBP_RNIA4OJ2\: NOR2A port map (
Y => UN9_ICC_CHECK_BP,
A => ICC_CHECK_BP,
B => NOBP);
\R.D.INST_0_RNIAA0BA[25]\: AO1 port map (
Y => BRANCH_1,
A => NN_155,
B => NOT_VALID,
C => BRANCH_2);
\R.A.NOBP_RNO_1\: OA1 port map (
Y => NOBP_0_SQMUXA_1,
A => ICC_CHECK5,
B => ICC_CHECK11,
C => UN1_INST);
\R.D.INST_0_0_0_RNIAVT53[19]\: AO1 port map (
Y => N_5754,
A => ICC_CHECK_3_0_A3_1,
B => NN_155,
C => N_5757);
\R.E.BP_RNO\: NOR2A port map (
Y => BP_1_1,
A => BP_0,
B => RA_BPMISS_1);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I189_UN1_Y\: NOR2B port map (
Y => I189_UN1_Y,
A => N600,
B => N593);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I189_Y\: OR3 port map (
Y => N658,
A => N526,
B => I129_UN1_Y,
C => I189_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I190_Y\: NOR2B port map (
Y => N659,
A => N601,
B => N593);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I133_UN1_Y\: NOR2B port map (
Y => I133_UN1_Y,
A => N534,
B => N531);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I133_Y\: OR2 port map (
Y => N596,
A => I133_UN1_Y,
B => N530);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I130_Y\: NOR2B port map (
Y => N593,
A => N531,
B => N527);
\R.D.PC_RNIPK35B[8]\: MX2 port map (
Y => N_5896,
A => FPC_109,
B => DPC(8),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNI49VJJ[8]\: MX2 port map (
Y => FE_PC(8),
A => N_5896,
B => PC(8),
S => EX_BPMISS_1);
\COMB.V.F.PC_1_IV_1_RNO_2[8]\: MX2 port map (
Y => N_6059,
A => FPC_109,
B => EADDRESS(8),
S => JUMP);
\COMB.V.F.PC_1_IV_1_RNO_1[8]\: MX2 port map (
Y => PC_5(8),
A => I_17,
B => N_6059,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_3[8]\: XA1 port map (
Y => TMP_M(8),
A => N370,
B => D_N_8_8,
C => UN1_DE_BRANCH_1);
\R.X.CTRL.PC_RNI3LTJ1[8]\: MX2 port map (
Y => XC_RESULT(8),
A => N_5367,
B => N_5335,
S => N_5391_0);
\R.E.CTRL.PC_RNIIVKP[8]\: MX2 port map (
Y => N_5367,
A => PC(8),
B => PC_0(8),
S => N_5359);
\R.X.CTRL.PC_RNIEBIN[8]\: MX2 port map (
Y => N_5335,
A => FLINE(8),
B => PC_2(8),
S => NPC_0(0));
\IR.ADDR_RNO_5[8]\: NOR2B port map (
Y => PC_M_1(8),
A => PC(8),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_4[8]\: NOR2B port map (
Y => PC_M_0(8),
A => PC_0(8),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_6[8]\: NOR2B port map (
Y => PC_M_2(8),
A => PC_2(8),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_2[8]\: NOR2B port map (
Y => ADDR_M_1(8),
A => ADDR(8),
B => RSTATE_0_RNI896D82_0(1));
\IR.ADDR_RNO_0[8]\: NOR2B port map (
Y => PC_M_4(8),
A => FLINE(8),
B => ADDR_0_SQMUXA_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I134_Y\: NOR2B port map (
Y => N597,
A => N535,
B => N531);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I197_Y\: OR2 port map (
Y => N666,
A => I197_UN1_Y,
B => N600);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I197_UN1_Y\: OA1 port map (
Y => I197_UN1_Y,
A => N542,
B => I145_UN1_Y,
C => N601);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I138_Y\: NOR2B port map (
Y => N601,
A => N539,
B => N535);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I137_Y\: AO1 port map (
Y => N600,
A => N538,
B => N535,
C => N534);
\R.X.RESULT_RNIHVDSA[8]\: NOR2A port map (
Y => BPDATA_I_M_0(8),
A => EDATA_1_SQMUXA,
B => BPDATA(8));
\R.E.OP1_RNIPKQM1[24]\: NOR2A port map (
Y => EX_OP1_I_M(24),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI6TH9(24));
\R.F.PC_RNIHN53B[22]\: MX2 port map (
Y => N_5910,
A => FPC_123,
B => DPC(22),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNI8CCLJ[22]\: MX2 port map (
Y => FE_PC(22),
A => N_5910,
B => PC_0(22),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNO_13[22]\: NOR2A port map (
Y => TBA_M(10),
A => TBA(10),
B => RSTATE(1));
\R.F.PC_RNO_12[22]\: OA1 port map (
Y => ADDR_M(22),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(22));
\R.F.PC_RNO_10[22]\: NOR3B port map (
Y => PC_M_4(22),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_123,
C => PC_1_SQMUXA);
\R.F.PC_RNO_14[22]\: NOR2B port map (
Y => DBGI_M(51),
A => ddata(22),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\UN7_CADDR.ADD_30X30_SLOW_I20_S\: AX1D port map (
Y => UN7_CADDR(20),
A => I19_UN5_CO1_157,
B => ADD_30X30_SLOW_I19_CO1_158,
C => D_N_9_9);
\UN17_BADDR.ADD_30X30_SLOW_I20_S\: XOR2 port map (
Y => UN17_BADDR(20),
A => D_N_9_9,
B => N398);
\R.F.PC_RNO_2[22]\: NOR2B port map (
Y => TMP_M(22),
A => NN_128,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_4[22]\: NOR2B port map (
Y => PC_5_M(22),
A => PC_5(22),
B => UN3_DE_HOLD_PC);
\R.F.PC_RNO_7[22]\: MX2 port map (
Y => PC_5(22),
A => I_59,
B => N_6073,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_9[22]\: MX2 port map (
Y => N_6073,
A => FPC_123,
B => EADDRESS(22),
S => JUMP_0);
\R.F.PC_RNO_3[22]\: NOR2B port map (
Y => PC_M(22),
A => DPC(22),
B => PC4_0_0);
\R.F.PC_RNO_8[22]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(22),
A => PC_M_4(22),
B => XC_TRAP_ADDRESS_IV_1(22),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_1[22]\: NOR2B port map (
Y => UN6_FE_NPC_M(20),
A => I_59,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_6[22]\: MX2 port map (
Y => NN_128,
A => UN17_BADDR(20),
B => UN7_CADDR(20),
S => INST_0(30));
\R.X.CTRL.PC_RNIV9VI2[22]\: MX2 port map (
Y => N_6550,
A => FLINE(22),
B => XC_RESULT(22),
S => RSTATE(0));
\R.E.CTRL.PC_RNI4T8L1[22]\: MX2 port map (
Y => XC_RESULT(22),
A => N_5381,
B => N_5349,
S => N_5391);
\R.E.CTRL.PC_RNIA4NT[22]\: MX2 port map (
Y => N_5381,
A => PC_0(22),
B => PC(22),
S => N_5359_0);
\R.M.CTRL.PC_RNINERK[22]\: MX2 port map (
Y => N_5349,
A => FLINE(22),
B => PC_2(22),
S => NPC(0));
\IR.ADDR_RNO_4[22]\: NOR2B port map (
Y => PC_M_0(22),
A => PC(22),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_6[22]\: NOR2B port map (
Y => PC_M_2(22),
A => PC_2(22),
B => ADDR_1_SQMUXA);
\IR.ADDR_RNO_2[22]\: NOR2B port map (
Y => ADDR_M_1(22),
A => ADDR(22),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_0[22]\: NOR2B port map (
Y => PC_M_3(22),
A => FLINE(22),
B => ADDR_0_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I306_Y\: XOR3 port map (
Y => EADDRESS(15),
A => OP1_RNI6RF9(15),
B => UN1_IU_5(81),
C => N796);
\R.E.OP2_RNIVJ621_0[19]\: OR2A port map (
Y => LOGICOUT_4(19),
A => OP2_RNIHGMO(19),
B => OP1_RNIE3G9(19));
\R.E.ALUOP_RNITMTD1[1]\: XOR2 port map (
Y => ALUOP_MUX_6(1),
A => EADDRESS_1(19),
B => ALUOP(1));
\R.E.ALUOP_RNIPHI73[2]\: MX2 port map (
Y => N_5683,
A => ALUOP_MUX_6(1),
B => LOGICOUT_4(19),
S => ALUOP_RNIT6EN(2));
\R.F.PC_RNIT143B[19]\: MX2 port map (
Y => N_5907,
A => FPC_120,
B => DPC(19),
S => RA_BPMISS_1);
\R.A.CTRL.PC_RNIQR9LJ[19]\: MX2 port map (
Y => FE_PC(19),
A => N_5907,
B => PC_0(19),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNO_7[19]\: NOR2B port map (
Y => TMP_M(19),
A => NN_129,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_6[19]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(20),
A => EADDRESS(19),
B => RSTATE_0_RNIRD8D86_0(1));
\R.F.PC_RNO_4[19]\: NOR2B port map (
Y => PC_M(19),
A => DPC(19),
B => PC4_0_0);
\R.F.PC_RNO_8[19]\: MX2 port map (
Y => N_6070,
A => FPC_120,
B => EADDRESS(19),
S => JUMP_0);
\R.F.PC_RNO_3[19]\: MX2 port map (
Y => PC_5(19),
A => I_49,
B => N_6070,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_10[19]\: MX2 port map (
Y => NN_129,
A => UN17_BADDR(17),
B => UN7_CADDR(17),
S => INST_0_0(30));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I322_Y\: XOR2 port map (
Y => EADDRESS(31),
A => N764,
B => EADDRESS_1(31));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I310_Y\: XOR2 port map (
Y => EADDRESS(19),
A => N788,
B => EADDRESS_1(19));
\R.F.PC_RNIJK5J3[8]\: NOR2B port map (
Y => PC_M_0_0(8),
A => FPC_109,
B => DATA_4_SQMUXA_1);
\R.W.S.TT_RNIMVCI3[4]\: NOR2B port map (
Y => TT_M_1(4),
A => TT(4),
B => DATA_3_SQMUXA_1);
\R.F.PC_RNO_13[19]\: NOR3B port map (
Y => PC_M_1(19),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_120,
C => PC_1_SQMUXA);
\R.F.PC_RNO_11[19]\: OA1 port map (
Y => ADDR_M(19),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(19));
\R.F.PC_RNO_12[19]\: NOR2A port map (
Y => TBA_M(7),
A => TBA(7),
B => RSTATE(1));
\R.E.ALUOP_0_RNIDIME1[2]\: XA1 port map (
Y => N_5587,
A => OP2_RNIHGMO(19),
B => ALUOP_0(2),
C => OP1_RNIE3G9(19));
\R.E.ALUOP_0_RNIFNMG6[0]\: MX2 port map (
Y => LOGICOUT(19),
A => N_5619,
B => N_5683,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIA9KS2[2]\: MX2 port map (
Y => N_5619,
A => N_5587,
B => N455,
S => ALUOP(1));
\R.M.Y_RNIQET92[19]\: NOR2B port map (
Y => Y_M_1(19),
A => Y_0(19),
B => ALURESULT_10_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I66_Y\: NOR2B port map (
Y => N525,
A => N437,
B => N440);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I124_Y\: NOR2B port map (
Y => N587,
A => N525,
B => N521);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I120_Y\: NOR2B port map (
Y => N583,
A => N521,
B => N517);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I211_UN1_Y\: NOR2B port map (
Y => I211_UN1_Y,
A => N640,
B => N625);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I156_Y\: NOR3C port map (
Y => N625,
A => N497,
B => N493,
C => N567);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I155_UN1_Y\: NOR3C port map (
Y => I155_UN1_Y,
A => N497,
B => N493,
C => N566);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I95_UN1_Y\: NOR2B port map (
Y => I95_UN1_Y,
A => N496,
B => N493);
\R.E.ALUSEL_RNICI2B[0]\: NOR3B port map (
Y => ALURESULT_9_SQMUXA_1,
A => ALUSEL(0),
B => ALUSEL(1),
C => JMPL);
\R.E.JMPL_RNI6R7E1_0\: OR2 port map (
Y => JMPL_RNI6R7E1_0,
A => MISCOUT_11_SQMUXA,
B => JMPL);
\R.E.ALUOP_RNIR4EN[0]\: NOR2B port map (
Y => N_108,
A => ALUOP_1(0),
B => ALUOP(1));
\R.E.ALUOP_RNIQ8531[2]\: NOR2A port map (
Y => LOGICOUT22,
A => N_108,
B => ALUOP_1(2));
\R.E.ALUOP_RNI93U31_0[0]\: NOR3B port map (
Y => MISCOUT149,
A => ALUOP(1),
B => ALUOP_0(2),
C => ALUOP_1(0));
\R.A.BPIMISS_RNIVFOM71\: NOR2 port map (
Y => UN2_RSTN_5_2,
A => UN1_FE_PC_1_SQMUXA,
B => UN13_DE_HOLD_PC);
\R.E.ALUOP_RNIJN8D1_0[0]\: NOR2A port map (
Y => EDATA_3_SQMUXA,
A => UN1_LOGICOUT21,
B => UN8_CASAEN);
\R.A.IMM_RNO[24]\: MX2 port map (
Y => IMM_1(24),
A => INST_0(12),
B => INST_0(14),
S => CALL_HOLD5_0);
\R.D.INST_0_RNO[14]\: NOR2B port map (
Y => INST_0_RNO(14),
A => N_7244,
B => rst);
\R.E.ALUOP_RNIQ8531_2[0]\: MX2 port map (
Y => UN1_LOGICOUT21,
A => ALUOP_1(0),
B => ALUOP_1(2),
S => ALUOP(1));
\R.D.INST_0_RNO_0[14]\: MX2 port map (
Y => N_7244,
A => data_0_2_10,
B => INST_0(14),
S => MEXC_1_SQMUXA_1_0);
\R.D.PC_RNIHC35B[4]\: MX2 port map (
Y => N_5892,
A => FPC_105,
B => DPC(4),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNIOSUJJ[4]\: MX2 port map (
Y => FE_PC(4),
A => N_5892,
B => PC_0(4),
S => EX_BPMISS_1);
\R.A.RFA2_RNIE9K14[0]\: MX2 port map (
Y => RFA2_RNIE9K14(0),
A => RFA2(0),
B => BADDR_2(2),
S => holdn);
\UN7_CADDR.ADD_30X30_SLOW_I0_UN1_CO1\: NOR2B port map (
Y => I0_UN1_CO1,
A => DPC(2),
B => BADDR_2(2));
\R.A.CTRL.WREG_RNO_2\: NOR3B port map (
Y => UN1_WRITE_REG31,
A => LD_1_SQMUXA_TZ,
B => CALL_HOLD7,
C => UN19_RD);
\R.A.CTRL.WREG_RNO_4\: NOR2A port map (
Y => WRITE_REG_1_SQMUXA,
A => CALL_HOLD5,
B => UN3_OP2);
\R.A.CTRL.WREG_RNO\: NOR2A port map (
Y => WREG_1_8,
A => WRITE_REG,
B => CTRL_ANNUL);
\R.A.CTRL.WREG_RNO_0\: MX2C port map (
Y => WRITE_REG,
A => UN1_WRITE_REG31_1_3,
B => INST_0_0(21),
S => UN1_WRITE_REG31);
\R.X.RSTATE_RNIQKPJ3[1]\: NOR2B port map (
Y => UN387_DBGUNIT,
A => N_137,
B => ANNUL_ALL13_160);
\R.A.RFA2_RNIIDK14[2]\: MX2 port map (
Y => RFA2_RNIIDK14(2),
A => RFA2(2),
B => BADDR_2(4),
S => holdn);
\R.A.RFA1_RNIE2UV7[0]\: MX2 port map (
Y => raddr1(0),
A => RFA1_RNI3V8V3(0),
B => daddr(2),
S => UN387_DBGUNIT);
\R.A.RFA1_RNI0HTK6[1]\: MX2 port map (
Y => raddr1(1),
A => RFA1_RNIKC8K2(1),
B => daddr(3),
S => UN387_DBGUNIT);
\R.A.RFA1_RNI4LTK6[2]\: MX2 port map (
Y => raddr1(2),
A => RFA1_RNINF8K2(2),
B => daddr(4),
S => UN387_DBGUNIT);
\R.A.RFA1_RNI8PTK6[3]\: MX2 port map (
Y => raddr1(3),
A => RFA1_RNIQI8K2(3),
B => daddr(5),
S => UN387_DBGUNIT);
\R.A.RFA1_RNISNFT7[4]\: MX2 port map (
Y => raddr1(4),
A => RFA1_RNIDGQS3(4),
B => daddr(6),
S => UN387_DBGUNIT);
\R.A.RFA1_RNIA2S18[5]\: MX2 port map (
Y => raddr1(5),
A => RFA1_RNIQP614(5),
B => daddr(7),
S => UN387_DBGUNIT);
\R.A.RFA1_RNI8PKA8[6]\: MX2 port map (
Y => raddr1(6),
A => RFA1_RNINFV94(6),
B => daddr(8),
S => UN387_DBGUNIT);
\R.A.RFA2_RNIPC928[0]\: MX2 port map (
Y => raddr2(0),
A => RFA2_RNIE9K14(0),
B => daddr(2),
S => UN387_DBGUNIT);
\R.A.RFA2_RNISF928[1]\: MX2 port map (
Y => raddr2(1),
A => RFA2_RNIGBK14(1),
B => daddr(3),
S => UN387_DBGUNIT);
\R.A.RFA2_RNIVI928[2]\: MX2 port map (
Y => raddr2(2),
A => RFA2_RNIIDK14(2),
B => daddr(4),
S => UN387_DBGUNIT);
\R.A.RFA2_RNI2M928[3]\: MX2 port map (
Y => raddr2(3),
A => RFA2_RNIKFK14(3),
B => daddr(5),
S => UN387_DBGUNIT);
\R.A.RFA2_RNITNRQE[4]\: MX2 port map (
Y => raddr2(4),
A => RFA2_RNIEG6QA(4),
B => daddr(6),
S => UN387_DBGUNIT);
\R.A.RFA2_RNI5U1TE[5]\: MX2 port map (
Y => raddr2(5),
A => RFA2_RNILLCSA(5),
B => daddr(7),
S => UN387_DBGUNIT);
\R.A.RFA2_RNILAE1F[6]\: MX2 port map (
Y => raddr2(6),
A => RFA2_RNI41P0B(6),
B => daddr(8),
S => UN387_DBGUNIT);
\R.A.RFA2_RNIKSFDB[7]\: MX2 port map (
Y => raddr2(7),
A => RFA2_RNI2IQC7(7),
B => daddr(9),
S => UN387_DBGUNIT);
\R.A.IMM_RNO[2]\: NOR2A port map (
Y => IMM_1(2),
A => BADDR_2(4),
B => CALL_HOLD5);
\COMB.DIAGWR.UN164_DBGUNIT\: NOR2 port map (
Y => UN164_DBGUNIT,
A => daddr(7),
B => daddr(6));
\R.F.PC_RNO_4[4]\: NOR2B port map (
Y => PC_M(4),
A => DPC(4),
B => PC4);
\R.F.PC_RNO_6[4]\: XA1 port map (
Y => UN7_CADDR_M(2),
A => N362,
B => ADD_30X30_SLOW_I2_S_0,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNO_5[4]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(4),
A => XC_TRAP_ADDRESS(4),
B => UN6_XC_EXCEPTION);
\R.E.CTRL.RD_RNI22DB2[1]\: XOR2 port map (
Y => RD_1_8_0,
A => RD_0(1),
B => DE_RADDR1_4(1));
\R.X.RSTATE_RNIVRA34[1]\: NOR2A port map (
Y => DE_RADDR1_1_SQMUXA,
A => holdn,
B => UN387_DBGUNIT);
\R.X.RSTATE_RNIVRA34_0[1]\: NOR2 port map (
Y => DE_RADDR1_0_SQMUXA,
A => UN387_DBGUNIT,
B => holdn);
\R.E.CTRL.RD_RNIHKDM3[0]\: XNOR2 port map (
Y => N_9096,
A => RD_0(0),
B => RS1_IV(0));
\R.D.INST_0_RNI8S5B3[2]\: NOR2A port map (
Y => BADDR_2(4),
A => INST_0(2),
B => R_N_3_MUX);
\R.E.CTRL.RD_RNITTLN3[1]\: XOR2 port map (
Y => RD_1_1_0,
A => RD_0(1),
B => BADDR_2(3));
\R.D.INST_0_RNI7R5B3[1]\: NOR2A port map (
Y => BADDR_2(3),
A => INST_0(1),
B => R_N_3_MUX);
\R.D.INST_0_RNI6Q5B3[0]\: NOR2A port map (
Y => BADDR_2(2),
A => INST_0(0),
B => R_N_3_MUX);
\R.D.INST_0_RNO[3]\: NOR2B port map (
Y => INST_0_RNO(3),
A => N_7233,
B => rst);
\R.A.RFA1_RNIKS077[7]\: MX2 port map (
Y => raddr1(7),
A => RFA1_RNI2IB63(7),
B => daddr(9),
S => UN387_DBGUNIT);
\R.F.PC_RNO_3[4]\: MX2 port map (
Y => PC_5(4),
A => I_7,
B => N_6055,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[4]\: MX2 port map (
Y => N_6055,
A => FPC_105,
B => EADDRESS(4),
S => JUMP);
\R.D.INST_0_RNO_0[3]\: MX2 port map (
Y => N_7233,
A => data_0_0_3,
B => INST_0(3),
S => MEXC_1_SQMUXA_1);
\R.A.RFA2_RNIGBK14[1]\: MX2 port map (
Y => RFA2_RNIGBK14(1),
A => RFA2(1),
B => BADDR_2(3),
S => holdn);
\R.A.RFA1_RNIKC8K2[1]\: MX2 port map (
Y => RFA1_RNIKC8K2(1),
A => RFA1(1),
B => DE_RADDR1_4(1),
S => holdn);
\R.E.OP1_RNIJML61[4]\: MX2 port map (
Y => OP1_RNIJML61(4),
A => OP1(4),
B => DATA_0(4),
S => LDBP1);
\R.X.RESULT_RNIGIKK[4]\: MX2 port map (
Y => XC_RESULT_1(4),
A => RESULT_0(4),
B => DATA_0(4),
S => LD_0_0);
\R.M.CTRL.LD_RNIQVG7O\: NOR2B port map (
Y => RDATA_3_SQMUXA_2,
A => RDATA199,
B => LD_3);
\R.M.CTRL.LD_RNI246F92\: OR2 port map (
Y => N_5496,
A => RDATA_1_SQMUXA,
B => RDATA_5_SQMUXA);
\R.X.DCI.SIZE_RNI01CUF_0[1]\: NOR2B port map (
Y => RDATA_6_SQMUXA,
A => ME_SIZE_1(1),
B => LD_0);
\R.X.DCI.SIZE_RNIMV9IG[0]\: NOR2A port map (
Y => RDATA200,
A => ME_SIZE_1(0),
B => ME_SIZE_1(1));
\R.X.DCI.SIZE_RNIMV9IG_0[0]\: NOR2 port map (
Y => RDATA199,
A => ME_SIZE_1(0),
B => ME_SIZE_1(1));
\R.D.INST_0_0_0_RNI2EPM14[12]\: NOR2B port map (
Y => INST_0_0_0_RNI2EPM14(12),
A => N_7242,
B => rst);
\R.D.INST_0_RNO[4]\: NOR2B port map (
Y => INST_0_RNO(4),
A => N_7234,
B => rst);
\R.D.INST_0_RNO[28]\: NOR2B port map (
Y => INST_0_RNO(28),
A => N_7258,
B => rst);
\R.X.RESULT_RNICSLJ9[12]\: NOR2A port map (
Y => BPDATA_I_M_0(12),
A => EDATA_1_SQMUXA,
B => BPDATA(12));
\R.E.OP1_RNIVJ3H[28]\: MX2 port map (
Y => OP1_RNIVJ3H(28),
A => OP1(28),
B => DATA_0(28),
S => LDBP1);
\R.E.OP1_RNIIBCU1[28]\: NOR2A port map (
Y => EX_OP1_I_M(28),
A => EDATA_3_SQMUXA,
B => OP1_RNIVJ3H(28));
\R.X.RESULT_RNISH59[28]\: MX2 port map (
Y => XC_RESULT_1(28),
A => NN_61,
B => DATA_0(28),
S => LD_4);
\R.D.INST_0_RNO_0[28]\: MX2 port map (
Y => N_7258,
A => data_0_2_24,
B => INST_0(28),
S => MEXC_1_SQMUXA_1);
\R.D.INST_0_0_0_RNIU7TL14[12]\: MX2 port map (
Y => N_7242,
A => data_0_2_8,
B => INST_0_0(12),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[4]\: MX2 port map (
Y => N_7234,
A => data_0_2_0,
B => INST_0(4),
S => MEXC_1_SQMUXA_1);
\R.X.DATA_0_RNO_1[28]\: NOR2B port map (
Y => DCO_M_1(124),
A => data_0_0_28,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_3[4]\: NOR3C port map (
Y => DCO_M(116),
A => N_3160_0,
B => rdatav_0_1_0_0,
C => N_5496);
\R.X.DATA_0_RNO_4[4]\: NOR2B port map (
Y => DCO_M(108),
A => data_0_0_12,
B => RDATA_2_SQMUXA);
\R.X.DATA_0_RNO_1[4]\: NOR2B port map (
Y => DCO_M(124),
A => data_0_0_28,
B => RDATA_0_SQMUXA);
\R.X.RESULT_RNIG0MJ9[13]\: NOR2A port map (
Y => BPDATA_I_M_0(13),
A => EDATA_1_SQMUXA,
B => BPDATA(13));
\R.E.OP1_RNIKDCU1[29]\: NOR2A port map (
Y => EX_OP1_I_M(29),
A => EDATA_3_SQMUXA,
B => OP1_RNI1M3H(29));
\R.X.DCI.SIGNED_RNITK0H0C\: OR2 port map (
Y => DATA_0_1_4(24),
A => DATA_0_1_1(16),
B => DATA_0_1_2(16));
\R.X.RESULT_RNIUJ59[29]\: MX2 port map (
Y => XC_RESULT_1(29),
A => NN_36,
B => DATA_0_2(29),
S => LD_4);
\R.A.RSEL1_RNIDBB3M8[2]\: NOR2A port map (
Y => N_6239,
A => ERES2(29),
B => RSEL1(2));
\R.A.RSEL1_RNICKQLR8[0]\: MX2 port map (
Y => D(29),
A => N_6207,
B => N_6271,
S => RSEL1(0));
\R.A.RSEL1_1_RNIR5KIM8[1]\: MX2 port map (
Y => N_6271,
A => N_6239,
B => XC_RESULT_1(29),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIIA5L4[1]\: MX2 port map (
Y => N_6207,
A => N_6143,
B => N_6175,
S => RSEL1_0(1));
\R.W.RESULT_RNI7UA81[29]\: MX2 port map (
Y => N_6175,
A => MADDRESS_100,
B => RESULT_0(29),
S => RSEL1(2));
\R.D.INST_0_0_0_RNI5H7IV3[21]\: NOR2B port map (
Y => INST_0_0_0_RNI5H7IV3(21),
A => N_7251,
B => rst);
\R.D.INST_0_RNO[13]\: NOR2B port map (
Y => INST_0_RNO(13),
A => N_7243,
B => rst);
\R.E.OP1_RNI1M3H[29]\: MX2 port map (
Y => OP1_RNI1M3H(29),
A => OP1(29),
B => DATA_0_2(29),
S => LDBP1);
\R.X.CTRL.PC_RNI5TLC52[29]\: MX2 port map (
Y => WDATA_66,
A => N_6557,
B => N_6589,
S => XC_RESULT_SN_N_6);
\R.X.RESULT_RNI0DCP[29]\: MX2 port map (
Y => N_6589,
A => XC_RESULT_1(29),
B => ddata(29),
S => RSTATE(0));
\R.X.CTRL.PC_RNI2E0J2[29]\: MX2 port map (
Y => N_6557,
A => FLINE(29),
B => XC_RESULT(29),
S => RSTATE(0));
\R.E.CTRL.PC_RNI0Q9L1[29]\: MX2 port map (
Y => XC_RESULT(29),
A => N_5388,
B => N_5356,
S => N_5391);
\R.E.CTRL.PC_RNIOINT[29]\: MX2 port map (
Y => N_5388,
A => PC(29),
B => PC_0(29),
S => N_5359);
\R.M.CTRL.PC_RNI5TRK[29]\: MX2 port map (
Y => N_5356,
A => FLINE(29),
B => PC_2(29),
S => NPC(0));
\R.E.OP1_RNILEOM1[13]\: NOR2A port map (
Y => EX_OP1_I_M(13),
A => EDATA_3_SQMUXA_0,
B => OP1_RNI2NF9(13));
\R.X.RESULT_RNI3OU0B[13]\: OA1B port map (
Y => BPDATA_I_M(13),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(13));
\R.E.ALUOP_RNI5JDSA[0]\: NOR3A port map (
Y => BPDATA_I_M_2(5),
A => LOGICOUT19,
B => UN8_CASAEN,
C => BPDATA(5));
\R.D.INST_0_0_0_RNI1BBHV3[21]\: MX2 port map (
Y => N_7251,
A => data_0_2_17,
B => INST_0_0(21),
S => MEXC_1_SQMUXA_1_0);
\R.D.INST_0_RNO_0[13]\: MX2 port map (
Y => N_7243,
A => data_0_2_9,
B => INST_0(13),
S => MEXC_1_SQMUXA_1_0);
\R.X.DATA_0_RNO_1[29]\: NOR2A port map (
Y => DATA_0_M(29),
A => DATA_0_2(29),
B => LD_3);
\R.X.DATA_0_RNO_0[29]\: NOR2B port map (
Y => DCO_M_1(125),
A => data_0_29,
B => RDATA_6_SQMUXA);
\R.X.DATA_0_RNO_1[21]\: NOR2A port map (
Y => DATA_0_M(21),
A => DATA_0_0(21),
B => LD_3);
\R.X.DATA_0_RNO_0[21]\: NOR2B port map (
Y => DCO_M_0(117),
A => data_0_21,
B => RDATA_6_SQMUXA);
\R.A.BP_RNI05DQI_0\: NOR2 port map (
Y => PC_5_SN_N_4_MUX,
A => RA_BPMISS_1,
B => EX_BPMISS_1);
\R.F.PC_RNIFL53B[21]\: MX2 port map (
Y => N_5909,
A => FPC_122,
B => DPC(21),
S => RA_BPMISS_1);
\R.M.CTRL.PC_RNILCRK[21]\: MX2 port map (
Y => N_5348,
A => FLINE(21),
B => PC_2(21),
S => NPC(0));
\R.A.CTRL.PC_RNI59CLJ[21]\: MX2 port map (
Y => FE_PC(21),
A => N_5909,
B => PC_0(21),
S => EX_BPMISS_1_0_0);
\R.F.PC_RNO_9[21]\: MX2 port map (
Y => NN_130,
A => UN17_BADDR(19),
B => UN7_CADDR(19),
S => INST_0(30));
\R.F.PC_RNO_4[21]\: NOR2B port map (
Y => PC_M(21),
A => DPC(21),
B => PC4_0_0);
\R.F.PC_RNO_5[21]\: NOR2B port map (
Y => XC_TRAP_ADDRESS_M(21),
A => XC_TRAP_ADDRESS(21),
B => UN6_XC_EXCEPTION);
\R.F.PC_RNO_12[21]\: NOR3B port map (
Y => PC_M_4(21),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_122,
C => PC_1_SQMUXA);
\R.F.PC_RNO_6[21]\: NOR2B port map (
Y => TMP_M(21),
A => NN_130,
B => UN1_DE_BRANCH_1);
\R.F.PC_RNO_10[21]\: NOR2B port map (
Y => DBGI_M(50),
A => ddata(21),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_13[21]\: OA1 port map (
Y => ADDR_M(21),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(21));
\R.F.PC_RNO_3[21]\: MX2 port map (
Y => PC_5(21),
A => I_56,
B => N_6072,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_7[21]\: MX2 port map (
Y => N_6072,
A => FPC_122,
B => EADDRESS(21),
S => JUMP_0);
\IR.ADDR_RNO_2[21]\: NOR2B port map (
Y => ADDR_M_1(21),
A => ADDR(21),
B => UN1_INTACK6_2_0_0);
\IR.ADDR_RNO_0[21]\: NOR2B port map (
Y => PC_M_3(21),
A => FLINE(21),
B => ADDR_0_SQMUXA);
\R.E.OP2_RNI3N521_0[12]\: OR2A port map (
Y => LOGICOUT_4(12),
A => OP2_RNI32MO(12),
B => OP1_RNI0LF9(12));
\R.E.ALUOP_0_RNIHLLE1[2]\: XA1 port map (
Y => N_5580,
A => OP2_RNI32MO(12),
B => ALUOP_0(2),
C => OP1_RNI0LF9(12));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I303_Y\: XOR2 port map (
Y => EADDRESS(12),
A => LOGICOUT_5(12),
B => N805);
\R.E.JMPL_RNI65M531\: NOR2B port map (
Y => SHIFTIN_17_M_0(19),
A => SHIFTIN_17(19),
B => ALURESULT_2_SQMUXA);
\R.E.ALUOP_0_RNIGI983[2]\: MX2 port map (
Y => N_5676,
A => ALUOP_MUX_5(1),
B => LOGICOUT_4(12),
S => N_9325_0);
\R.E.ALUOP_RNI1QSD1[1]\: XOR2 port map (
Y => ALUOP_MUX_5(1),
A => LOGICOUT_5(12),
B => ALUOP(1));
\R.F.PC_RNO_4[26]\: NOR2B port map (
Y => UN6_FE_NPC_M(24),
A => I_74,
B => RSTATE_0_RNIK8HPR7_1(1));
\R.F.PC_RNO_7[26]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(26),
A => DBGI_M(55),
B => XC_TRAP_ADDRESS_IV_1(26),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_6[26]\: NOR2B port map (
Y => PC_M(26),
A => DPC(26),
B => PC4);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO_2[17]\: NOR2B port map (
Y => EX_OP2_M(17),
A => UN1_IU_5(83),
B => ALURESULT_7_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_3_RNO[17]\: NOR2B port map (
Y => BPDATA_M(17),
A => BPDATA(17),
B => ALURESULT_6_SQMUXA);
\R.F.PC_RNO_0[26]\: MX2 port map (
Y => NN_26,
A => UN17_BADDR(24),
B => UN7_CADDR(24),
S => INST_0(30));
\R.F.PC_RNO_9[26]\: NOR2B port map (
Y => DBGI_M(55),
A => ddata(26),
B => XC_TRAP_ADDRESS_2_SQMUXA);
\R.F.PC_RNO_13[26]\: NOR3B port map (
Y => PC_M_3(26),
A => XC_TRAP_ADDRESS_1_SQMUXA_1,
B => FPC_127,
C => PC_1_SQMUXA);
\R.F.PC_RNO_11[26]\: OA1 port map (
Y => ADDR_M(26),
A => ANNUL_ALL12,
B => PWD_0_SQMUXA,
C => ADDR(26));
\R.F.PC_RNO_12[26]\: NOR2A port map (
Y => TBA_M(14),
A => TBA(14),
B => RSTATE(1));
\R.F.PC_RNO_5[26]\: MX2 port map (
Y => PC_5(26),
A => I_74,
B => N_6077,
S => PC_5_SN_N_4_MUX);
\R.F.PC_RNO_8[26]\: MX2 port map (
Y => N_6077,
A => FPC_127,
B => EADDRESS(26),
S => JUMP);
\R.E.JMPL_RNICJIH31_0\: NOR2B port map (
Y => SHIFTIN_17_M(20),
A => SHIFTIN_17(20),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNIVTNNA3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(20),
A => EADDRESS(19),
B => ALURESULT_0_SQMUXA);
\R.E.OP2_RNILSBB2[8]\: NOR2B port map (
Y => EX_OP2_M(8),
A => OP2_RNIF14T(8),
B => ALURESULT_7_SQMUXA_0_0);
\R.E.JMPL_RNIVBJM02\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(9),
A => EADDRESS(8),
B => ALURESULT_0_SQMUXA_0);
\R.E.CTRL.PC_RNI0Q8H1[8]\: NOR2B port map (
Y => PC_M_3(8),
A => PC_0(8),
B => JMPL_RNI6R7E1_0);
\R.E.OP2_RNINBU62[19]\: NOR2B port map (
Y => EX_OP2_M(19),
A => OP2_RNIHGMO(19),
B => ALURESULT_7_SQMUXA);
\R.X.RESULT_RNIAUKBC[8]\: NOR2B port map (
Y => BPDATA_M(8),
A => BPDATA(8),
B => ALUOP_RNICMFS2(2));
\R.W.S.TBA_RNO_0[14]\: NOR2B port map (
Y => N_6820,
A => ddata(26),
B => rst);
\R.W.S.TBA_RNO[14]\: MX2 port map (
Y => TBA_1(14),
A => N_6820,
B => N_6799,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[14]\: MX2 port map (
Y => N_6799,
A => TBA(14),
B => RESULT_0(26),
S => TBA_1_SQMUXA);
\R.E.ALUOP_0_RNIEUBH6[0]\: MX2 port map (
Y => LOGICOUT(12),
A => N_5612,
B => N_5676,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIIFIS2[2]\: MX2 port map (
Y => N_5612,
A => N_5580,
B => N434,
S => ALUOP(1));
\R.E.CTRL.INST_RNIOJRG3[14]\: OR2 port map (
Y => ALURESULT_4(0),
A => ALURESULT_9_SQMUXA,
B => ALURESULT_8_SQMUXA);
\R.W.S.TBA_RNIERVS2[7]\: NOR2B port map (
Y => TBA_M_1(7),
A => TBA(7),
B => ALURESULT_12_SQMUXA);
\R.X.RESULT_RNIRSLK9[19]\: NOR2B port map (
Y => BPDATA_M(19),
A => BPDATA(19),
B => ALURESULT_6_SQMUXA);
\R.X.RESULT_RNIM9KBC[3]\: NOR2B port map (
Y => BPDATA_M_1(3),
A => ALUOP_RNICMFS2(0),
B => BPDATA(3));
\R.M.WERR_RNIM0K41\: OA1B port map (
Y => WERR_1,
A => werr,
B => WERR_0,
C => DWT);
\R.E.ALUCIN_RNO\: AO1A port map (
Y => CIN,
A => G_7_1,
B => N_4977,
C => UN1_CIN_0_SQMUXA);
\R.E.ALUCIN_RNO_1\: MX2 port map (
Y => N_4977,
A => CIN_2_M_0,
B => NCIN_M_0,
S => NCIN);
\R.E.ALUOP_RNI3M4L2[1]\: XOR2 port map (
Y => ALUOP_MUX_22(1),
A => LOGICOUT_5(3),
B => ALUOP(1));
\R.E.OP2_RNI5JD92_1[3]\: OR2 port map (
Y => N407,
A => UN1_IU_5(69),
B => OP1_RNIHKL61(3));
\R.E.ALUOP_RNI4N4L2[2]\: XA1 port map (
Y => N_5571,
A => UN1_IU_5(69),
B => ALUOP_1(2),
C => OP1_RNIHKL61(3));
\R.E.ALUOP_RNI7D9A5[2]\: MX2 port map (
Y => N_5603,
A => N_5571,
B => N407,
S => ALUOP(1));
\R.E.ALUOP_0_RNI7KIDB[0]\: MX2 port map (
Y => LOGICOUT(3),
A => N_5603,
B => N_5667,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIKAPM5[2]\: MX2 port map (
Y => N_5667,
A => ALUOP_MUX_22(1),
B => LOGICOUT_4(3),
S => N_9325_0);
\R.E.OP2_RNI9ND92[4]\: OR2A port map (
Y => LOGICOUT_4(4),
A => OP2_RNIM0O21(4),
B => OP1_RNIJML61(4));
\R.E.ALUOP_RNI8R4L2[2]\: XA1 port map (
Y => N_5572,
A => OP2_RNIM0O21(4),
B => ALUOP_1(2),
C => OP1_RNIJML61(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I295_Y\: XOR3 port map (
Y => EADDRESS(4),
A => OP1_RNIJML61(4),
B => OP2_RNIM0O21(4),
C => N678);
\R.E.ALUOP_0_RNISIPM5[2]\: MX2 port map (
Y => N_5668,
A => ALUOP_MUX_15(1),
B => LOGICOUT_4(4),
S => N_9325_0);
\R.E.OP2_RNI7Q4L2[4]\: XOR3 port map (
Y => ALUOP_MUX_15(1),
A => OP1_RNIJML61(4),
B => OP2_RNIM0O21(4),
C => ALUOP(1));
\R.F.PC_RNO_11[4]\: NOR2B port map (
Y => DBGI_M(33),
A => ddata(4),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_9[4]\: NOR3B port map (
Y => PC_M_3(4),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_105,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_12[4]\: OA1 port map (
Y => ADDR_M(4),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(4));
\R.E.ALUOP_0_RNIN4JDB[0]\: MX2 port map (
Y => LOGICOUT(4),
A => N_5604,
B => N_5668,
S => ALUOP_0(0));
\R.E.ALUOP_RNIFL9A5[2]\: MX2 port map (
Y => N_5604,
A => N_5572,
B => LOGICOUT_3(4),
S => ALUOP(1));
\R.X.CTRL.PC_RNI63IN[4]\: MX2 port map (
Y => N_5331,
A => FLINE(4),
B => PC_2(4),
S => NPC_0(0));
\IR.ADDR_RNO_1[4]\: NOR2B port map (
Y => DBGI_M_1(33),
A => ddata(4),
B => NPC_1_SQMUXA_1);
\IR.ADDR_RNO_5[4]\: NOR2B port map (
Y => PC_M_1(4),
A => PC_0(4),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_4[4]\: NOR2B port map (
Y => PC_M_0_0(4),
A => PC(4),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_6[4]\: NOR2B port map (
Y => PC_M_2(4),
A => PC_2(4),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_3[4]\: NOR2B port map (
Y => PC_M_0(4),
A => FLINE(4),
B => ADDR_0_SQMUXA_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I186_Y\: NOR2B port map (
Y => N655,
A => N589,
B => N597);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I142_Y\: NOR2B port map (
Y => N605,
A => N543,
B => N539);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I141_Y\: AO1 port map (
Y => N604,
A => N542,
B => N539,
C => N538);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I250_Y\: OR2 port map (
Y => N817,
A => I250_UN1_Y,
B => N670);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I250_UN1_Y\: NOR3C port map (
Y => I250_UN1_Y,
A => N605,
B => N613,
C => ALUCIN);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I206_Y\: OR3 port map (
Y => N678,
A => N546,
B => I149_UN1_Y,
C => I206_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I206_UN1_Y\: NOR2B port map (
Y => I206_UN1_Y,
A => N613,
B => ALUCIN);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I201_Y\: OR2 port map (
Y => N670,
A => I201_UN1_Y,
B => N604);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I201_UN1_Y\: OA1 port map (
Y => I201_UN1_Y,
A => N546,
B => I149_UN1_Y,
C => N605);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I194_Y\: NOR2B port map (
Y => N663,
A => N597,
B => N605);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I193_Y\: OR2 port map (
Y => N662,
A => I193_UN1_Y,
B => N596);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I193_UN1_Y\: NOR2B port map (
Y => I193_UN1_Y,
A => N604,
B => N597);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I178_Y\: NOR2B port map (
Y => N647,
A => N589,
B => N581);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I145_UN1_Y\: NOR2B port map (
Y => I145_UN1_Y,
A => N546,
B => N543);
\R.X.RESULT_RNIL4H68[20]\: MX2 port map (
Y => BPDATA(20),
A => UN1_IU_6(20),
B => XC_RESULT_1(20),
S => BPDATA6);
\R.E.OP2_RNO_3[20]\: MX2 port map (
Y => N_6336,
A => data2(20),
B => NN_131,
S => RSEL2(2));
\R.E.OP2_RNO_4[20]\: MX2 port map (
Y => N_6368,
A => MADDRESS_91,
B => RESULT_0(20),
S => RSEL2(2));
\R.E.OP2_RNO_1[20]\: MX2 port map (
Y => N_6400,
A => N_6336,
B => N_6368,
S => RSEL2(1));
\R.E.OP2_RNO_5[20]\: NOR2A port map (
Y => N_6432,
A => ERES2(20),
B => RSEL2(2));
\R.E.ALUADD_RNIIPC7K9\: XA1A port map (
Y => ICC_16(0),
A => ALUADD,
B => N_52,
C => N_67_1);
\R.E.ALUADD_RNIEN0DS9\: MX2 port map (
Y => N_6676,
A => ICC_16(0),
B => LOGICOUT(20),
S => UN3_OP);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I21_G0N\: NOR2B port map (
Y => N457,
A => UN1_IU_5(86),
B => UN1_IU_6(20));
\R.E.OP1_RNIUKH9[20]\: MX2 port map (
Y => UN1_IU_6(20),
A => OP1(20),
B => DATA_0_0(20),
S => LDBP1_0);
\R.E.OP2_RNI12OO[20]\: MX2 port map (
Y => UN1_IU_5(86),
A => OP2(20),
B => N_5282,
S => LDBP2_0);
\R.X.DATA_0_RNIBO3C[20]\: XOR2 port map (
Y => N_5282,
A => DATA_0_0(20),
B => INVOP2_0);
\R.E.ALUOP_0_RNIDLPE1[2]\: XA1 port map (
Y => N_5588,
A => UN1_IU_5(86),
B => ALUOP_0(2),
C => UN1_IU_6(20));
\R.X.RESULT_RNIC159[20]\: MX2 port map (
Y => XC_RESULT_1(20),
A => NN_30,
B => DATA_0_0(20),
S => LD_4);
\R.E.OP2_RNITP0E1[20]\: XOR3 port map (
Y => ALUOP_MUX_11(1),
A => UN1_IU_6(20),
B => UN1_IU_5(86),
C => ALUOP(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I51_UN1_Y\: NOR2B port map (
Y => I51_UN1_Y,
A => N457,
B => N461);
\R.E.ALUOP_RNIPNO73[2]\: MX2 port map (
Y => N_5684,
A => ALUOP_MUX_11(1),
B => LOGICOUT_4(20),
S => ALUOP_RNIT6EN(2));
\R.E.OP2_RNO_5[29]\: NOR2A port map (
Y => N_6441,
A => ERES2(29),
B => RSEL2(2));
\R.E.OP2_RNO_2[29]\: MX2 port map (
Y => N_6473,
A => N_6441,
B => XC_RESULT_1(29),
S => RSEL2_1(1));
\R.E.OP2_RNO_4[29]\: MX2 port map (
Y => N_6377,
A => MADDRESS_100,
B => RESULT_0(29),
S => RSEL2(2));
\R.E.OP1_RNIG6J2P4[31]\: NOR2A port map (
Y => N_9153,
A => OP1_RNIJ95H(31),
B => EADDRESS(31));
\R.E.OP2_RNI4A4CP4[31]\: NOR2A port map (
Y => N_9152,
A => UN1_IU_5(97),
B => EADDRESS(31));
\R.E.ALUOP_0_RNIF33H6[0]\: MX2 port map (
Y => LOGICOUT(20),
A => N_5620,
B => N_5684,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIAFQS2[2]\: MX2 port map (
Y => N_5620,
A => N_5588,
B => N458,
S => ALUOP(1));
\R.E.OP2_RNIVM921[20]\: OR2A port map (
Y => LOGICOUT_4(20),
A => UN1_IU_5(86),
B => UN1_IU_6(20));
\R.E.OP2_RNIVM921_0[20]\: OR2 port map (
Y => N458,
A => UN1_IU_5(86),
B => UN1_IU_6(20));
\R.E.OP1_RNIHCQM1[20]\: NOR2A port map (
Y => EX_OP1_I_M(20),
A => EDATA_3_SQMUXA_0,
B => UN1_IU_6(20));
\R.X.RESULT_RNI8SPJ9[20]\: NOR2A port map (
Y => BPDATA_I_M(20),
A => EDATA_2_SQMUXA,
B => BPDATA(20));
\R.E.OP1_RNINUMG[20]\: NOR2A port map (
Y => OP1_I_M(20),
A => UN8_CASAEN,
B => OP1(20));
\R.E.OP2_RNO[8]\: XA1C port map (
Y => AOP2(8),
A => INST_RNIRAT7B_0(30),
B => D_1(8),
C => AOP2_2_SQMUXA);
\R.D.INST_0_1_0_RNIL2FM[21]\: AOI1B port map (
Y => LDCHECK1_1_SQMUXA_1,
A => INST_0_1(21),
B => N_5764_1,
C => UN47_CASAEN);
\R.D.INST_0_RNIN94R[21]\: OR2 port map (
Y => UN4_OP3,
A => RD_0_SQMUXA_1,
B => INST_0(21));
\R.D.INST_0_RNIVL2I[19]\: NOR2A port map (
Y => N_5561,
A => INST_0(23),
B => INST_0(19));
\R.D.INST_0_RNITJ2I[19]\: NOR2B port map (
Y => INST_0_2_1,
A => INST_0(19),
B => INST_0(21));
\R.D.INST_0_RNIMD3I[20]\: NOR2B port map (
Y => ICC_CHECK7_1,
A => INST_0(20),
B => INST_0(22));
\R.D.INST_0_RNIH0741[20]\: NOR2B port map (
Y => ICC_CHECK5_4,
A => ICC_CHECK7_1,
B => WRITE_REG_4_SQMUXA_1);
\R.D.INST_0_RNIUK2I[19]\: NOR2B port map (
Y => UN5_OP_1,
A => INST_0(19),
B => INST_0(22));
\R.D.INST_0_RNIPB4R[22]\: NOR2B port map (
Y => UN11_OP3,
A => INST_0_2_1,
B => INST_0(22));
\R.D.INST_0_RNISI2I[19]\: NOR2B port map (
Y => RD_0_SQMUXA_1,
A => INST_0(20),
B => INST_0(19));
\R.D.INST_0_RNIN94R_0[21]\: NOR2B port map (
Y => UN8_OP3,
A => RD_0_SQMUXA_1,
B => INST_0(21));
\R.D.INST_0_RNIEK9M1[20]\: NOR3C port map (
Y => UN3_OP_1,
A => WRITE_REG_4_SQMUXA_1,
B => UN5_OP_1,
C => UN3_OP_3);
\R.D.INST_0_RNI0N2I[19]\: NOR2A port map (
Y => WY_2_1,
A => INST_0_0(24),
B => INST_0(19));
\R.D.INST_0_RNIQH3I_1[24]\: NOR2A port map (
Y => ICC_CHECK9_2,
A => INST_0(22),
B => INST_0_0(24));
\R.D.INST_0_RNIQH3I[24]\: NOR2B port map (
Y => N_5766_2,
A => INST_0_0(24),
B => INST_0(22));
\R.D.INST_0_RNILC3I_0[20]\: NOR2 port map (
Y => UN3_OP_3,
A => INST_0(20),
B => INST_0(21));
\R.D.INST_0_RNIOF3I[20]\: NOR2A port map (
Y => N_5556_1,
A => INST_0_0(24),
B => INST_0(20));
\R.D.INST_0_RNILC3I[20]\: NOR2B port map (
Y => UN16_OP_2,
A => INST_0(20),
B => INST_0(21));
\R.D.INST_0_RNISI2I_0[19]\: NOR2 port map (
Y => UN7_OP_3,
A => INST_0(20),
B => INST_0(19));
\R.D.INST_0_RNIPG3I[23]\: NOR2B port map (
Y => LDCHECK2_2_SQMUXA_1_2,
A => INST_0(23),
B => INST_0(22));
\COMB.LOCK_GEN.LDCHECK1_5_I_O6_0_RNO_0\: NOR2B port map (
Y => N_5769,
A => CNT_0(0),
B => INST_0(30));
\R.D.INST_0_0_0_RNIHQBI1[20]\: NOR3B port map (
Y => UN5_OP,
A => WRITE_REG_4_SQMUXA_1,
B => UN5_OP_1,
C => INST_0_0(20));
\R.D.INST_0_0_0_RNIGM6A4[20]\: OA1 port map (
Y => UN8_OP,
A => UN7_OP,
B => UN5_OP,
C => UN1_INST);
\R.D.INST_0_1_0_RNINIMB[21]\: NOR2 port map (
Y => N_5559_1,
A => INST_0(23),
B => INST_0_1(21));
\R.D.INST_0_0_0_RNINB923[21]\: AO1 port map (
Y => IMM9,
A => ICC_CHECK7_1_0,
B => ICC_CHECK7_1,
C => ICC_CHECK8);
\R.W.S.TT_RNO[5]\: MX2 port map (
Y => NN_132,
A => N_6662,
B => N_6653,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_0[5]\: NOR2B port map (
Y => N_6662,
A => ddata(9),
B => rst);
\R.W.S.TT_RNO_1[5]\: MX2 port map (
Y => N_6653,
A => TT(5),
B => XC_VECTT_1(5),
S => S_3_SQMUXA);
\R.W.S.TT_RNO_0[0]\: NOR2B port map (
Y => N_6657,
A => ddata(4),
B => rst);
\R.W.S.TT_RNO[0]\: MX2 port map (
Y => NN_133,
A => N_6657,
B => N_6648,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_1[0]\: MX2 port map (
Y => N_6648,
A => NN_110,
B => XC_VECTT_1(0),
S => S_3_SQMUXA);
\R.W.S.TBA_RNO_0[0]\: NOR2B port map (
Y => N_6806,
A => ddata(12),
B => rst);
\R.W.S.TBA_RNO[0]\: MX2 port map (
Y => TBA_1(0),
A => N_6806,
B => N_6785,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[0]\: MX2 port map (
Y => N_6785,
A => TBA(0),
B => NN_97,
S => TBA_1_SQMUXA);
\R.W.S.TT_RNO_0[1]\: NOR2B port map (
Y => N_6658,
A => ddata(5),
B => rst);
\R.W.S.TT_RNO[1]\: MX2 port map (
Y => NN_134,
A => N_6658,
B => N_6649,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_1[1]\: MX2 port map (
Y => N_6649,
A => IRL_134,
B => XC_VECTT_1(1),
S => S_3_SQMUXA);
\R.W.S.TBA_RNO_0[1]\: NOR2B port map (
Y => N_6807,
A => ddata(13),
B => rst);
\R.W.S.TBA_RNO[1]\: MX2 port map (
Y => TBA_1(1),
A => N_6807,
B => N_6786,
S => TBA_1_SN_N_3_0);
\R.W.S.TBA_RNO_1[1]\: MX2 port map (
Y => N_6786,
A => TBA(1),
B => RESULT(13),
S => TBA_1_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I25_G0N\: NOR2B port map (
Y => N469,
A => UN1_IU_5(90),
B => OP1_RNI6TH9(24));
\R.E.ALUOP_0_RNIVAMG1[2]\: XA1 port map (
Y => N_5592,
A => UN1_IU_5(90),
B => ALUOP_0(2),
C => OP1_RNI6TH9(24));
\R.E.OP2_RNIHC641[24]\: XOR2 port map (
Y => EADDRESS_1(24),
A => UN1_IU_5(90),
B => OP1_RNI6TH9(24));
\R.E.ALUOP_RNIFFTF1[1]\: XOR2 port map (
Y => ALUOP_MUX_20(1),
A => EADDRESS_1(24),
B => ALUOP(1));
\R.M.Y_RNO_4[19]\: NOR2A port map (
Y => Y_M_1(20),
A => Y_1(20),
B => N_57_0);
\R.M.Y_RNO_2[19]\: NOR2B port map (
Y => LOGICOUT_M(19),
A => LOGICOUT(19),
B => Y14);
\R.M.Y_RNO_3[19]\: NOR2B port map (
Y => Y_M(19),
A => Y_2(19),
B => WY_RNIGIMA);
\R.W.S.Y_RNO_2[19]\: NOR3C port map (
Y => RESULT_M(19),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1,
C => NN_113);
\R.E.OP2_RNIHC641_1[24]\: OR2 port map (
Y => N470,
A => UN1_IU_5(90),
B => OP1_RNI6TH9(24));
\R.E.OP2_RNIHC641_0[24]\: OR2A port map (
Y => LOGICOUT_4(24),
A => UN1_IU_5(90),
B => OP1_RNI6TH9(24));
\R.E.ALUOP_0_RNIEQJ03[2]\: MX2 port map (
Y => N_5624,
A => N_5592,
B => N470,
S => ALUOP(1));
\R.E.ALUOP_0_RNINPLO6[0]\: MX2 port map (
Y => LOGICOUT(24),
A => N_5624,
B => N_5688,
S => ALUOP_0(0));
\R.E.ALUOP_RNIT2IB3[2]\: MX2 port map (
Y => N_5688,
A => ALUOP_MUX_20(1),
B => LOGICOUT_4(24),
S => ALUOP_RNIT6EN(2));
\R.X.DATA_0_RNIJV2C[19]\: XOR2 port map (
Y => N_5281,
A => DATA_0(19),
B => INVOP2_0);
\R.E.OP2_RNIHGMO[19]\: MX2 port map (
Y => OP2_RNIHGMO(19),
A => OP2(19),
B => N_5281,
S => LDBP2_0);
\R.W.S.TBA_RNI8FJC3[7]\: NOR2B port map (
Y => TBA_M_0(7),
A => TBA(7),
B => DATA_3_SQMUXA_1);
\R.W.S.Y_RNITNHA3[19]\: NOR2B port map (
Y => Y_M_0_0(19),
A => Y(19),
B => DATA_0_SQMUXA_2);
\RFO_M[51]_Z13289\: NOR2B port map (
Y => RFO_M(51),
A => data2(19),
B => DATA_1_SQMUXA);
\RFO_M[19]_Z13290\: NOR2B port map (
Y => RFO_M(19),
A => data1(19),
B => DATA_0_SQMUXA);
\R.A.RSEL1_RNIR6P73[2]\: NOR2A port map (
Y => N_6133,
A => data1(19),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNIA7L85\: NOR2B port map (
Y => DBGI_M(24),
A => daddr(19),
B => MRESULT2_0_SQMUXA);
\R.E.OP1_RNIE3G9[19]\: MX2 port map (
Y => OP1_RNIE3G9(19),
A => OP1(19),
B => DATA_0(19),
S => LDBP1_0);
\R.X.RESULT_RNISF39[19]\: MX2 port map (
Y => XC_RESULT_1(19),
A => NN_113,
B => DATA_0(19),
S => LD_4);
\R.E.OP2_RNO_5[19]\: NOR2A port map (
Y => N_6431,
A => ERES2(19),
B => RSEL2(2));
\R.X.CTRL.PC_RNITCDC52[19]\: MX2 port map (
Y => WDATA_56,
A => N_6547,
B => N_6579,
S => XC_RESULT_SN_N_6);
\R.X.RESULT_RNIT69P[19]\: MX2 port map (
Y => N_6579,
A => XC_RESULT_1(19),
B => ddata(19),
S => RSTATE(0));
\R.X.CTRL.PC_RNIT3RI2[19]\: MX2 port map (
Y => N_6547,
A => FLINE(19),
B => XC_RESULT(19),
S => RSTATE(0));
\R.E.OP2_RNO_2[19]\: MX2 port map (
Y => N_6463,
A => N_6431,
B => XC_RESULT_1(19),
S => RSEL2_1(1));
\R.E.OP2_RNO_3[19]\: MX2 port map (
Y => N_6335,
A => data2(19),
B => NN_135,
S => RSEL2(2));
\R.M.DCI.ENADDR_RNI0U125\: NOR2B port map (
Y => DBGI_M_0(48),
A => ddata(19),
B => MRESULT2_1_SQMUXA);
\R.E.OP1_RNIV5MG[19]\: NOR2B port map (
Y => OP1_M(19),
A => OP1(19),
B => UN8_CASAEN);
\R.F.PC_RNO_11[14]\: NOR2A port map (
Y => TBA_M(2),
A => TBA(2),
B => RSTATE(1));
\R.F.PC_RNO_10[14]\: OA1 port map (
Y => ADDR_M(14),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(14));
\R.F.PC_RNO_8[14]\: NOR3B port map (
Y => PC_M_4(14),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_115,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_12[14]\: NOR2B port map (
Y => DBGI_M(43),
A => ddata(14),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_4[14]\: NOR2B port map (
Y => PC_M_0(14),
A => DPC(14),
B => PC4_0_0);
\R.F.PC_RNO_6[14]\: XA1 port map (
Y => TMP_M(14),
A => N382,
B => D_N_8,
C => UN1_DE_BRANCH_1_0_0);
\R.F.PC_RNIJN33B[14]\: MX2 port map (
Y => N_5902,
A => FPC_115,
B => DPC(14),
S => RA_BPMISS_1_0);
\R.A.CTRL.PC_RNIBC9LJ[14]\: MX2 port map (
Y => FE_PC(14),
A => N_5902,
B => PC_1(14),
S => EX_BPMISS_1_0_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I304_Y\: XOR2 port map (
Y => EADDRESS(13),
A => EADDRESS_1(13),
B => N802);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I320_Y\: AX1D port map (
Y => EADDRESS(29),
A => N768_1,
B => ADD_33X33_FAST_I261_Y_1,
C => EADDRESS_1(29));
\R.F.PC_RNO_3[12]\: MX2 port map (
Y => PC_5(12),
A => I_28,
B => N_6063,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_5[12]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(12),
A => DBGI_M(41),
B => XC_TRAP_ADDRESS_IV_1(12),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_8[12]\: NOR2B port map (
Y => DBGI_M(41),
A => ddata(12),
B => XC_TRAP_ADDRESS_2_SQMUXA_0);
\R.F.PC_RNO_12[12]\: NOR3B port map (
Y => PC_M_4(12),
A => XC_TRAP_ADDRESS_1_SQMUXA_1_0,
B => FPC_113,
C => PC_1_SQMUXA_0);
\R.F.PC_RNO_10[12]\: OA1 port map (
Y => ADDR_M(12),
A => ANNUL_ALL12_0,
B => PWD_0_SQMUXA_0,
C => ADDR(12));
\R.F.PC_RNO_11[12]\: NOR2A port map (
Y => TBA_M(0),
A => TBA(0),
B => RSTATE(1));
\R.F.PC_RNO_4[12]\: NOR2B port map (
Y => PC_M(12),
A => DPC(12),
B => PC4_0_0);
\R.F.PC_RNO_7[12]\: MX2 port map (
Y => N_6063,
A => FPC_113,
B => EADDRESS(12),
S => JUMP_0);
\R.F.PC_RNO_3[14]\: MX2 port map (
Y => PC_5(14),
A => I_35,
B => N_6065,
S => PC_5_SN_N_4_MUX_0);
\R.F.PC_RNO_7[14]\: MX2 port map (
Y => N_6065,
A => FPC_115,
B => EADDRESS(14),
S => JUMP_0);
\R.F.PC_RNO_5[14]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(14),
A => PC_M_4(14),
B => XC_TRAP_ADDRESS_IV_1(14),
C => UN6_XC_EXCEPTION_0);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I159_UN1_Y\: NOR3C port map (
Y => I159_UN1_Y,
A => N497,
B => N501,
C => N570);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I245_Y\: AO1 port map (
Y => N802,
A => N661,
B => N676,
C => N660);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I231_UN1_Y\: NOR2B port map (
Y => I231_UN1_Y,
A => N660,
B => N645);
\R.E.ALUSEL_RNI5DU3[0]\: NOR2A port map (
Y => ALURESULT14,
A => ALUSEL(1),
B => ALUSEL(0));
\R.E.ALUSEL_RNI5DU3_1[0]\: NOR2 port map (
Y => N_67_1,
A => ALUSEL(1),
B => ALUSEL(0));
\R.A.CTRL.INST_RNIAMC11[23]\: NOR2A port map (
Y => ALUOP2,
A => ALUOP2_1,
B => INST(23));
\R.E.ALUSEL_RNO_3[1]\: NOR3B port map (
Y => N_5821,
A => INST_0(24),
B => CP_DISABLED_11_SQMUXA_3,
C => INST(23));
\R.A.CTRL.INST_RNI1J7M[19]\: NOR2A port map (
Y => INST_1_2,
A => INST(23),
B => INST_1(19));
\R.A.CTRL.INST_RNIKBO22_3[24]\: NOR3C port map (
Y => NN_153,
A => N_5822_1,
B => N_5822_2,
C => INST_7_3);
\R.A.CTRL.INST_RNIKBO22_0[21]\: NOR3C port map (
Y => INST_8,
A => N_5822_1,
B => INST_8_4_0,
C => INST_9_3);
\R.A.CTRL.INST_RNI15RR4[30]\: NOR2B port map (
Y => ALUADD_10_SQMUXA,
A => ALUSEL12,
B => FP_DISABLED14);
\R.A.CTRL.INST_RNI91GV2[30]\: NOR2B port map (
Y => CP_DISABLED_6_SQMUXA_1,
A => ILLEGAL_INST12,
B => FP_DISABLED14);
\R.M.CASA_RNILUP1\: OR2A port map (
Y => N_5809,
A => CNT_1(1),
B => CASA_138);
\R.A.CTRL.INST_RNI0B0O3[31]\: OA1 port map (
Y => N_5831,
A => N_5827,
B => N_5828,
C => INST(31));
\R.A.CTRL.INST_RNIPDAM_1[30]\: NOR2A port map (
Y => FP_DISABLED14,
A => INST(31),
B => INST(30));
\R.A.CTRL.INST_RNI2K7M[24]\: NOR2 port map (
Y => N_5826,
A => INST_1(19),
B => INST_1(24));
\R.A.CTRL.INST_RNIPDAM_2[30]\: NOR2A port map (
Y => FP_DISABLED12,
A => INST(30),
B => INST(31));
\R.A.CTRL.INST_RNIPT9KA[30]\: OA1 port map (
Y => ALUADD_11_SQMUXA,
A => ILLEGAL_INST13,
B => ALUSEL13_2,
C => FP_DISABLED14);
\R.A.CTRL.CNT_RNIE7BO[0]\: NOR2B port map (
Y => CIN_0_SQMUXA,
A => ALUADD_0_SQMUXA,
B => CIN15);
\R.A.CTRL.INST_RNI8NG54[21]\: OR2 port map (
Y => ILLEGAL_INST33,
A => INST_9,
B => INST_8);
\R.A.CTRL.INST_RNIPDAM_3[30]\: NOR2 port map (
Y => FP_DISABLED13,
A => INST(30),
B => INST(31));
\R.E.ALUOP_RNO_4[1]\: NOR2B port map (
Y => ALUADD_15_SQMUXA,
A => ILLEGAL_INST37,
B => FP_DISABLED14);
\R.A.CTRL.INST_RNI8NG54_0[21]\: OR2 port map (
Y => ALUSEL12,
A => INST_7,
B => INST_9);
\R.A.CTRL.INST_RNI8NG54_2[24]\: OR2 port map (
Y => ILLEGAL_INST31,
A => INST_7,
B => NN_153);
\R.A.CTRL.INST_RNIPDAM[30]\: NOR2B port map (
Y => CIN15,
A => INST(30),
B => INST(31));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I29_G0N\: NOR2B port map (
Y => N481,
A => UN1_IU_5(94),
B => OP1_RNIVJ3H(28));
\R.E.ALUOP_0_RNI0A8O1[2]\: XA1 port map (
Y => N_5596,
A => UN1_IU_5(94),
B => ALUOP_0(2),
C => OP1_RNIVJ3H(28));
\R.E.OP2_RNIGEFN1[28]\: XOR3 port map (
Y => ALUOP_MUX_17(1),
A => OP1_RNIVJ3H(28),
B => UN1_IU_5(94),
C => ALUOP(1));
\R.W.S.Y_RNO_3[6]\: NOR3C port map (
Y => RESULT_M(6),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => RESULT(6));
\R.W.S.Y_RNO_0[6]\: NOR2B port map (
Y => Y_M_1(6),
A => Y_0(6),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.W.S.Y_RNO_2[6]\: NOR2B port map (
Y => Y_M_0_1(6),
A => Y_3(6),
B => Y_1_SQMUXA_1);
\R.M.Y_RNO_4[6]\: NOR2A port map (
Y => Y_M_2(7),
A => Y(7),
B => N_57);
\R.M.Y_RNO_2[6]\: NOR2B port map (
Y => LOGICOUT_M(6),
A => LOGICOUT(6),
B => Y14);
\R.M.Y_RNO_3[6]\: NOR2B port map (
Y => Y_M_0(6),
A => Y_3(6),
B => WY_1_0);
\R.W.S.TT_RNO_1[2]\: MX2 port map (
Y => N_6650,
A => NN_137,
B => XC_VECTT_1(2),
S => S_3_SQMUXA);
\R.W.S.TT_RNO[2]\: MX2 port map (
Y => NN_136,
A => N_6659,
B => N_6650,
S => TBA_1_SN_N_3);
\R.W.S.TT_RNO_0[2]\: NOR2B port map (
Y => N_6659,
A => ddata(6),
B => rst);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I217_UN1_Y\: NOR2B port map (
Y => I217_UN1_Y,
A => N631,
B => N646);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I319_Y\: XOR3 port map (
Y => EADDRESS(28),
A => OP1_RNIVJ3H(28),
B => UN1_IU_5(94),
C => N770);
\R.E.ALUOP_RNIV0MQ3[2]\: MX2 port map (
Y => N_5692,
A => ALUOP_MUX_17(1),
B => LOGICOUT_4(28),
S => ALUOP_RNIT6EN(2));
\R.E.OP1_RNO[7]\: MX2 port map (
Y => AOP1(7),
A => D(7),
B => D(8),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[6]\: MX2 port map (
Y => AOP1(6),
A => D(6),
B => D(7),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[5]\: MX2 port map (
Y => AOP1(5),
A => D(5),
B => D(6),
S => AOP1_1_SQMUXA);
\R.A.RSEL1_RNIDTCF43[2]\: NOR2A port map (
Y => N_6216,
A => ERES2(6),
B => RSEL1(2));
\R.A.RSEL1_RNI406KA3[0]\: MX2 port map (
Y => D(6),
A => N_6184,
B => N_6248,
S => RSEL1(0));
\R.A.RSEL1_RNI1P2I53[1]\: MX2 port map (
Y => N_6248,
A => N_6216,
B => XC_RESULT_1(6),
S => RSEL1(1));
\R.A.RSEL1_RNI432K4[1]\: MX2 port map (
Y => N_6184,
A => N_6120,
B => N_6152,
S => RSEL1(1));
\R.W.RESULT_RNITM451[6]\: MX2 port map (
Y => N_6152,
A => MADDRESS_77,
B => RESULT_0(6),
S => RSEL1(2));
\R.W.S.Y_RNO_2[9]\: NOR2B port map (
Y => DBGI_M_2(38),
A => ddata(9),
B => Y_1_SQMUXA_2);
\R.W.S.Y_RNO_1[9]\: NOR3C port map (
Y => RESULT_M(9),
A => ANNUL_ALL3_0,
B => Y_2_SQMUXA_1_0,
C => NN_78);
\R.W.S.Y_RNO_3[9]\: NOR2B port map (
Y => Y_M_1(9),
A => Y_0(9),
B => RSTATE_0_RNIM7VEA2_0(1));
\R.E.ALUOP_RNICR4M7[0]\: MX2 port map (
Y => LOGICOUT(28),
A => N_5628,
B => N_5692,
S => ALUOP_1(0));
\R.E.ALUOP_0_RNIGONF3[2]\: MX2 port map (
Y => N_5628,
A => N_5596,
B => N482,
S => ALUOP(1));
\R.E.OP2_RNIIBOB1[28]\: OR2A port map (
Y => LOGICOUT_4(28),
A => UN1_IU_5(94),
B => OP1_RNIVJ3H(28));
\R.E.OP2_RNIIBOB1_0[28]\: OR2 port map (
Y => N482,
A => UN1_IU_5(94),
B => OP1_RNIVJ3H(28));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_4[6]\: NOR3C port map (
Y => WIM_M_0(6),
A => MISCOUT149,
B => ALURESULT_13_SQMUXA_4,
C => WIM(6));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_5[6]\: NOR2B port map (
Y => TT_M_0(2),
A => NN_137,
B => ALURESULT_12_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_7[6]\: NOR2B port map (
Y => PS_M_0,
A => PS,
B => ALURESULT_11_SQMUXA);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_3[6]\: NOR2B port map (
Y => EX_OP2_M(6),
A => OP2_RNIBT3T(6),
B => ALURESULT_7_SQMUXA_0_0);
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_0[6]\: NOR2A port map (
Y => LOGICOUT_M_0(6),
A => LOGICOUT(6),
B => N_9);
\R.X.RESULT_RNI8HSPD[6]\: NOR2B port map (
Y => BPDATA_M(6),
A => BPDATA(6),
B => N_5976);
\R.E.JMPL_RNIBKF191\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(7),
A => EADDRESS(6),
B => ALURESULT_0_SQMUXA_0);
\R.A.RSEL1_RNIRNDE25[2]\: NOR2A port map (
Y => N_6217,
A => ERES2(7),
B => RSEL1(2));
\R.A.RSEL1_RNI88S03[2]\: NOR2A port map (
Y => N_6121,
A => data1(7),
B => RSEL1(2));
\R.A.RSEL1_RNINV6J85[0]\: MX2 port map (
Y => D(7),
A => N_6185,
B => N_6249,
S => RSEL1(0));
\R.A.RSEL1_RNIHL3H35[1]\: MX2 port map (
Y => N_6249,
A => N_6217,
B => XC_RESULT_1(7),
S => RSEL1(1));
\R.A.RSEL1_RNI762K4[1]\: MX2 port map (
Y => N_6185,
A => N_6121,
B => N_6153,
S => RSEL1(1));
\R.W.RESULT_RNIVO451[7]\: MX2 port map (
Y => N_6153,
A => MADDRESS_78,
B => RESULT_0(7),
S => RSEL1(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I45_Y\: AO1 port map (
Y => N504,
A => LOGICOUT_1(23),
B => N470,
C => N469);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I73_Y\: AO1 port map (
Y => N532,
A => N424,
B => N428,
C => N427);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I81_Y\: AO1 port map (
Y => N540,
A => N412,
B => LOGICOUT_3(6),
C => N415);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I135_Y\: AO1 port map (
Y => N598,
A => N536,
B => N533,
C => N532);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I157_UN1_Y\: NOR3C port map (
Y => I157_UN1_Y,
A => N499,
B => N495,
C => N568);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I158_Y\: NOR3C port map (
Y => N627,
A => N499,
B => N495,
C => N569);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I213_UN1_Y\: NOR2B port map (
Y => I213_UN1_Y,
A => N627,
B => N642);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I235_UN1_Y\: NOR2B port map (
Y => I235_UN1_Y,
A => N664,
B => N649);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I247_UN1_Y\: OA1 port map (
Y => I247_UN1_Y,
A => N548,
B => I151_UN1_Y,
C => N665);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I247_Y\: OR2 port map (
Y => N808,
A => I247_UN1_Y,
B => N664);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I36_Y\: NOR2B port map (
Y => N495,
A => N485,
B => N482);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I191_UN1_Y\: NOR2B port map (
Y => I191_UN1_Y,
A => N602,
B => N595);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I192_Y\: NOR2B port map (
Y => N661,
A => N603,
B => N595);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I204_UN1_Y\: NOR2B port map (
Y => I204_UN1_Y,
A => N609,
B => N616);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I131_Y\: AO1 port map (
Y => N594,
A => N532,
B => N529,
C => N528);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I132_Y\: NOR2B port map (
Y => N595,
A => N529,
B => N533);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I109_UN1_Y\: OA1 port map (
Y => I109_UN1_Y,
A => N460,
B => I51_UN1_Y,
C => N507);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I199_UN1_Y\: NOR2B port map (
Y => I199_UN1_Y,
A => N610,
B => N603);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I243_UN1_Y\: NOR2B port map (
Y => I243_UN1_Y,
A => N657,
B => N672);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I77_Y\: AO1 port map (
Y => N536,
A => N418,
B => LOGICOUT_3(8),
C => N421);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I136_Y\: NOR2B port map (
Y => N599,
A => N537,
B => N533);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I139_Y\: AO1 port map (
Y => N602,
A => N540,
B => N537,
C => N536);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I171_Y\: AO1 port map (
Y => N640,
A => N582,
B => N575,
C => N574);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I140_Y\: NOR2B port map (
Y => N603,
A => N541,
B => N537);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I74_Y\: NOR2B port map (
Y => N533,
A => N425,
B => N428);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I78_Y\: NOR2B port map (
Y => N537,
A => LOGICOUT_3(7),
B => LOGICOUT_3(8));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I221_UN1_Y\: OA1 port map (
Y => I221_UN1_Y,
A => N584,
B => I181_UN1_Y,
C => N635);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I105_Y\: AO1 port map (
Y => N568,
A => N506,
B => N503,
C => N502);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I106_Y\: NOR2B port map (
Y => N569,
A => N503,
B => N507);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I109_Y\: OR2 port map (
Y => N572,
A => I109_UN1_Y,
B => N506);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I110_Y\: NOR2B port map (
Y => N573,
A => N511,
B => N507);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I38_Y\: NOR2B port map (
Y => N497,
A => N482,
B => N479);
\UN17_BADDR.ADD_30X30_SLOW_I28_UN5_CO1\: NOR2B port map (
Y => I28_UN5_CO1,
A => N414,
B => INST_0(21));
\R.M.ICC_RNO_3[2]\: MX2 port map (
Y => ICC_16(2),
A => ICC_0_SQMUXA_1,
B => UN1_ADDOUT_140,
S => N_67_1);
\R.W.S.Y_RNO_0[1]\: NOR2B port map (
Y => Y_M_1(1),
A => RSTATE_0_RNIM7VEA2_0(1),
B => Y_0(1));
\R.W.S.Y_RNO_2[1]\: NOR2B port map (
Y => Y_M_0_0(1),
A => Y_1_SQMUXA_1,
B => Y_3(1));
\COMB.ALU_SELECT.ALURESULT_1_IV_6_RNO_3[13]\: NOR2B port map (
Y => TBA_M_1(1),
A => TBA(1),
B => ALURESULT_12_SQMUXA);
\R.M.DCI.ENADDR_RNIRO125\: NOR2B port map (
Y => DBGI_M_0(43),
A => ddata(14),
B => MRESULT2_1_SQMUXA_0_0);
\R.W.RESULT_RNIRF881[14]\: MX2 port map (
Y => N_6160,
A => MADDRESS_85,
B => RESULT_0(14),
S => RSEL1(2));
\R.A.RSEL1_0_RNI0L1L4[1]\: MX2 port map (
Y => N_6192,
A => N_6128,
B => N_6160,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNILO1BU5[1]\: MX2 port map (
Y => N_6256,
A => N_6224,
B => XC_RESULT_1(14),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI3G3536[0]\: MX2 port map (
Y => D(14),
A => N_6192,
B => N_6256,
S => RSEL1_0(0));
\R.A.RSEL1_RNIM1P73[2]\: NOR2A port map (
Y => N_6128,
A => data1(14),
B => RSEL1(2));
\R.A.RSEL1_RNIJCRRT5[2]\: NOR2A port map (
Y => N_6224,
A => ERES2(14),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNIVS125\: NOR2B port map (
Y => DBGI_M_0(47),
A => ddata(18),
B => MRESULT2_1_SQMUXA);
\R.W.RESULT_RNI3O881[18]\: MX2 port map (
Y => N_6164,
A => MADDRESS_89,
B => RESULT_0(18),
S => RSEL1(2));
\R.A.RSEL1_0_RNIC12L4[1]\: MX2 port map (
Y => N_6196,
A => N_6132,
B => N_6164,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIAL48E6[1]\: MX2 port map (
Y => N_6260,
A => N_6228,
B => XC_RESULT_1(18),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI4P62J6[0]\: MX2 port map (
Y => D(18),
A => N_6196,
B => N_6260,
S => RSEL1_0(0));
\R.A.RSEL1_RNIQ5P73[2]\: NOR2A port map (
Y => N_6132,
A => data1(18),
B => RSEL1(2));
\R.A.RSEL1_RNI01UOD6[2]\: NOR2A port map (
Y => N_6228,
A => ERES2(18),
B => RSEL1(2));
\R.M.Y_RNO_4[1]\: NOR2A port map (
Y => Y_M_2(2),
A => Y_3(2),
B => N_57);
\R.M.Y_RNO_3[1]\: NOR2B port map (
Y => Y_M_0(1),
A => WY_1_0,
B => Y_3(1));
\R.E.OP2_RNO[19]\: XA1C port map (
Y => AOP2(19),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(19),
C => AOP2_2_SQMUXA_0);
\R.E.SHCNT_RNIK6VGE[2]\: MX2 port map (
Y => SHIFTIN_14(4),
A => SHIFTIN_11(4),
B => SHIFTIN_11(8),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIGIF4F[2]\: MX2 port map (
Y => SHIFTIN_14(8),
A => SHIFTIN_11(8),
B => SHIFTIN_11(12),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNICUVNF[2]\: MX2 port map (
Y => SHIFTIN_14(12),
A => SHIFTIN_11(12),
B => SHIFTIN_11(16),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIOIL8G[2]\: MX2 port map (
Y => SHIFTIN_14(16),
A => SHIFTIN_11(16),
B => SHIFTIN_11(20),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNILLS0H[2]\: MX2 port map (
Y => SHIFTIN_14(20),
A => SHIFTIN_11(20),
B => SHIFTIN_11(24),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNI3GURH[2]\: MX2 port map (
Y => SHIFTIN_14(24),
A => SHIFTIN_11(24),
B => SHIFTIN_11(28),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIHA0NI[2]\: MX2 port map (
Y => SHIFTIN_14(28),
A => SHIFTIN_11(28),
B => SHIFTIN_11(32),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIV42IJ[2]\: MX2 port map (
Y => SHIFTIN_14(32),
A => SHIFTIN_11(32),
B => SHIFTIN_11(36),
S => EX_SHCNT_1(2));
\R.E.SHLEFT_RNIP4GT2\: MX2 port map (
Y => SHIFTIN_8(4),
A => SHIFTIN_5(4),
B => SHIFTIN_5(20),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_1_RNINPMA2\: MX2 port map (
Y => SHIFTIN_8(12),
A => SHIFTIN_5(12),
B => SHIFTIN_5(28),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNILG0H3\: MX2 port map (
Y => SHIFTIN_8(20),
A => SHIFTIN_5(20),
B => SHIFTIN_5(36),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNI3ECR2\: MX2 port map (
Y => SHIFTIN_8(28),
A => SHIFTIN_5(28),
B => SHIFTIN_5(44),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNI3B2C4\: MX2 port map (
Y => SHIFTIN_8(36),
A => SHIFTIN_5(36),
B => SHIFTIN_5(52),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNIH8EM3\: MX2 port map (
Y => SHIFTIN_8(44),
A => SHIFTIN_5(44),
B => SHIFTIN_5(60),
S => EX_SHCNT_1(4));
\R.E.SHCNT_RNI2OB56[3]\: MX2 port map (
Y => SHIFTIN_11(4),
A => SHIFTIN_8(4),
B => SHIFTIN_8(12),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNI2NEE7[3]\: MX2 port map (
Y => SHIFTIN_11(8),
A => SHIFTIN_8(8),
B => SHIFTIN_8(16),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNIU3SO6[3]\: MX2 port map (
Y => SHIFTIN_11(12),
A => SHIFTIN_8(12),
B => SHIFTIN_8(20),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIU2V18[3]\: MX2 port map (
Y => SHIFTIN_11(16),
A => SHIFTIN_8(16),
B => SHIFTIN_8(24),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIAOH97[3]\: MX2 port map (
Y => SHIFTIN_11(20),
A => SHIFTIN_8(20),
B => SHIFTIN_8(28),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIR56Q8[3]\: MX2 port map (
Y => SHIFTIN_11(24),
A => SHIFTIN_8(24),
B => SHIFTIN_8(32),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIOIJ48[3]\: MX2 port map (
Y => SHIFTIN_11(28),
A => SHIFTIN_8(28),
B => SHIFTIN_8(36),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNI6DLV8[3]\: MX2 port map (
Y => SHIFTIN_11(36),
A => SHIFTIN_8(36),
B => SHIFTIN_8(44),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNI6ELC1\: MX2 port map (
Y => SHIFTIN_5(52),
A => EX_SARI_1_1,
B => OP1_RNI0NH9(21),
S => SHLEFT_1);
\R.E.SHLEFT_RNIDLNE1\: NOR2A port map (
Y => SHIFTIN_5(4),
A => OP1_RNIJML61(4),
B => SHLEFT);
\R.E.SHLEFT_1_RNIABCK\: NOR2A port map (
Y => SHIFTIN_5(12),
A => OP1_RNI0LF9(12),
B => SHLEFT_1);
\R.A.RSEL1_0_RNITK4L4[1]\: MX2 port map (
Y => N_6200,
A => N_6136,
B => N_6168,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIJSPSN7[1]\: MX2 port map (
Y => N_6264,
A => N_6232,
B => XC_RESULT_1(22),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIUJUMS7[0]\: MX2 port map (
Y => D(22),
A => N_6200,
B => N_6264,
S => RSEL1_0(0));
\R.E.OP2_RNO_4[7]\: MX2 port map (
Y => N_6355,
A => MADDRESS_78,
B => RESULT_0(7),
S => RSEL2(2));
\R.E.OP2_RNO_4[22]\: MX2 port map (
Y => N_6370,
A => MADDRESS_93,
B => NN_40,
S => RSEL2(2));
\R.E.OP2_RNO_1[7]\: MX2 port map (
Y => N_6387,
A => N_6323,
B => N_6355,
S => RSEL2_0(1));
\R.E.OP2_RNO_1[22]\: MX2 port map (
Y => N_6402,
A => N_6338,
B => N_6370,
S => RSEL2(1));
\R.E.OP2_RNO_2[22]\: MX2 port map (
Y => N_6466,
A => N_6434,
B => XC_RESULT_1(22),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[7]\: MX2 port map (
Y => D_1(7),
A => N_6387,
B => N_6451,
S => RSEL2_0(0));
\R.E.OP2_RNO_0[22]\: MX2 port map (
Y => D_1(22),
A => N_6402,
B => N_6466,
S => RSEL2(0));
\R.A.RSEL1_RNIL1Q73[2]\: NOR2A port map (
Y => N_6136,
A => data1(22),
B => RSEL1(2));
\R.A.RSEL1_RNIJGHDN7[2]\: NOR2A port map (
Y => N_6232,
A => ERES2(22),
B => RSEL1(2));
\R.E.OP2_RNO_5[22]\: NOR2A port map (
Y => N_6434,
A => ERES2(22),
B => RSEL2(2));
\R.E.OP2_RNO[7]\: XA1C port map (
Y => AOP2(7),
A => INST_RNIRAT7B_0(30),
B => D_1(7),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[9]\: XA1C port map (
Y => AOP2(9),
A => INST_RNIRAT7B_0(30),
B => D_1(9),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[22]\: XA1C port map (
Y => AOP2(22),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(22),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[4]\: XA1C port map (
Y => AOP2(4),
A => INST_RNIRAT7B_0(30),
B => D_1(4),
C => AOP2_2_SQMUXA);
\R.E.SHLEFT_RNIJ4903\: MX2 port map (
Y => SHIFTIN_8(2),
A => SHIFTIN_5(2),
B => SHIFTIN_5(18),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNI1DGT2\: MX2 port map (
Y => SHIFTIN_8(6),
A => SHIFTIN_5(6),
B => SHIFTIN_5(22),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNI9HNE1\: NOR2A port map (
Y => SHIFTIN_5(2),
A => OP1_RNIFIL61(2),
B => SHLEFT);
\R.E.SHLEFT_RNIHPNE1\: NOR2A port map (
Y => SHIFTIN_5(6),
A => OP1_RNINQL61(6),
B => SHLEFT);
\R.E.SHCNT_RNO[4]\: XOR2 port map (
Y => SHCNT_0(4),
A => D_1(4),
B => SHCNT_1_SQMUXA);
\R.W.RESULT_RNIJC451[1]\: MX2 port map (
Y => N_6147,
A => MADDRESS_72,
B => RESULT_0(1),
S => RSEL1(2));
\R.A.RSEL1_RNILJ1K4[1]\: MX2 port map (
Y => N_6179,
A => N_6115,
B => N_6147,
S => RSEL1(1));
\R.A.RSEL1_RNIK62Q9[1]\: MX2 port map (
Y => N_6243,
A => N_6211,
B => XC_RESULT_1(1),
S => RSEL1(1));
\R.A.RSEL1_RNI8U4SE[0]\: MX2 port map (
Y => D(1),
A => N_6179,
B => N_6243,
S => RSEL1(0));
\COMB.ALU_SELECT.ALURESULT_2_IV_RNIALCN8[1]\: NOR2A port map (
Y => N_6211,
A => ERES2(1),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNIUS225\: NOR2B port map (
Y => DBGI_M_0(55),
A => ddata(26),
B => MRESULT2_1_SQMUXA);
\R.A.RSEL1_0_RNI915L4[1]\: MX2 port map (
Y => N_6204,
A => N_6140,
B => N_6172,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIMSRLO8[1]\: MX2 port map (
Y => N_6268,
A => N_6236,
B => XC_RESULT_1(26),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNID01GT8[0]\: MX2 port map (
Y => D(26),
A => N_6204,
B => N_6268,
S => RSEL1_0(0));
\R.A.RSEL1_RNIP5Q73[2]\: NOR2A port map (
Y => N_6140,
A => data1(26),
B => RSEL1(2));
\R.A.RSEL1_RNIE8J6O8[2]\: NOR2A port map (
Y => N_6236,
A => ERES2(26),
B => RSEL1(2));
\R.E.OP1_RNITMOM1[17]\: NOR2A port map (
Y => EX_OP1_I_M(17),
A => EDATA_3_SQMUXA_0,
B => OP1_RNIAVF9(17));
\R.E.OP1_RNO_7[31]\: NOR2B port map (
Y => ICCO_M(3),
A => ICCO(3),
B => WICC);
\R.E.OP1_RNO_9[31]\: NOR3B port map (
Y => ICC_M_0(3),
A => WICC_2,
B => ICC_0(3),
C => WICC);
\R.E.OP1_RNO_6[31]\: NOR2B port map (
Y => ICC_M_0_0(3),
A => ICC_2(3),
B => WICC_1_0);
\R.E.CTRL.INST_RNILM0C2[19]\: ZOR3I port map (
Y => N_45,
A => OP2_RNIEON21(0),
B => OP2_RNIGQN21(1),
C => NN_4);
\R.E.SHLEFT_RNIBJNE1\: NOR2A port map (
Y => SHIFTIN_5(3),
A => OP1_RNIHKL61(3),
B => SHLEFT);
\R.E.JMPL_RNIDN65G4\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(27),
A => EADDRESS(26),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNITDPS11\: NOR2B port map (
Y => SHIFTIN_17_M(15),
A => SHIFTIN_17(15),
B => ALURESULT_1_SQMUXA_0);
\R.E.SHLEFT_1_RNIEFCK\: NOR2A port map (
Y => SHIFTIN_5(14),
A => OP1_RNI4PF9(14),
B => SHLEFT_1);
\R.E.SHCNT_RNI8BFTD[2]\: MX2 port map (
Y => SHIFTIN_14(1),
A => SHIFTIN_11(1),
B => SHIFTIN_11(5),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI4VMAD[2]\: MX2 port map (
Y => SHIFTIN_14(2),
A => SHIFTIN_11(2),
B => SHIFTIN_11(6),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIEL7KE[2]\: MX2 port map (
Y => SHIFTIN_14(3),
A => SHIFTIN_11(3),
B => SHIFTIN_11(7),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI0B7UD[2]\: MX2 port map (
Y => SHIFTIN_14(6),
A => SHIFTIN_11(6),
B => SHIFTIN_11(10),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIA1O7F[2]\: MX2 port map (
Y => SHIFTIN_14(7),
A => SHIFTIN_11(7),
B => SHIFTIN_11(11),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNISMNHE[2]\: MX2 port map (
Y => SHIFTIN_14(10),
A => SHIFTIN_11(10),
B => SHIFTIN_11(14),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI6D8RF[2]\: MX2 port map (
Y => SHIFTIN_14(11),
A => SHIFTIN_11(11),
B => SHIFTIN_11(15),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI8BD2F[2]\: MX2 port map (
Y => SHIFTIN_14(14),
A => SHIFTIN_11(14),
B => SHIFTIN_11(18),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNII1UBG[2]\: MX2 port map (
Y => SHIFTIN_14(15),
A => SHIFTIN_11(15),
B => SHIFTIN_11(19),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI5HFBF[2]\: MX2 port map (
Y => SHIFTIN_14(17),
A => SHIFTIN_11(17),
B => SHIFTIN_11(21),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIKV2JF[2]\: MX2 port map (
Y => SHIFTIN_14(18),
A => SHIFTIN_11(18),
B => SHIFTIN_11(22),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIULJSG[2]\: MX2 port map (
Y => SHIFTIN_14(19),
A => SHIFTIN_11(19),
B => SHIFTIN_11(23),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIH2ABG[2]\: MX2 port map (
Y => SHIFTIN_14(22),
A => SHIFTIN_11(22),
B => SHIFTIN_11(26),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNI98SKH[2]\: MX2 port map (
Y => SHIFTIN_14(23),
A => SHIFTIN_11(23),
B => SHIFTIN_11(27),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIGEOUG[2]\: MX2 port map (
Y => SHIFTIN_14(25),
A => SHIFTIN_11(25),
B => SHIFTIN_11(29),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIVSB6H[2]\: MX2 port map (
Y => SHIFTIN_14(26),
A => SHIFTIN_11(26),
B => SHIFTIN_11(30),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIN2UFI[2]\: MX2 port map (
Y => SHIFTIN_14(27),
A => SHIFTIN_11(27),
B => SHIFTIN_11(31),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIFNB1I[2]\: MX2 port map (
Y => SHIFTIN_14(29),
A => SHIFTIN_11(29),
B => SHIFTIN_11(33),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIDND1I[2]\: MX2 port map (
Y => SHIFTIN_14(30),
A => SHIFTIN_11(30),
B => SHIFTIN_11(34),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNI5TVAJ[2]\: MX2 port map (
Y => SHIFTIN_14(31),
A => SHIFTIN_11(31),
B => SHIFTIN_11(35),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNIB1FSI[2]\: MX2 port map (
Y => SHIFTIN_14(33),
A => SHIFTIN_11(33),
B => SHIFTIN_11(37),
S => EX_SHCNT_1(2));
\R.E.SHCNT_RNI4MRET[1]\: MX2 port map (
Y => SHIFTIN_17(1),
A => SHIFTIN_14(1),
B => SHIFTIN_14(3),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNI6RQOS[1]\: MX2 port map (
Y => SHIFTIN_17(2),
A => SHIFTIN_14(2),
B => SHIFTIN_14(4),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNI27BCT[1]\: MX2 port map (
Y => SHIFTIN_17(4),
A => SHIFTIN_14(4),
B => SHIFTIN_14(6),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIUIRVT[1]\: MX2 port map (
Y => SHIFTIN_17(6),
A => SHIFTIN_14(6),
B => SHIFTIN_14(8),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIQUBJU[1]\: MX2 port map (
Y => SHIFTIN_17(8),
A => SHIFTIN_14(8),
B => SHIFTIN_14(10),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNI58IK01[1]\: MX2 port map (
Y => SHIFTIN_17(15),
A => SHIFTIN_14(15),
B => SHIFTIN_14(17),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIHS7511[1]\: MX2 port map (
Y => SHIFTIN_17(17),
A => SHIFTIN_14(17),
B => SHIFTIN_14(19),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIUJJ471[1]\: MX2 port map (
Y => SHIFTIN_17(31),
A => SHIFTIN_14(31),
B => SHIFTIN_14(33),
S => EX_SHCNT_1(1));
\R.E.SHLEFT_1_RNI3SFM3\: MX2 port map (
Y => SHIFTIN_8(45),
A => SHIFTIN_5(45),
B => SHIFTIN_5(61),
S => EX_SHCNT_1(4));
\R.E.SHCNT_RNI4OAC7[3]\: MX2 port map (
Y => SHIFTIN_11(19),
A => SHIFTIN_8(19),
B => SHIFTIN_8(27),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIA64J8[3]\: MX2 port map (
Y => SHIFTIN_11(23),
A => SHIFTIN_8(23),
B => SHIFTIN_8(31),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIFAJ48[3]\: MX2 port map (
Y => SHIFTIN_11(27),
A => SHIFTIN_8(27),
B => SHIFTIN_8(35),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIS4NV8[3]\: MX2 port map (
Y => SHIFTIN_11(37),
A => SHIFTIN_8(37),
B => SHIFTIN_8(45),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNINU8K1\: MX2 port map (
Y => SHIFTIN_5(61),
A => EX_SARI_1_1,
B => OP1_RNIH75H(30),
S => SHLEFT_1);
\R.E.SHLEFT_1_RNIFHMA2\: MX2 port map (
Y => SHIFTIN_8(10),
A => SHIFTIN_5(10),
B => SHIFTIN_5(26),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNITO0H3\: MX2 port map (
Y => SHIFTIN_8(22),
A => SHIFTIN_5(22),
B => SHIFTIN_5(38),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNIR5CR2\: MX2 port map (
Y => SHIFTIN_8(26),
A => SHIFTIN_5(26),
B => SHIFTIN_5(42),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_RNIP5ER2\: MX2 port map (
Y => SHIFTIN_8(30),
A => SHIFTIN_5(30),
B => SHIFTIN_5(46),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNI90EM3\: MX2 port map (
Y => SHIFTIN_8(42),
A => SHIFTIN_5(42),
B => SHIFTIN_5(58),
S => EX_SHCNT_1(4));
\R.E.SHCNT_RNIGRKR6[3]\: MX2 port map (
Y => SHIFTIN_11(10),
A => SHIFTIN_8(10),
B => SHIFTIN_8(18),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIS3UO6[3]\: MX2 port map (
Y => SHIFTIN_11(14),
A => SHIFTIN_8(14),
B => SHIFTIN_8(22),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNISFAC7[3]\: MX2 port map (
Y => SHIFTIN_11(18),
A => SHIFTIN_8(18),
B => SHIFTIN_8(26),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNI8OJ97[3]\: MX2 port map (
Y => SHIFTIN_11(22),
A => SHIFTIN_8(22),
B => SHIFTIN_8(30),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIPIH48[3]\: MX2 port map (
Y => SHIFTIN_11(26),
A => SHIFTIN_8(26),
B => SHIFTIN_8(34),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIMIL48[3]\: MX2 port map (
Y => SHIFTIN_11(30),
A => SHIFTIN_8(30),
B => SHIFTIN_8(38),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNI7DJV8[3]\: MX2 port map (
Y => SHIFTIN_11(34),
A => SHIFTIN_8(34),
B => SHIFTIN_8(42),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNI397K1\: MX2 port map (
Y => SHIFTIN_5(58),
A => EX_SARI_1_1,
B => OP1_RNITH3H(27),
S => SHLEFT_1);
\R.E.SHLEFT_1_RNI67CK\: NOR2A port map (
Y => SHIFTIN_5(10),
A => OP1_RNISGF9(10),
B => SHLEFT_1);
\R.E.SHLEFT_1_RNIDHOA2\: MX2 port map (
Y => SHIFTIN_8(14),
A => SHIFTIN_5(14),
B => SHIFTIN_5(30),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNIB67P\: NOR2A port map (
Y => SHIFTIN_5(30),
A => OP1_RNIH75H(30),
B => SHLEFT);
\R.E.SHLEFT_RNIPK0H3\: MX2 port map (
Y => SHIFTIN_8(21),
A => SHIFTIN_5(21),
B => SHIFTIN_5(37),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNI6JQJ2\: MX2 port map (
Y => SHIFTIN_8(25),
A => SHIFTIN_5(25),
B => SHIFTIN_5(41),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNI5SDM3\: MX2 port map (
Y => SHIFTIN_8(41),
A => SHIFTIN_5(41),
B => SHIFTIN_5(57),
S => EX_SHCNT_1(4));
\R.E.SHCNT_RNISN486[3]\: MX2 port map (
Y => SHIFTIN_11(3),
A => SHIFTIN_8(3),
B => SHIFTIN_8(11),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNI6CSO6[3]\: MX2 port map (
Y => SHIFTIN_11(13),
A => SHIFTIN_8(13),
B => SHIFTIN_8(21),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNII0I97[3]\: MX2 port map (
Y => SHIFTIN_11(21),
A => SHIFTIN_8(21),
B => SHIFTIN_8(29),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNI0SVS7[3]\: MX2 port map (
Y => SHIFTIN_11(25),
A => SHIFTIN_8(25),
B => SHIFTIN_8(33),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNI0RJ48[3]\: MX2 port map (
Y => SHIFTIN_11(29),
A => SHIFTIN_8(29),
B => SHIFTIN_8(37),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIV4JV8[3]\: MX2 port map (
Y => SHIFTIN_11(33),
A => SHIFTIN_8(33),
B => SHIFTIN_8(41),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNI177K1\: MX2 port map (
Y => SHIFTIN_5(57),
A => EX_SARI_1_1,
B => OP1_RNIRF3H(26),
S => SHLEFT_1);
\R.E.SHCNT_RNIKF486[3]\: MX2 port map (
Y => SHIFTIN_11(2),
A => SHIFTIN_8(2),
B => SHIFTIN_8(10),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNI0OD56[3]\: MX2 port map (
Y => SHIFTIN_11(6),
A => SHIFTIN_8(6),
B => SHIFTIN_8(14),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_RNI5HGT2\: MX2 port map (
Y => SHIFTIN_8(7),
A => SHIFTIN_5(7),
B => SHIFTIN_5(23),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_0_RNIJKPJ3\: MX2 port map (
Y => SHIFTIN_8(19),
A => SHIFTIN_5(19),
B => SHIFTIN_5(35),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNI1T0H3\: MX2 port map (
Y => SHIFTIN_8(23),
A => SHIFTIN_5(23),
B => SHIFTIN_5(39),
S => EX_SHCNT_1_0(4));
\R.E.SHCNT_RNI26UE7[3]\: MX2 port map (
Y => SHIFTIN_11(7),
A => SHIFTIN_8(7),
B => SHIFTIN_8(15),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNIO3LR6[3]\: MX2 port map (
Y => SHIFTIN_11(11),
A => SHIFTIN_8(11),
B => SHIFTIN_8(19),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIUHE28[3]\: MX2 port map (
Y => SHIFTIN_11(15),
A => SHIFTIN_8(15),
B => SHIFTIN_8(23),
S => EX_SHCNT_1_0(3));
\R.E.SHLEFT_RNIJRNE1\: NOR2A port map (
Y => SHIFTIN_5(7),
A => OP1_RNIPSL61(7),
B => SHLEFT);
\R.E.SHLEFT_RNIN8903\: MX2 port map (
Y => SHIFTIN_8(3),
A => SHIFTIN_5(3),
B => SHIFTIN_5(19),
S => EX_SHCNT_1_0(4));
\R.X.RESULT_RNINNKK9[10]\: NOR2B port map (
Y => BPDATA_M_0(10),
A => ALURESULT_5_SQMUXA,
B => BPDATA(10));
\R.X.RESULT_RNINBU0B[10]\: OA1B port map (
Y => BPDATA_I_M(10),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(10));
\R.E.OP1_RNIF8OM1[10]\: NOR2A port map (
Y => EX_OP1_I_M(10),
A => EDATA_3_SQMUXA_0,
B => OP1_RNISGF9(10));
\IR.ADDR_RNO_6[15]\: NOR2B port map (
Y => PC_M_2(15),
A => PC_1(15),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_4[15]\: NOR2B port map (
Y => PC_M_0(15),
A => PC(15),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_5[15]\: NOR2B port map (
Y => PC_M_1(15),
A => PC_0(15),
B => ADDR_3_SQMUXA_0);
\R.F.PC_RNO_24[31]\: MX2 port map (
Y => N_6082,
A => FPC_132,
B => EADDRESS(31),
S => JUMP);
\R.E.OP2_RNO_4[28]\: MX2 port map (
Y => N_6376,
A => MADDRESS_99,
B => RESULT_0(28),
S => RSEL2(2));
\R.E.OP2_RNO_1[28]\: MX2 port map (
Y => N_6408,
A => N_6344,
B => N_6376,
S => RSEL2(1));
\R.E.OP2_RNO_0[28]\: MX2 port map (
Y => D_1(28),
A => N_6408,
B => N_6472,
S => RSEL2(0));
\R.W.S.TT_RNIKTCI3[2]\: NOR2B port map (
Y => TT_M(2),
A => NN_137,
B => DATA_3_SQMUXA_1);
\IR.ADDR_RNIEQ4A3[6]\: NOR2B port map (
Y => ADDR_M_0(6),
A => DATA_5_SQMUXA_1,
B => ADDR(6));
\R.E.OP2_RNO_4[10]\: MX2 port map (
Y => N_6358,
A => MADDRESS_81,
B => RESULT_0(10),
S => RSEL2(2));
\R.E.OP2_RNO_1[10]\: MX2 port map (
Y => N_6390,
A => N_6326,
B => N_6358,
S => RSEL2_1(1));
\R.M.DCI.ENADDR_RNI52L85\: NOR2B port map (
Y => DBGI_M(19),
A => daddr(14),
B => MRESULT2_0_SQMUXA);
\R.E.OP2_RNO_4[9]\: MX2 port map (
Y => N_6357,
A => MADDRESS_80,
B => RESULT_0(9),
S => RSEL2(2));
\R.E.OP2_RNO_1[9]\: MX2 port map (
Y => N_6389,
A => N_6325,
B => N_6357,
S => RSEL2_0(1));
\R.E.OP2_RNO_2[9]\: MX2 port map (
Y => N_6453,
A => N_6421,
B => XC_RESULT_1(9),
S => RSEL2_0(1));
\R.E.OP2_RNO_0[9]\: MX2 port map (
Y => D_1(9),
A => N_6389,
B => N_6453,
S => RSEL2_0(0));
\R.E.OP2_RNO_5[9]\: NOR2A port map (
Y => N_6421,
A => ERES2(9),
B => RSEL2(2));
\R.E.ALUOP_0_RNIJSO37[0]\: NOR2A port map (
Y => LOGICOUT_M_0(25),
A => LOGICOUT(25),
B => N_9);
\R.X.RESULT_RNIFKPK9[25]\: NOR2B port map (
Y => BPDATA_M(25),
A => BPDATA(25),
B => ALURESULT_6_SQMUXA);
\R.W.RESULT_RNIJ7881[10]\: MX2 port map (
Y => N_6156,
A => MADDRESS_81,
B => RESULT_0(10),
S => RSEL1(2));
\R.A.RSEL1_0_RNIK81L4[1]\: MX2 port map (
Y => N_6188,
A => N_6124,
B => N_6156,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNISCEE36[1]\: MX2 port map (
Y => N_6252,
A => N_6220,
B => XC_RESULT_1(10),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIUNF886[0]\: MX2 port map (
Y => D(10),
A => N_6188,
B => N_6252,
S => RSEL1_0(0));
\R.W.RESULT_RNI3T451[9]\: MX2 port map (
Y => N_6155,
A => MADDRESS_80,
B => RESULT_0(9),
S => RSEL1(2));
\R.A.RSEL1_RNIDC2K4[1]\: MX2 port map (
Y => N_6187,
A => N_6123,
B => N_6155,
S => RSEL1(1));
\R.A.RSEL1_RNISQK736[1]\: MX2 port map (
Y => N_6251,
A => N_6219,
B => XC_RESULT_1(9),
S => RSEL1(1));
\R.A.RSEL1_RNI8BO986[0]\: MX2 port map (
Y => D(9),
A => N_6187,
B => N_6251,
S => RSEL1(0));
\R.E.OP2_RNO_4[16]\: MX2 port map (
Y => N_6364,
A => MADDRESS_87,
B => RESULT_0(16),
S => RSEL2(2));
\R.E.OP2_RNO_4[18]\: MX2 port map (
Y => N_6366,
A => MADDRESS_89,
B => RESULT_0(18),
S => RSEL2(2));
\R.E.OP2_RNO_4[25]\: MX2 port map (
Y => N_6373,
A => MADDRESS_96,
B => RESULT_0(25),
S => RSEL2(2));
\R.E.OP2_RNO_1[15]\: MX2 port map (
Y => N_6395,
A => N_6331,
B => N_6363,
S => RSEL2(1));
\R.E.OP2_RNO_1[16]\: MX2 port map (
Y => N_6396,
A => N_6332,
B => N_6364,
S => RSEL2(1));
\R.E.OP2_RNO_1[18]\: MX2 port map (
Y => N_6398,
A => N_6334,
B => N_6366,
S => RSEL2(1));
\R.E.OP2_RNO_1[25]\: MX2 port map (
Y => N_6405,
A => N_6341,
B => N_6373,
S => RSEL2(1));
\R.E.OP2_RNO_2[25]\: MX2 port map (
Y => N_6469,
A => N_6437,
B => XC_RESULT_1(25),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[18]\: MX2 port map (
Y => D_1(18),
A => N_6398,
B => N_6462,
S => RSEL2(0));
\R.E.OP2_RNO_0[25]\: MX2 port map (
Y => D_1(25),
A => N_6405,
B => N_6469,
S => RSEL2(0));
\R.A.RSEL1_RNI2PU426[2]\: NOR2A port map (
Y => N_6219,
A => ERES2(9),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNI2VK85\: NOR2B port map (
Y => DBGI_M(16),
A => daddr(11),
B => MRESULT2_0_SQMUXA);
\R.W.RESULT_RNIL9881[11]\: MX2 port map (
Y => N_6157,
A => MADDRESS_82,
B => RESULT_0(11),
S => RSEL1(2));
\R.A.RSEL1_0_RNINB1L4[1]\: MX2 port map (
Y => N_6189,
A => N_6125,
B => N_6157,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNI0JNLK5[1]\: MX2 port map (
Y => N_6253,
A => N_6221,
B => XC_RESULT_1(11),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI51PFP5[0]\: MX2 port map (
Y => D(11),
A => N_6189,
B => N_6253,
S => RSEL1_0(0));
\R.A.RSEL1_RNI4DH6K5[2]\: NOR2A port map (
Y => N_6221,
A => ERES2(11),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNIF2LA5\: NOR2B port map (
Y => DBGI_M_0(38),
A => ddata(9),
B => MRESULT2_1_SQMUXA_0_0);
\R.E.OP1_RNINTLG[11]\: NOR2B port map (
Y => OP1_M(11),
A => OP1(11),
B => UN8_CASAEN);
\R.M.DCI.ENADDR_RNIOL125\: NOR2B port map (
Y => DBGI_M_0(40),
A => ddata(11),
B => MRESULT2_1_SQMUXA_0_0);
\R.X.RESULT_RNIRFU0B[11]\: OA1B port map (
Y => BPDATA_I_M(11),
A => EDATA_2_SQMUXA_0,
B => EDATA_1_SQMUXA,
C => BPDATA(11));
\R.W.RESULT_RNI3QA81[27]\: MX2 port map (
Y => N_6173,
A => MADDRESS_98,
B => NN_47,
S => RSEL1(2));
\R.A.RSEL1_0_RNIC45L4[1]\: MX2 port map (
Y => N_6205,
A => N_6141,
B => N_6173,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNI6CB698[1]\: MX2 port map (
Y => N_6269,
A => N_6237,
B => XC_RESULT_1(27),
S => RSEL1_1(1));
\R.A.RSEL1_RNIHKH9E8[0]\: MX2 port map (
Y => D(27),
A => N_6205,
B => N_6269,
S => RSEL1(0));
\R.A.RSEL1_RNIQ6Q73[2]\: NOR2A port map (
Y => N_6141,
A => data1(27),
B => RSEL1(2));
\R.A.RSEL1_RNISL2N88[2]\: NOR2A port map (
Y => N_6237,
A => ERES2(27),
B => RSEL1(2));
\R.W.S.TT_RNITCP23[5]\: NOR2B port map (
Y => TT_M_0(5),
A => TT(5),
B => ALURESULT_12_SQMUXA);
\R.E.JMPL_RNINB7F22\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(10),
A => EADDRESS(9),
B => ALURESULT_0_SQMUXA_0);
\R.E.JMPL_RNIEG3F01\: NOR2B port map (
Y => SHIFTIN_17_M(10),
A => SHIFTIN_17(10),
B => ALURESULT_1_SQMUXA_0);
\R.E.CTRL.PC_RNI1R8H1[9]\: NOR2B port map (
Y => PC_M_3(9),
A => PC_2(9),
B => JMPL_RNI6R7E1_0);
\R.E.ALUOP_0_RNINB72B[0]\: NOR2A port map (
Y => LOGICOUT_M_0(9),
A => LOGICOUT(9),
B => N_9);
\R.E.OP2_RNINUBB2[9]\: NOR2B port map (
Y => EX_OP2_M(9),
A => OP2_RNIH34T(9),
B => ALURESULT_7_SQMUXA_0_0);
\R.E.OP2_RNO_4[30]\: MX2 port map (
Y => N_6378,
A => MADDRESS_101,
B => RESULT_0(30),
S => RSEL2(2));
\R.E.OP2_RNO_1[30]\: MX2 port map (
Y => N_6410,
A => N_6346,
B => N_6378,
S => RSEL2(1));
\R.E.OP2_RNO_0[30]\: MX2 port map (
Y => D_1(30),
A => N_6410,
B => N_6474,
S => RSEL2(0));
\R.E.OP2_RNO[30]\: XA1C port map (
Y => AOP2(30),
A => INST_RNIRAT7B_0(30),
B => D_1(30),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO_4[11]\: MX2 port map (
Y => N_6359,
A => MADDRESS_82,
B => RESULT_0(11),
S => RSEL2(2));
\R.E.OP2_RNO_4[14]\: MX2 port map (
Y => N_6362,
A => MADDRESS_85,
B => RESULT_0(14),
S => RSEL2(2));
\R.E.OP2_RNO_1[11]\: MX2 port map (
Y => N_6391,
A => N_6327,
B => N_6359,
S => RSEL2(1));
\R.E.OP2_RNO_1[14]\: MX2 port map (
Y => N_6394,
A => N_6330,
B => N_6362,
S => RSEL2(1));
\R.E.OP2_RNO_2[11]\: MX2 port map (
Y => N_6455,
A => N_6423,
B => XC_RESULT_1(11),
S => RSEL2_1(1));
\R.E.OP2_RNO_2[12]\: MX2 port map (
Y => N_6456,
A => N_6424,
B => XC_RESULT_1(12),
S => RSEL2_1(1));
\R.E.OP2_RNO_2[14]\: MX2 port map (
Y => N_6458,
A => N_6426,
B => XC_RESULT_1(14),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[11]\: MX2 port map (
Y => D_1(11),
A => N_6391,
B => N_6455,
S => RSEL2_0(0));
\R.E.OP2_RNO_0[12]\: MX2 port map (
Y => D_1(12),
A => N_6392,
B => N_6456,
S => RSEL2_0(0));
\R.E.OP2_RNO_0[14]\: MX2 port map (
Y => D_1(14),
A => N_6394,
B => N_6458,
S => RSEL2_0(0));
\R.E.OP2_RNO_5[11]\: NOR2A port map (
Y => N_6423,
A => ERES2(11),
B => RSEL2(2));
\R.E.OP2_RNO_5[14]\: NOR2A port map (
Y => N_6426,
A => ERES2(14),
B => RSEL2(2));
\R.E.OP2_RNO[1]\: XA1C port map (
Y => AOP2(1),
A => INST_RNIRAT7B_0(30),
B => D_1(1),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[2]\: XA1C port map (
Y => AOP2(2),
A => INST_RNIRAT7B_0(30),
B => D_1(2),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[3]\: XA1C port map (
Y => AOP2(3),
A => INST_RNIRAT7B_0(30),
B => D_1(3),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[11]\: XA1C port map (
Y => AOP2(11),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(11),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[12]\: XA1C port map (
Y => AOP2(12),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(12),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[14]\: XA1C port map (
Y => AOP2(14),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(14),
C => AOP2_2_SQMUXA_0);
\R.E.OP1_RNO[10]\: MX2 port map (
Y => AOP1(10),
A => D(10),
B => D(11),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[11]\: MX2 port map (
Y => AOP1(11),
A => D(11),
B => D(12),
S => AOP1_1_SQMUXA_0);
\R.E.OP2_RNO_4[23]\: MX2 port map (
Y => N_6371,
A => MADDRESS_94,
B => RESULT_0(23),
S => RSEL2(2));
\R.E.OP2_RNO_1[23]\: MX2 port map (
Y => N_6403,
A => N_6339,
B => N_6371,
S => RSEL2(1));
\R.E.OP2_RNO_2[23]\: MX2 port map (
Y => N_6467,
A => N_6435,
B => XC_RESULT_1(23),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[23]\: MX2 port map (
Y => D_1(23),
A => N_6403,
B => N_6467,
S => RSEL2(0));
\R.E.OP2_RNO[23]\: XA1C port map (
Y => AOP2(23),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(23),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO_4[17]\: MX2 port map (
Y => N_6365,
A => MADDRESS_88,
B => RESULT_0(17),
S => RSEL2(2));
\R.E.OP2_RNO_1[17]\: MX2 port map (
Y => N_6397,
A => N_6333,
B => N_6365,
S => RSEL2(1));
\R.E.OP2_RNO_2[17]\: MX2 port map (
Y => N_6461,
A => N_6429,
B => XC_RESULT_1(17),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[17]\: MX2 port map (
Y => D_1(17),
A => N_6397,
B => N_6461,
S => RSEL2(0));
\R.E.OP2_RNO_5[17]\: NOR2A port map (
Y => N_6429,
A => ERES2(17),
B => RSEL2(2));
\R.E.OP2_RNO[17]\: XA1C port map (
Y => AOP2(17),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(17),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO_2[10]\: MX2 port map (
Y => N_6454,
A => N_6422,
B => XC_RESULT_1(10),
S => RSEL2_0(1));
\R.E.OP2_RNO_0[10]\: MX2 port map (
Y => D_1(10),
A => N_6390,
B => N_6454,
S => RSEL2_0(0));
\R.E.OP2_RNO[10]\: XA1C port map (
Y => AOP2(10),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(10),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO_1[21]\: MX2 port map (
Y => N_6401,
A => N_6337,
B => N_6369,
S => RSEL2(1));
\R.E.OP2_RNO_2[21]\: MX2 port map (
Y => N_6465,
A => N_6433,
B => XC_RESULT_1(21),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[21]\: MX2 port map (
Y => D_1(21),
A => N_6401,
B => N_6465,
S => RSEL2(0));
\R.E.OP2_RNO[21]\: XA1C port map (
Y => AOP2(21),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(21),
C => AOP2_2_SQMUXA_0);
\R.E.OP1_RNO[1]\: MX2 port map (
Y => AOP1(1),
A => D(1),
B => D(2),
S => AOP1_1_SQMUXA);
\R.W.RESULT_RNINB881[12]\: MX2 port map (
Y => N_6158,
A => MADDRESS_83,
B => RESULT_0(12),
S => RSEL1(2));
\R.A.RSEL1_0_RNIQE1L4[1]\: MX2 port map (
Y => N_6190,
A => N_6126,
B => N_6158,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIUKFU66[1]\: MX2 port map (
Y => N_6254,
A => N_6222,
B => XC_RESULT_1(12),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI66HOB6[0]\: MX2 port map (
Y => D(12),
A => N_6190,
B => N_6254,
S => RSEL1_0(0));
\R.A.RSEL1_RNI0D9F66[2]\: NOR2A port map (
Y => N_6222,
A => ERES2(12),
B => RSEL1(2));
\R.M.DCI.ENADDR_RNIUR125\: NOR2B port map (
Y => DBGI_M_0(46),
A => ddata(17),
B => MRESULT2_1_SQMUXA);
\R.W.RESULT_RNI1M881[17]\: MX2 port map (
Y => N_6163,
A => MADDRESS_88,
B => RESULT_0(17),
S => RSEL1(2));
\R.A.RSEL1_0_RNI9U1L4[1]\: MX2 port map (
Y => N_6195,
A => N_6131,
B => N_6163,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNI68VDS5[1]\: MX2 port map (
Y => N_6259,
A => N_6227,
B => XC_RESULT_1(17),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIT81816[0]\: MX2 port map (
Y => D(17),
A => N_6195,
B => N_6259,
S => RSEL1_0(0));
\R.A.RSEL1_RNIULOUR5[2]\: NOR2A port map (
Y => N_6227,
A => ERES2(17),
B => RSEL1(2));
\R.E.OP1_RNO_8[31]\: NOR3B port map (
Y => ICC_M_0(1),
A => WICC_2,
B => ICC_1(1),
C => WICC);
\R.E.OP1_RNO[0]\: MX2 port map (
Y => AOP1(0),
A => D(0),
B => D(1),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[3]\: MX2 port map (
Y => AOP1(3),
A => D(3),
B => D(4),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[4]\: MX2 port map (
Y => AOP1(4),
A => D(4),
B => D(5),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[9]\: MX2 port map (
Y => AOP1(9),
A => D(9),
B => D(10),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[12]\: MX2 port map (
Y => AOP1(12),
A => D(12),
B => D(13),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[13]\: MX2 port map (
Y => AOP1(13),
A => D(13),
B => D(14),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[17]\: MX2 port map (
Y => AOP1(17),
A => D(17),
B => D(18),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[18]\: MX2 port map (
Y => AOP1(18),
A => D(18),
B => D(19),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[19]\: MX2 port map (
Y => AOP1(19),
A => D(19),
B => D(20),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[20]\: MX2 port map (
Y => AOP1(20),
A => D(20),
B => D(21),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[21]\: MX2 port map (
Y => AOP1(21),
A => D(21),
B => D(22),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[22]\: MX2 port map (
Y => AOP1(22),
A => D(22),
B => D(23),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[24]\: MX2 port map (
Y => AOP1(24),
A => D(24),
B => D(25),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[25]\: MX2 port map (
Y => AOP1(25),
A => D(25),
B => D(26),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[26]\: MX2 port map (
Y => AOP1(26),
A => D(26),
B => D(27),
S => AOP1_1_SQMUXA_0);
\R.E.OP1_RNO[27]\: MX2 port map (
Y => AOP1(27),
A => D(27),
B => D(28),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[28]\: MX2 port map (
Y => AOP1(28),
A => D(28),
B => D(29),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[29]\: MX2 port map (
Y => AOP1(29),
A => D(29),
B => D(30),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[30]\: MX2 port map (
Y => AOP1(30),
A => D(30),
B => D(31),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO[31]\: MX2 port map (
Y => AOP1(31),
A => D(31),
B => AOP1_1(31),
S => AOP1_1_SQMUXA);
\R.E.OP1_RNO_0[31]\: AX1D port map (
Y => AOP1_1(31),
A => ICCO_M(1),
B => ICC_IV_1(1),
C => ICC_1(3));
\R.E.OP2_RNO_3[12]\: MX2 port map (
Y => N_6328,
A => data2(12),
B => NN_138,
S => RSEL2(2));
\R.E.OP2_RNO_4[12]\: MX2 port map (
Y => N_6360,
A => MADDRESS_83,
B => RESULT_0(12),
S => RSEL2(2));
\R.E.OP2_RNO_1[12]\: MX2 port map (
Y => N_6392,
A => N_6328,
B => N_6360,
S => RSEL2(1));
\R.W.RESULT_RNITJA81[24]\: MX2 port map (
Y => N_6170,
A => MADDRESS_95,
B => RESULT_0(24),
S => RSEL1(2));
\R.A.RSEL1_0_RNI3R4L4[1]\: MX2 port map (
Y => N_6202,
A => N_6138,
B => N_6170,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIINE0L6[1]\: MX2 port map (
Y => N_6266,
A => N_6234,
B => XC_RESULT_1(24),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI3LJQP6[0]\: MX2 port map (
Y => D(24),
A => N_6202,
B => N_6266,
S => RSEL1_0(0));
\R.A.RSEL1_RNIE76HK6[2]\: NOR2A port map (
Y => N_6234,
A => ERES2(24),
B => RSEL1(2));
\R.E.OP1_RNO[23]\: MX2 port map (
Y => AOP1(23),
A => D(23),
B => D(24),
S => AOP1_1_SQMUXA_0);
\R.E.OP2_RNO_2[26]\: MX2 port map (
Y => N_6470,
A => N_6438,
B => XC_RESULT_1(26),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[26]\: MX2 port map (
Y => D_1(26),
A => N_6406,
B => N_6470,
S => RSEL2(0));
\R.E.OP2_RNO_5[26]\: NOR2A port map (
Y => N_6438,
A => ERES2(26),
B => RSEL2(2));
\R.E.OP2_RNO[26]\: XA1C port map (
Y => AOP2(26),
A => INST_RNIRAT7B_0(30),
B => D_1(26),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO[28]\: XA1C port map (
Y => AOP2(28),
A => INST_RNIRAT7B_0(30),
B => D_1(28),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO_0[15]\: MX2 port map (
Y => D_1(15),
A => N_6395,
B => N_6459,
S => RSEL2_0(0));
\R.E.OP2_RNO_0[16]\: MX2 port map (
Y => D_1(16),
A => N_6396,
B => N_6460,
S => RSEL2(0));
\R.E.OP2_RNO[15]\: XA1C port map (
Y => AOP2(15),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(15),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[16]\: XA1C port map (
Y => AOP2(16),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(16),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[18]\: XA1C port map (
Y => AOP2(18),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(18),
C => AOP2_2_SQMUXA_0);
\R.E.OP2_RNO[25]\: XA1C port map (
Y => AOP2(25),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(25),
C => AOP2_2_SQMUXA_0);
\R.E.SHCNT_RNO[3]\: XOR2 port map (
Y => SHCNT_0(3),
A => D_1(3),
B => SHCNT_1_SQMUXA);
\R.E.SHCNT_RNO[2]\: XOR2 port map (
Y => SHCNT_0(2),
A => D_1(2),
B => SHCNT_1_SQMUXA);
\R.E.SHCNT_RNO[1]\: XOR2 port map (
Y => SHCNT_0(1),
A => D_1(1),
B => SHCNT_1_SQMUXA);
\R.W.RESULT_RNI5Q881[19]\: MX2 port map (
Y => N_6165,
A => MADDRESS_90,
B => RESULT_0(19),
S => RSEL1(2));
\R.A.RSEL1_0_RNIF42L4[1]\: MX2 port map (
Y => N_6197,
A => N_6133,
B => N_6165,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNITMKI67[1]\: MX2 port map (
Y => N_6261,
A => N_6229,
B => XC_RESULT_1(19),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNIQTMCB7[0]\: MX2 port map (
Y => D(19),
A => N_6197,
B => N_6261,
S => RSEL1_0(0));
\R.W.RESULT_RNIRHA81[23]\: MX2 port map (
Y => N_6169,
A => MADDRESS_94,
B => RESULT_0(23),
S => RSEL1(2));
\R.A.RSEL1_0_RNI0O4L4[1]\: MX2 port map (
Y => N_6201,
A => N_6137,
B => N_6169,
S => RSEL1_0(1));
\R.A.RSEL1_1_RNIMHQGH7[1]\: MX2 port map (
Y => N_6265,
A => N_6233,
B => XC_RESULT_1(23),
S => RSEL1_1(1));
\R.A.RSEL1_0_RNI4CVAM7[0]\: MX2 port map (
Y => D(23),
A => N_6201,
B => N_6265,
S => RSEL1_0(0));
\R.A.RSEL1_RNIK3I1H7[2]\: NOR2A port map (
Y => N_6233,
A => ERES2(23),
B => RSEL1(2));
\R.E.OP1_RNIT3MG[17]\: NOR2B port map (
Y => OP1_M(17),
A => OP1(17),
B => UN8_CASAEN);
\R.M.Y_RNO_4[2]\: NOR2B port map (
Y => Y_M_0(2),
A => Y08,
B => Y_3(2));
\R.F.PC_RNO_11[31]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(31),
A => DBGI_M(60),
B => XC_TRAP_ADDRESS_IV_1(31),
C => UN6_XC_EXCEPTION);
\R.E.JMPL_RNICLLM61_0\: NOR2B port map (
Y => SHIFTIN_17_M(27),
A => SHIFTIN_17(27),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIM2O261\: NOR2B port map (
Y => SHIFTIN_17_M_0(26),
A => SHIFTIN_17(26),
B => ALURESULT_2_SQMUXA);
\R.M.DCI.ENADDR_RNIQO225\: NOR2B port map (
Y => DBGI_M_0(51),
A => ddata(22),
B => MRESULT2_1_SQMUXA);
\R.E.OP2_RNINGS82[27]\: NOR2B port map (
Y => EX_OP2_M(27),
A => ALURESULT_7_SQMUXA,
B => OP2_RNIHLKQ(27));
\R.M.Y_RNIPEU92[27]\: NOR2B port map (
Y => Y_M_1(27),
A => Y_3(27),
B => ALURESULT_10_SQMUXA);
\R.W.S.TBA_RNITL113[15]\: NOR2B port map (
Y => TBA_M_1(15),
A => TBA(15),
B => ALURESULT_12_SQMUXA_0);
\R.X.RESULT_RNIUB3E8[26]\: MX2 port map (
Y => BPDATA(26),
A => OP1_RNIRF3H(26),
B => XC_RESULT_1(26),
S => BPDATA6);
\R.X.RESULT_RNI2MKBC[6]\: NOR2B port map (
Y => BPDATA_M_1(6),
A => BPDATA(6),
B => ALUOP_RNICMFS2(0));
\R.E.JMPL_RNIMG1EP3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(23),
A => EADDRESS(22),
B => ALURESULT_0_SQMUXA);
\R.E.JMPL_RNIVH0P41_0\: NOR2B port map (
Y => SHIFTIN_17_M(23),
A => SHIFTIN_17(23),
B => ALURESULT_1_SQMUXA);
\R.E.JMPL_RNIQDKC41\: NOR2B port map (
Y => SHIFTIN_17_M_0(22),
A => SHIFTIN_17(22),
B => ALURESULT_2_SQMUXA);
\R.E.JMPL_RNINNAU8\: NOR2 port map (
Y => LOGICOUT_M_0(22),
A => N_9128,
B => N_9);
\R.X.RESULT_RNI38PK9[22]\: NOR2B port map (
Y => BPDATA_M(22),
A => BPDATA(22),
B => ALURESULT_6_SQMUXA);
\R.E.OP2_RNID6S82[22]\: NOR2B port map (
Y => EX_OP2_M(22),
A => OP2_RNI7BKQ(22),
B => ALURESULT_7_SQMUXA);
\R.X.RESULT_RNIHSC68[10]\: MX2 port map (
Y => BPDATA(10),
A => OP1_RNISGF9(10),
B => XC_RESULT_1(10),
S => BPDATA6_0_0);
\R.F.PC_RNO_18[31]\: MX2 port map (
Y => PC_5(31),
A => I_92,
B => N_6082,
S => PC_5_SN_N_4_MUX);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I317_Y\: XOR3 port map (
Y => EADDRESS(26),
A => OP1_RNIRF3H(26),
B => OP2_RNIFJKQ(26),
C => N774);
\R.E.ALUOP_RNIFGLQ3[2]\: MX2 port map (
Y => N_5690,
A => ALUOP_MUX_7(1),
B => LOGICOUT_4(26),
S => ALUOP_RNIT6EN(2));
\R.E.OP2_RNI86FN1[26]\: XOR3 port map (
Y => ALUOP_MUX_7(1),
A => OP1_RNIRF3H(26),
B => OP2_RNIFJKQ(26),
C => ALUOP(1));
\R.E.OP1_RNIE7CU1[26]\: NOR2A port map (
Y => EX_OP1_I_M(26),
A => EDATA_3_SQMUXA,
B => OP1_RNIRF3H(26));
\R.X.RESULT_RNI4KLJ9[10]\: NOR2A port map (
Y => BPDATA_I_M_0(10),
A => EDATA_1_SQMUXA,
B => BPDATA(10));
\R.E.ALUOP_0_RNIRKSM7[0]\: MX2 port map (
Y => LOGICOUT(26),
A => N_5626,
B => N_5690,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNI08NF3[2]\: MX2 port map (
Y => N_5626,
A => N_5594,
B => N476,
S => ALUOP(1));
\R.E.ALUOP_0_RNIO18O1[2]\: XA1 port map (
Y => N_5594,
A => OP2_RNIFJKQ(26),
B => ALUOP_0(2),
C => OP1_RNIRF3H(26));
\R.E.OP2_RNIA3OB1[26]\: OR2A port map (
Y => LOGICOUT_4(26),
A => OP2_RNIFJKQ(26),
B => OP1_RNIRF3H(26));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I40_Y\: NOR2B port map (
Y => N499,
A => N479,
B => N476);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I39_Y\: MAJ3 port map (
Y => N498,
A => N475,
B => OP1_RNITH3H(27),
C => OP2_RNIHLKQ(27));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I27_G0N\: NOR2B port map (
Y => N475,
A => OP2_RNIFJKQ(26),
B => OP1_RNIRF3H(26));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I41_Y\: OR2 port map (
Y => N500,
A => I41_UN1_Y,
B => N475);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I41_UN1_Y\: NOR2B port map (
Y => I41_UN1_Y,
A => N472,
B => N476);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I27_P0N\: OR2 port map (
Y => N476,
A => OP2_RNIFJKQ(26),
B => OP1_RNIRF3H(26));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I50_Y\: OA1 port map (
Y => N509,
A => OP1_RNI2PH9(22),
B => OP2_RNI7BKQ(22),
C => N461);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I48_Y\: OA1 port map (
Y => N507,
A => OP1_RNI2PH9(22),
B => OP2_RNI7BKQ(22),
C => LOGICOUT_3(23));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I108_Y\: NOR2B port map (
Y => N571,
A => N505,
B => N509);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I46_Y\: NOR2B port map (
Y => N505,
A => N470,
B => LOGICOUT_3(23));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I112_Y\: NOR2B port map (
Y => N575,
A => N513,
B => N509);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I111_Y\: AO1 port map (
Y => N574,
A => N512,
B => N509,
C => N508);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I49_Y\: MAJ3 port map (
Y => N508,
A => N460,
B => OP1_RNI2PH9(22),
C => OP2_RNI7BKQ(22));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I47_Y\: AO1 port map (
Y => N506,
A => N463,
B => LOGICOUT_3(23),
C => LOGICOUT_1(23));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I104_Y\: NOR2B port map (
Y => N567,
A => N501,
B => N505);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I107_Y\: AO1 port map (
Y => N570,
A => N508,
B => N505,
C => N504);
\COMB.ALU_SELECT.ALURESULT_1_IV_2_RNO_0[11]\: NOR2B port map (
Y => TT_M_0(7),
A => TT(7),
B => ALURESULT_12_SQMUXA);
\R.W.S.PIL_RNIO04T2[3]\: NOR2B port map (
Y => PIL_M_0(3),
A => PIL(3),
B => ALURESULT_11_SQMUXA);
\R.E.OP2_RNI7RT62[11]\: NOR2B port map (
Y => EX_OP2_M(11),
A => OP2_RNI10MO(11),
B => ALURESULT_7_SQMUXA_0_0);
\R.X.RESULT_RNI1NS2B[11]\: NOR2B port map (
Y => BPDATA_M(11),
A => ALUOP_RNICMFS2(2),
B => BPDATA(11));
\COMB.ALU_SELECT.ALURESULT_1_IV_2_RNO[11]\: NOR2B port map (
Y => PC_M(11),
A => PC_0(11),
B => JMPL_RNI6R7E1_0);
\R.E.JMPL_RNI55ER01\: NOR2B port map (
Y => SHIFTIN_17_M_0(11),
A => SHIFTIN_17(11),
B => ALURESULT_2_SQMUXA_0);
\R.E.JMPL_RNI9F7D62\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(12),
A => EADDRESS(11),
B => ALURESULT_0_SQMUXA_0);
\R.E.SHCNT_RNIPHNL21[1]\: MX2 port map (
Y => SHIFTIN_17(21),
A => SHIFTIN_14(21),
B => SHIFTIN_14(23),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIEVET11[1]\: MX2 port map (
Y => SHIFTIN_17(19),
A => SHIFTIN_14(19),
B => SHIFTIN_14(21),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNI2KM3G[2]\: MX2 port map (
Y => SHIFTIN_14(21),
A => SHIFTIN_11(21),
B => SHIFTIN_11(25),
S => EX_SHCNT_1(2));
\R.E.JMPL_RNI65M531_0\: NOR2B port map (
Y => SHIFTIN_17_M(19),
A => SHIFTIN_17(19),
B => ALURESULT_1_SQMUXA_0);
\R.E.JMPL_RNICKIBG3\: NOR2B port map (
Y => UN6_EX_ADD_RES_M(19),
A => EADDRESS(18),
B => ALURESULT_0_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I11_P0N\: OR2 port map (
Y => N428,
A => OP2_RNIVTLO(10),
B => OP1_RNISGF9(10));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I11_G0N\: NOR2B port map (
Y => N427,
A => OP2_RNIVTLO(10),
B => OP1_RNISGF9(10));
\R.E.ALUOP_RNIV49A5[2]\: MX2 port map (
Y => N_5602,
A => N_5570,
B => N404,
S => ALUOP(1));
\R.E.ALUOP_RNI0J4L2[2]\: XA1 port map (
Y => N_5570,
A => OP2_RNIISN21(2),
B => ALUOP_1(2),
C => OP1_RNIFIL61(2));
\R.E.OP1_RNO[2]\: MX2 port map (
Y => AOP1(2),
A => D(2),
B => D(3),
S => AOP1_1_SQMUXA);
\R.E.SHLEFT_RNIFNNE1\: NOR2A port map (
Y => SHIFTIN_5(5),
A => OP1_RNILOL61(5),
B => SHLEFT);
\R.E.SHCNT_RNIA0C56[3]\: MX2 port map (
Y => SHIFTIN_11(5),
A => SHIFTIN_8(5),
B => SHIFTIN_8(13),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_RNIT8GT2\: MX2 port map (
Y => SHIFTIN_8(5),
A => SHIFTIN_5(5),
B => SHIFTIN_5(21),
S => EX_SHCNT_1_0(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I3_P0N\: OR2 port map (
Y => N404,
A => OP2_RNIISN21(2),
B => OP1_RNIFIL61(2));
\R.E.SHLEFT_RNINVNE1\: NOR2A port map (
Y => SHIFTIN_5(9),
A => OP1_RNIT0M61(9),
B => SHLEFT);
\R.E.SHLEFT_RNIDPGT2\: MX2 port map (
Y => SHIFTIN_8(9),
A => SHIFTIN_5(9),
B => SHIFTIN_5(25),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_1_RNIOPCK\: NOR2A port map (
Y => SHIFTIN_5(19),
A => OP1_RNIE3G9(19),
B => SHLEFT_1);
\R.E.SHLEFT_1_RNIEMLC1\: MX2 port map (
Y => SHIFTIN_5(56),
A => EX_SARI_1_1,
B => OP1_RNI8VH9(25),
S => SHLEFT_1);
\R.E.SHCNT_RNI908L9[3]\: MX2 port map (
Y => SHIFTIN_11(32),
A => SHIFTIN_8(32),
B => SHIFTIN_8(40),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNIJR2C4\: MX2 port map (
Y => SHIFTIN_8(40),
A => SHIFTIN_5(40),
B => SHIFTIN_5(56),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_0_RNI4B0C4\: MX2 port map (
Y => SHIFTIN_8(32),
A => SHIFTIN_5(32),
B => SHIFTIN_5(48),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_0_RNI78PJ3\: MX2 port map (
Y => SHIFTIN_8(16),
A => SHIFTIN_5(16),
B => SHIFTIN_5(32),
S => EX_SHCNT_1_0(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I83_Y\: AO1 port map (
Y => N542,
A => LOGICOUT_3(5),
B => N409,
C => N412);
\R.E.SHLEFT_1_RNIGHCK\: NOR2A port map (
Y => SHIFTIN_5(15),
A => OP1_RNI6RF9(15),
B => SHLEFT_1);
\R.E.SHLEFT_1_RNIBR8K3\: MX2 port map (
Y => SHIFTIN_8(15),
A => SHIFTIN_5(15),
B => SHIFTIN_5(31),
S => EX_SHCNT_1_0(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I195_Y\: AO1 port map (
Y => N664,
A => N606,
B => N599,
C => N598);
\R.E.SHLEFT_0_RNIS5251\: MX2 port map (
Y => SHIFTIN_5(47),
A => EX_SARI_1_1_0,
B => OP1_RNI8TF9(16),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNINFU44\: MX2 port map (
Y => SHIFTIN_8(31),
A => SHIFTIN_5(31),
B => SHIFTIN_5(47),
S => EX_SHCNT_1(4));
\R.E.ALUOP_RNI2ABD3[0]\: NOR2A port map (
Y => N_61,
A => N_43,
B => N398_0);
\R.E.ALUOP_RNI8L3U1[2]\: AX1D port map (
Y => N_55_I,
A => ALUOP(1),
B => ALUOP_1(2),
C => OP1_RNIBEL61(0));
\R.E.ALUOP_RNI6J3U1[0]\: NOR3 port map (
Y => N_62,
A => ALUOP(1),
B => ALUOP_1(0),
C => OP1_RNIBEL61(0));
\R.E.SHLEFT_0_RNI7EN22\: MX2 port map (
Y => SHIFTIN_5(31),
A => OP1_RNIJ95H(31),
B => OP1_RNIBEL61(0),
S => SHLEFT_0);
\R.E.SHLEFT_RNI5DNE1\: NOR2A port map (
Y => SHIFTIN_5(0),
A => OP1_RNIBEL61(0),
B => SHLEFT);
\R.E.SHLEFT_RNIBS803\: MX2 port map (
Y => SHIFTIN_8(0),
A => SHIFTIN_5(0),
B => SHIFTIN_5(16),
S => EX_SHCNT_1_0(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I1_P0N\: OR2 port map (
Y => N398_0,
A => OP2_RNIEON21(0),
B => OP1_RNIBEL61(0));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I1_G0N\: NOR2B port map (
Y => N397,
A => OP2_RNIEON21(0),
B => OP1_RNIBEL61(0));
\IR.ADDR_RNO_5[11]\: NOR2B port map (
Y => PC_M_1(11),
A => PC(11),
B => ADDR_3_SQMUXA_0);
\IR.ADDR_RNO_4[11]\: NOR2B port map (
Y => PC_M_0_0(11),
A => PC_0(11),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_6[11]\: NOR2B port map (
Y => PC_M_2(11),
A => PC_1(11),
B => ADDR_1_SQMUXA_0_0);
\R.E.SHLEFT_RNIPI5P\: NOR2A port map (
Y => SHIFTIN_5(28),
A => OP1_RNIVJ3H(28),
B => SHLEFT);
\R.E.SHLEFT_RNI2UJH\: NOR2A port map (
Y => SHIFTIN_5(25),
A => OP1_RNI8VH9(25),
B => SHLEFT);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I42_Y\: NOR2B port map (
Y => N501,
A => N473,
B => N476);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I44_Y\: NOR2B port map (
Y => N503,
A => N473,
B => N470);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I43_Y\: AO1 port map (
Y => N502,
A => N469,
B => N473,
C => N472);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I103_Y\: AO1 port map (
Y => N566,
A => N504,
B => N501,
C => N500);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I55_Y\: AO1 port map (
Y => N514,
A => N451,
B => N455,
C => N454);
\R.E.OP2_RNI1FD92[2]\: OR2A port map (
Y => LOGICOUT_4(2),
A => OP2_RNIISN21(2),
B => OP1_RNIFIL61(2));
\R.E.ALUOP_RNIAN3U1[2]\: AX1D port map (
Y => N_61_I,
A => ALUOP(1),
B => ALUOP_1(2),
C => OP1_RNIDGL61(1));
\COMB.LOGIC_OP.LOGICOUT_5_0_I_O3_0_RNO[1]\: XNOR2 port map (
Y => N_57_I_I,
A => ALUOP_1(2),
B => OP2_RNIGQN21(1));
\R.E.SHLEFT_RNIUPJH\: NOR2A port map (
Y => SHIFTIN_5(23),
A => OP1_RNI4RH9(23),
B => SHLEFT);
\R.E.SHLEFT_1_RNIBJ2C4\: MX2 port map (
Y => SHIFTIN_8(38),
A => SHIFTIN_5(38),
B => SHIFTIN_5(54),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNICKLC1\: MX2 port map (
Y => SHIFTIN_5(55),
A => EX_SARI_1_1,
B => OP1_RNI6TH9(24),
S => SHLEFT_1);
\R.E.SHLEFT_1_RNIFN2C4\: MX2 port map (
Y => SHIFTIN_8(39),
A => SHIFTIN_5(39),
B => SHIFTIN_5(55),
S => EX_SHCNT_1(4));
\R.E.SHCNT_RNIO06E9[3]\: MX2 port map (
Y => SHIFTIN_11(31),
A => SHIFTIN_8(31),
B => SHIFTIN_8(39),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_RNI0SJH\: NOR2A port map (
Y => SHIFTIN_5(24),
A => OP1_RNI6TH9(24),
B => SHLEFT);
\R.E.SHLEFT_RNI511H3\: MX2 port map (
Y => SHIFTIN_8(24),
A => SHIFTIN_5(24),
B => SHIFTIN_5(40),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_RNI9LGT2\: MX2 port map (
Y => SHIFTIN_8(8),
A => SHIFTIN_5(8),
B => SHIFTIN_5(24),
S => EX_SHCNT_1_0(4));
\R.E.ALUOP_RNI6EBD3[0]\: NOR2A port map (
Y => N_9143,
A => N_43,
B => N401);
\R.E.SHCNT_RNIQHKG61[1]\: MX2 port map (
Y => SHIFTIN_17(30),
A => SHIFTIN_14(30),
B => SHIFTIN_14(32),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNI2AG961[1]\: MX2 port map (
Y => SHIFTIN_17(29),
A => SHIFTIN_14(29),
B => SHIFTIN_14(31),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNICNIL51[1]\: MX2 port map (
Y => SHIFTIN_17(28),
A => SHIFTIN_14(28),
B => SHIFTIN_14(30),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIKFEE51[1]\: MX2 port map (
Y => SHIFTIN_17(27),
A => SHIFTIN_14(27),
B => SHIFTIN_14(29),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIUSGQ41[1]\: MX2 port map (
Y => SHIFTIN_17(26),
A => SHIFTIN_14(26),
B => SHIFTIN_14(28),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIL6RB41[1]\: MX2 port map (
Y => SHIFTIN_17(25),
A => SHIFTIN_14(25),
B => SHIFTIN_14(27),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIG2FV31[1]\: MX2 port map (
Y => SHIFTIN_17(24),
A => SHIFTIN_14(24),
B => SHIFTIN_14(26),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNI7CPG31[1]\: MX2 port map (
Y => SHIFTIN_17(23),
A => SHIFTIN_14(23),
B => SHIFTIN_14(25),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNI28D431[1]\: MX2 port map (
Y => SHIFTIN_17(22),
A => SHIFTIN_14(22),
B => SHIFTIN_14(24),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIKDB921[1]\: MX2 port map (
Y => SHIFTIN_17(20),
A => SHIFTIN_14(20),
B => SHIFTIN_14(22),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNINA4H11[1]\: MX2 port map (
Y => SHIFTIN_17(18),
A => SHIFTIN_14(18),
B => SHIFTIN_14(20),
S => EX_SHCNT_1(1));
\R.E.SHCNT_RNIQ7TO01[1]\: MX2 port map (
Y => SHIFTIN_17(16),
A => SHIFTIN_14(16),
B => SHIFTIN_14(18),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIEJ7801[1]\: MX2 port map (
Y => SHIFTIN_17(14),
A => SHIFTIN_14(14),
B => SHIFTIN_14(16),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNI2VHNV[1]\: MX2 port map (
Y => SHIFTIN_17(12),
A => SHIFTIN_14(12),
B => SHIFTIN_14(14),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIDV6JV[1]\: MX2 port map (
Y => SHIFTIN_17(11),
A => SHIFTIN_14(11),
B => SHIFTIN_14(13),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIMAS6V[1]\: MX2 port map (
Y => SHIFTIN_17(10),
A => SHIFTIN_14(10),
B => SHIFTIN_14(12),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIK5TSV[1]\: MX2 port map (
Y => SHIFTIN_17(9),
A => SHIFTIN_14(9),
B => SHIFTIN_14(11),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIOPC9V[1]\: MX2 port map (
Y => SHIFTIN_17(7),
A => SHIFTIN_14(7),
B => SHIFTIN_14(9),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNISDSLU[1]\: MX2 port map (
Y => SHIFTIN_17(5),
A => SHIFTIN_14(5),
B => SHIFTIN_14(7),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNI02C2U[1]\: MX2 port map (
Y => SHIFTIN_17(3),
A => SHIFTIN_14(3),
B => SHIFTIN_14(5),
S => EX_SHCNT_1_0(1));
\R.E.SHCNT_RNIPSPQE[2]\: MX2 port map (
Y => SHIFTIN_14(13),
A => SHIFTIN_11(13),
B => SHIFTIN_11(17),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI03G4F[2]\: MX2 port map (
Y => SHIFTIN_14(9),
A => SHIFTIN_11(9),
B => SHIFTIN_11(13),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNI4NVGE[2]\: MX2 port map (
Y => SHIFTIN_14(5),
A => SHIFTIN_11(5),
B => SHIFTIN_11(9),
S => EX_SHCNT_1_0(2));
\R.E.SHCNT_RNIPJS301[1]\: MX2 port map (
Y => SHIFTIN_17(13),
A => SHIFTIN_14(13),
B => SHIFTIN_14(15),
S => EX_SHCNT_1_0(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I2_P0N\: OR2 port map (
Y => N401,
A => OP2_RNIGQN21(1),
B => OP1_RNIDGL61(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I2_G0N\: NOR2B port map (
Y => N400,
A => OP2_RNIGQN21(1),
B => OP1_RNIDGL61(1));
\R.E.SHLEFT_RNILTNE1\: NOR2A port map (
Y => SHIFTIN_5(8),
A => OP1_RNIRUL61(8),
B => SHLEFT);
\R.E.SHLEFT_1_RNIAILC1\: MX2 port map (
Y => SHIFTIN_5(54),
A => EX_SARI_1_1,
B => OP1_RNI4RH9(23),
S => SHLEFT_1);
\R.E.SHLEFT_0_RNI8F0C4\: MX2 port map (
Y => SHIFTIN_8(33),
A => SHIFTIN_5(33),
B => SHIFTIN_5(49),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_0_RNIHOJC1\: MX2 port map (
Y => SHIFTIN_5(49),
A => EX_SARI_1_1,
B => OP1_RNIC1G9(18),
S => SHLEFT_0);
\R.E.SHLEFT_1_RNIMNCK\: NOR2A port map (
Y => SHIFTIN_5(18),
A => OP1_RNIC1G9(18),
B => SHLEFT_1);
\R.E.SHLEFT_0_RNIF7822\: MX2 port map (
Y => SHIFTIN_5(39),
A => EX_SARI_1_1_0,
B => OP1_RNIRUL61(8),
S => SHLEFT_0);
\R.E.SHLEFT_1_RNIIJCK\: NOR2A port map (
Y => SHIFTIN_5(16),
A => OP1_RNI8TF9(16),
B => SHLEFT_1);
\R.E.SHLEFT_1_RNIKLCK\: NOR2A port map (
Y => SHIFTIN_5(17),
A => OP1_RNIAVF9(17),
B => SHLEFT_1);
\R.E.SHLEFT_0_RNID5822\: MX2 port map (
Y => SHIFTIN_5(38),
A => EX_SARI_1_1_0,
B => OP1_RNIPSL61(7),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIQ3251\: MX2 port map (
Y => SHIFTIN_5(46),
A => EX_SARI_1_1_0,
B => OP1_RNI6RF9(15),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIFMJC1\: MX2 port map (
Y => SHIFTIN_5(48),
A => EX_SARI_1_1,
B => OP1_RNIAVF9(17),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNI1P722\: MX2 port map (
Y => SHIFTIN_5(32),
A => EX_SARI_1_1_0,
B => OP1_RNIDGL61(1),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIH9822\: MX2 port map (
Y => SHIFTIN_5(40),
A => EX_SARI_1_1_0,
B => OP1_RNIT0M61(9),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNI7V722\: MX2 port map (
Y => SHIFTIN_5(35),
A => EX_SARI_1_1_0,
B => OP1_RNIJML61(4),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNI3R722\: MX2 port map (
Y => SHIFTIN_5(33),
A => EX_SARI_1_1_0,
B => OP1_RNIFIL61(2),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIGP151\: MX2 port map (
Y => SHIFTIN_5(41),
A => EX_SARI_1_1_0,
B => OP1_RNISGF9(10),
S => SHLEFT_0);
\R.E.SHLEFT_RNISNJH\: NOR2A port map (
Y => SHIFTIN_5(22),
A => OP1_RNI2PH9(22),
B => SHLEFT);
\R.E.SHLEFT_RNIQLJH\: NOR2A port map (
Y => SHIFTIN_5(21),
A => OP1_RNI0NH9(21),
B => SHLEFT);
\R.E.SHLEFT_0_RNIO1251\: MX2 port map (
Y => SHIFTIN_5(45),
A => EX_SARI_1_1_0,
B => OP1_RNI4PF9(14),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIB3822\: MX2 port map (
Y => SHIFTIN_5(37),
A => EX_SARI_1_1_0,
B => OP1_RNINQL61(6),
S => SHLEFT_0);
\R.E.SHLEFT_RNI7FNE1\: NOR2A port map (
Y => SHIFTIN_5(1),
A => OP1_RNIDGL61(1),
B => SHLEFT);
\R.E.SHCNT_RNI3PO47[3]\: MX2 port map (
Y => SHIFTIN_11(17),
A => SHIFTIN_8(17),
B => SHIFTIN_8(25),
S => EX_SHCNT_1_0(3));
\R.E.SHCNT_RNIAVEE7[3]\: MX2 port map (
Y => SHIFTIN_11(9),
A => SHIFTIN_8(9),
B => SHIFTIN_8(17),
S => EX_SHCNT_1(3));
\R.E.SHCNT_RNIEJUQ6[3]\: MX2 port map (
Y => SHIFTIN_11(1),
A => SHIFTIN_8(1),
B => SHIFTIN_8(9),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_0_RNIBCPJ3\: MX2 port map (
Y => SHIFTIN_8(17),
A => SHIFTIN_5(17),
B => SHIFTIN_5(33),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNIF0903\: MX2 port map (
Y => SHIFTIN_8(1),
A => SHIFTIN_5(1),
B => SHIFTIN_5(17),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNING5P\: NOR2A port map (
Y => SHIFTIN_5(27),
A => OP1_RNITH3H(27),
B => SHLEFT);
\R.E.SHLEFT_1_RNIJLMA2\: MX2 port map (
Y => SHIFTIN_8(11),
A => SHIFTIN_5(11),
B => SHIFTIN_5(27),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_RNILE5P\: NOR2A port map (
Y => SHIFTIN_5(26),
A => OP1_RNIRF3H(26),
B => SHLEFT);
\R.E.SHLEFT_0_RNIJQJC1\: MX2 port map (
Y => SHIFTIN_5(50),
A => EX_SARI_1_1,
B => OP1_RNIE3G9(19),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIIR151\: MX2 port map (
Y => SHIFTIN_5(42),
A => EX_SARI_1_1_0,
B => OP1_RNIUIF9(11),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNI5T722\: MX2 port map (
Y => SHIFTIN_5(34),
A => EX_SARI_1_1_0,
B => OP1_RNIHKL61(3),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNICJ0C4\: MX2 port map (
Y => SHIFTIN_8(34),
A => SHIFTIN_5(34),
B => SHIFTIN_5(50),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_0_RNIFGPJ3\: MX2 port map (
Y => SHIFTIN_8(18),
A => SHIFTIN_5(18),
B => SHIFTIN_5(34),
S => EX_SHCNT_1_0(4));
\R.E.SHLEFT_1_RNI5B7K1\: MX2 port map (
Y => SHIFTIN_5(59),
A => EX_SARI_1_1,
B => OP1_RNIVJ3H(28),
S => SHLEFT_1);
\R.E.SHLEFT_0_RNIKT151\: MX2 port map (
Y => SHIFTIN_5(43),
A => EX_SARI_1_1_0,
B => OP1_RNI0LF9(12),
S => SHLEFT_0);
\R.E.SHCNT_RNIT4LV8[3]\: MX2 port map (
Y => SHIFTIN_11(35),
A => SHIFTIN_8(35),
B => SHIFTIN_8(43),
S => EX_SHCNT_1(3));
\R.E.SHLEFT_1_RNID4EM3\: MX2 port map (
Y => SHIFTIN_8(43),
A => SHIFTIN_5(43),
B => SHIFTIN_5(59),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_RNIV9CR2\: MX2 port map (
Y => SHIFTIN_8(27),
A => SHIFTIN_5(27),
B => SHIFTIN_5(43),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_0_RNI91822\: MX2 port map (
Y => SHIFTIN_5(36),
A => EX_SARI_1_1_0,
B => OP1_RNILOL61(5),
S => SHLEFT_0);
\R.E.SHLEFT_1_RNI89CK\: NOR2A port map (
Y => SHIFTIN_5(11),
A => OP1_RNIUIF9(11),
B => SHLEFT_1);
\R.E.SHLEFT_1_RNI7D7K1\: MX2 port map (
Y => SHIFTIN_5(60),
A => EX_SARI_1_1,
B => OP1_RNI1M3H(29),
S => SHLEFT_1);
\R.E.SHLEFT_0_RNIMV151\: MX2 port map (
Y => SHIFTIN_5(44),
A => EX_SARI_1_1_0,
B => OP1_RNI2NF9(13),
S => SHLEFT_0);
\R.E.SHLEFT_1_RNI7F2C4\: MX2 port map (
Y => SHIFTIN_8(37),
A => SHIFTIN_5(37),
B => SHIFTIN_5(53),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNI8GLC1\: MX2 port map (
Y => SHIFTIN_5(53),
A => EX_SARI_1_1,
B => OP1_RNI2PH9(22),
S => SHLEFT_1);
\COMB.ALU_SELECT.ALURESULT_1_IV_2_RNO_0[14]\: NOR2B port map (
Y => TBA_M_1(2),
A => TBA(2),
B => ALURESULT_12_SQMUXA);
\R.E.OP2_RNO_2[5]\: MX2 port map (
Y => N_6449,
A => N_6417,
B => XC_RESULT_1(5),
S => RSEL2_0(1));
\R.E.OP2_RNO_0[5]\: MX2 port map (
Y => D_1(5),
A => N_6385,
B => N_6449,
S => RSEL2_0(0));
\R.E.OP2_RNO[5]\: XA1C port map (
Y => AOP2(5),
A => INST_RNIRAT7B_0(30),
B => D_1(5),
C => AOP2_2_SQMUXA);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I82_Y\: NOR2B port map (
Y => N541,
A => LOGICOUT_3(5),
B => LOGICOUT_3(6));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I174_Y\: NOR2B port map (
Y => N643,
A => N585,
B => N577);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I166_Y\: NOR2B port map (
Y => N635,
A => N577,
B => N569);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I114_Y\: NOR2B port map (
Y => N577,
A => N515,
B => N511);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I173_Y\: OR2 port map (
Y => N642,
A => I173_UN1_Y,
B => N576);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I173_UN1_Y\: NOR2B port map (
Y => I173_UN1_Y,
A => N584,
B => N577);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I113_UN1_Y\: NOR2B port map (
Y => I113_UN1_Y,
A => N514,
B => N511);
\R.F.PC_RNO_4[7]\: NOR2B port map (
Y => UN6_EX_ADD_RES_M_1(8),
A => RSTATE_0_RNIRD8D86_0(1),
B => EADDRESS(7));
\R.F.PC_RNO_5[7]\: OA1 port map (
Y => XC_TRAP_ADDRESS_M(7),
A => PC_M_5(7),
B => XC_TRAP_ADDRESS_IV_1(7),
C => UN6_XC_EXCEPTION_0);
\R.F.PC_RNO_10[7]\: MX2 port map (
Y => N_6058,
A => FPC_108,
B => EADDRESS(7),
S => JUMP);
\R.F.PC_RNO_6[7]\: MX2 port map (
Y => PC_5(7),
A => I_14_0,
B => N_6058,
S => PC_5_SN_N_4_MUX_0);
\R.E.OP2_RNIE7OB1_0[27]\: OR2A port map (
Y => LOGICOUT_4(27),
A => OP2_RNIHLKQ(27),
B => OP1_RNITH3H(27));
\R.E.ALUOP_0_RNIS58O1[2]\: XA1 port map (
Y => N_5595,
A => OP2_RNIHLKQ(27),
B => ALUOP_0(2),
C => OP1_RNITH3H(27));
\R.E.ALUOP_0_RNI8GNF3[2]\: MX2 port map (
Y => N_5627,
A => N_5595,
B => N479,
S => ALUOP(1));
\R.E.ALUOP_RNISA4M7[0]\: MX2 port map (
Y => LOGICOUT(27),
A => N_5627,
B => N_5691,
S => ALUOP_1(0));
\R.E.OP2_RNIE7OB1[27]\: XOR2 port map (
Y => EADDRESS_1(27),
A => OP2_RNIHLKQ(27),
B => OP1_RNITH3H(27));
\R.E.ALUOP_RNICAFN1[1]\: XOR2 port map (
Y => ALUOP_MUX_18(1),
A => EADDRESS_1(27),
B => ALUOP(1));
\R.E.ALUOP_RNINOLQ3[2]\: MX2 port map (
Y => N_5691,
A => ALUOP_MUX_18(1),
B => LOGICOUT_4(27),
S => ALUOP_RNIT6EN(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I102_Y\: NOR2B port map (
Y => N565,
A => N503,
B => N499);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I28_P0N\: OR2 port map (
Y => N479,
A => OP2_RNIHLKQ(27),
B => OP1_RNITH3H(27));
\IR.ADDR_RNO_5[6]\: NOR2B port map (
Y => PC_M_1(6),
A => PC_2(6),
B => ADDR_3_SQMUXA);
\IR.ADDR_RNO_4[6]\: NOR2B port map (
Y => PC_M_0(6),
A => PC(6),
B => ADDR_2_SQMUXA_0_0);
\IR.ADDR_RNO_6[6]\: NOR2B port map (
Y => PC_M_2(6),
A => PC_0(6),
B => ADDR_1_SQMUXA_0_0);
\IR.ADDR_RNO_2[6]\: NOR2B port map (
Y => ADDR_M_1(6),
A => RSTATE_0_RNI896D82_0(1),
B => ADDR(6));
\R.E.OP2_RNO_3[21]\: MX2 port map (
Y => N_6337,
A => data2(21),
B => NN_139,
S => RSEL2(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I113_Y\: OR3 port map (
Y => N576,
A => N460,
B => I51_UN1_Y,
C => I113_UN1_Y);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I9_P0N\: OR2 port map (
Y => LOGICOUT_3(8),
A => OP2_RNIF14T(8),
B => OP1_RNIRUL61(8));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I7_P0N\: OR2 port map (
Y => LOGICOUT_3(6),
A => OP2_RNIBT3T(6),
B => OP1_RNINQL61(6));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I80_Y\: NOR2B port map (
Y => N539,
A => LOGICOUT_3(7),
B => LOGICOUT_3(6));
\R.E.OP2_RNO_1[24]\: MX2 port map (
Y => N_6404,
A => N_6340,
B => N_6372,
S => RSEL2(1));
\R.E.OP2_RNO_2[24]\: MX2 port map (
Y => N_6468,
A => N_6436,
B => XC_RESULT_1(24),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[24]\: MX2 port map (
Y => D_1(24),
A => N_6404,
B => N_6468,
S => RSEL2(0));
\R.E.OP2_RNO[24]\: XA1C port map (
Y => AOP2(24),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(24),
C => AOP2_2_SQMUXA_0);
\R.E.SHLEFT_RNIRK5P\: NOR2A port map (
Y => SHIFTIN_5(29),
A => OP1_RNI1M3H(29),
B => SHLEFT);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I70_Y\: NOR2B port map (
Y => N529,
A => N431,
B => N434);
\R.E.OP2_RNO_4[24]\: MX2 port map (
Y => N_6372,
A => MADDRESS_95,
B => RESULT_0(24),
S => RSEL2(2));
\R.E.SHLEFT_1_RNICDCK\: NOR2A port map (
Y => SHIFTIN_5(13),
A => OP1_RNI2NF9(13),
B => SHLEFT_1);
\R.E.SHLEFT_RNI7ICR2\: MX2 port map (
Y => SHIFTIN_8(29),
A => SHIFTIN_5(29),
B => SHIFTIN_5(45),
S => EX_SHCNT_1(4));
\R.E.SHLEFT_1_RNIRTMA2\: MX2 port map (
Y => SHIFTIN_8(13),
A => SHIFTIN_5(13),
B => SHIFTIN_5(29),
S => EX_SHCNT_1_0(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I71_Y\: AO1 port map (
Y => N530,
A => N431,
B => N427,
C => N430);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I69_Y\: MAJ3 port map (
Y => N528,
A => N430,
B => OP1_RNI0LF9(12),
C => OP2_RNI32MO(12));
\R.E.OP2_RNO[31]\: XA1C port map (
Y => AOP2(31),
A => INST_RNIRAT7B_0(30),
B => D_1(31),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO_0[31]\: MX2 port map (
Y => D_1(31),
A => N_6411,
B => N_6475,
S => RSEL2(0));
\R.E.OP2_RNO_1[31]\: MX2 port map (
Y => N_6411,
A => N_6347,
B => N_6379,
S => RSEL2(1));
\R.E.OP2_RNO_3[31]\: MX2 port map (
Y => N_6347,
A => data2(31),
B => NN_140,
S => RSEL2(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I72_Y\: NOR2B port map (
Y => N531,
A => N431,
B => N428);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I76_Y\: NOR2B port map (
Y => N535,
A => N425,
B => LOGICOUT_3(8));
\IR.ADDR_RNO_5[22]\: NOR2B port map (
Y => PC_M_1(22),
A => PC_0(22),
B => ADDR_3_SQMUXA_0);
\R.E.ALUOP_0_RNIN3IDB[0]\: MX2 port map (
Y => LOGICOUT(2),
A => N_5602,
B => N_5666,
S => ALUOP_0(0));
\R.E.ALUOP_0_RNIC2PM5[2]\: MX2 port map (
Y => N_5666,
A => ALUOP_MUX_23(1),
B => LOGICOUT_4(2),
S => N_9325_0);
\R.E.OP2_RNIVJ621_1[19]\: OR2 port map (
Y => N455,
A => OP2_RNIHGMO(19),
B => OP1_RNIE3G9(19));
\R.E.OP2_RNIVJ621[19]\: XOR2 port map (
Y => EADDRESS_1(19),
A => OP2_RNIHGMO(19),
B => OP1_RNIE3G9(19));
\R.E.OP2_RNIVJ621_2[19]\: NOR2B port map (
Y => N454,
A => OP2_RNIHGMO(19),
B => OP1_RNIE3G9(19));
\R.E.OP2_RNIVH4L2[2]\: XOR3 port map (
Y => ALUOP_MUX_23(1),
A => OP1_RNIFIL61(2),
B => OP2_RNIISN21(2),
C => ALUOP(1));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I318_Y\: AX1D port map (
Y => EADDRESS(27),
A => N772_1,
B => ADD_33X33_FAST_I263_Y_0,
C => EADDRESS_1(27));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I188_Y\: NOR2B port map (
Y => N657,
A => N599,
B => N591);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I187_Y\: OR2 port map (
Y => N656,
A => I187_UN1_Y,
B => N590);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I187_UN1_Y\: NOR2B port map (
Y => I187_UN1_Y,
A => N598,
B => N591);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I128_Y\: NOR2B port map (
Y => N591,
A => N525,
B => N529);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I127_Y\: AO1 port map (
Y => N590,
A => N525,
B => N528,
C => N524);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I172_Y\: NOR2B port map (
Y => N641,
A => N583,
B => N575);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I243_Y\: OR2 port map (
Y => N796,
A => I243_UN1_Y,
B => N656);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I123_Y\: AO1 port map (
Y => N586,
A => N521,
B => N524,
C => N520);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I180_Y\: NOR2B port map (
Y => N649,
A => N583,
B => N591);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I179_Y\: AO1 port map (
Y => N648,
A => N590,
B => N583,
C => N582);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I119_Y\: AO1 port map (
Y => N582,
A => N517,
B => N520,
C => N516);
\IR.ADDR_RNO_5[21]\: NOR2B port map (
Y => PC_M_1(21),
A => PC_0(21),
B => ADDR_3_SQMUXA_0);
\IR.ADDR_RNO_4[21]\: NOR2B port map (
Y => PC_M_0(21),
A => PC(21),
B => ADDR_2_SQMUXA);
\IR.ADDR_RNO_6[21]\: NOR2B port map (
Y => PC_M_2(21),
A => PC_2(21),
B => ADDR_1_SQMUXA);
\R.E.OP2_RNI3N521[12]\: XOR2 port map (
Y => LOGICOUT_5(12),
A => OP2_RNI32MO(12),
B => OP1_RNI0LF9(12));
\R.W.S.TBA_RNISK113[14]\: NOR2B port map (
Y => TBA_M_1(14),
A => TBA(14),
B => ALURESULT_12_SQMUXA_0);
\R.E.OP2_RNI3N521_1[12]\: OR2 port map (
Y => N434,
A => OP2_RNI32MO(12),
B => OP1_RNI0LF9(12));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I91_UN1_Y\: NOR2B port map (
Y => I91_UN1_Y,
A => N397,
B => N401);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I91_Y\: OR2 port map (
Y => N550,
A => I91_UN1_Y,
B => N400);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I152_UN1_Y\: NOR2B port map (
Y => I152_UN1_Y,
A => ALUCIN,
B => N551);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I152_Y\: OR2 port map (
Y => N616,
A => I152_UN1_Y,
B => N550);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I89_Y\: MAJ3 port map (
Y => N548,
A => N400,
B => OP1_RNIFIL61(2),
C => OP2_RNIISN21(2));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I93_Y\: AO1 port map (
Y => N552,
A => ALUCIN,
B => N398_0,
C => N397);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I92_Y\: NOR2B port map (
Y => N551,
A => N398_0,
B => N401);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I149_UN1_Y\: NOR3C port map (
Y => I149_UN1_Y,
A => N404,
B => N407,
C => N550);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I150_Y\: NOR3C port map (
Y => N613,
A => N404,
B => N407,
C => N551);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I203_Y\: OR2 port map (
Y => N672,
A => I203_UN1_Y,
B => N606);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I84_Y\: NOR2B port map (
Y => N543,
A => LOGICOUT_3(5),
B => LOGICOUT_3(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I85_Y\: AO1 port map (
Y => N544,
A => LOGICOUT_1(3),
B => LOGICOUT_3(4),
C => N409);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I86_Y\: NOR2B port map (
Y => N545,
A => N407,
B => LOGICOUT_3(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I87_UN1_Y\: NOR3C port map (
Y => I87_UN1_Y,
A => OP1_RNIFIL61(2),
B => OP2_RNIISN21(2),
C => N407);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I87_Y\: OR2 port map (
Y => N546,
A => I87_UN1_Y,
B => LOGICOUT_1(3));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I5_G0N\: NOR2B port map (
Y => N409,
A => OP2_RNIM0O21(4),
B => OP1_RNIJML61(4));
\R.E.OP2_RNI9ND92_0[4]\: OR2 port map (
Y => LOGICOUT_3(4),
A => OP2_RNIM0O21(4),
B => OP1_RNIJML61(4));
\UN6_EX_ADD_RES.ADD_33X33_FAST_I148_Y\: NOR3C port map (
Y => N611,
A => N401,
B => N404,
C => N545);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I205_Y\: AO1 port map (
Y => N676,
A => N611,
B => N552,
C => N610);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I151_UN1_Y\: NOR3C port map (
Y => I151_UN1_Y,
A => N401,
B => N404,
C => N552);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I147_Y\: AO1 port map (
Y => N610,
A => N548,
B => N545,
C => N544);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I146_Y\: NOR3C port map (
Y => N609,
A => N404,
B => N407,
C => N543);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I203_UN1_Y\: OA1 port map (
Y => I203_UN1_Y,
A => N548,
B => I151_UN1_Y,
C => N607);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I196_Y\: NOR2B port map (
Y => N665,
A => N607,
B => N599);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I144_Y\: NOR2B port map (
Y => N607,
A => N541,
B => N545);
\UN6_EX_ADD_RES.ADD_33X33_FAST_I143_Y\: AO1 port map (
Y => N606,
A => N544,
B => N541,
C => N540);
\R.E.OP2_RNO_2[20]\: MX2 port map (
Y => N_6464,
A => N_6432,
B => XC_RESULT_1(20),
S => RSEL2_1(1));
\R.E.OP2_RNO_0[20]\: MX2 port map (
Y => D_1(20),
A => N_6400,
B => N_6464,
S => RSEL2(0));
\R.E.OP2_RNO[20]\: XA1C port map (
Y => AOP2(20),
A => UN1_AOP2_1_SQMUXA_0,
B => D_1(20),
C => AOP2_2_SQMUXA_0);
\R.E.SHLEFT_RNIOJJH\: NOR2A port map (
Y => SHIFTIN_5(20),
A => UN1_IU_6(20),
B => SHLEFT);
\R.E.SHLEFT_0_RNI3CLC1\: MX2 port map (
Y => SHIFTIN_5(51),
A => EX_SARI_1_1,
B => UN1_IU_6(20),
S => SHLEFT_0);
\R.E.SHLEFT_0_RNIU62C4\: MX2 port map (
Y => SHIFTIN_8(35),
A => SHIFTIN_5(35),
B => SHIFTIN_5(51),
S => EX_SHCNT_1(4));
\R.E.OP2_RNO[29]\: XA1C port map (
Y => AOP2(29),
A => INST_RNIRAT7B_0(30),
B => D_1(29),
C => AOP2_2_SQMUXA);
\R.E.OP2_RNO_0[29]\: MX2 port map (
Y => D_1(29),
A => N_6409,
B => N_6473,
S => RSEL2(0));
\R.E.OP2_RNO_1[29]\: MX2 port map (
Y => N_6409,
A => N_6345,
B => N_6377,
S => RSEL2(1));
\R.E.OP2_RNO_3[29]\: MX2 port map (
Y => N_6345,
A => data2(29),
B => NN_141,
S => RSEL2(2));
\R.A.RSEL1_RNIH0E367[2]\: NOR2A port map (
Y => N_6229,
A => ERES2(19),
B => RSEL1(2));
\R.E.OP2_RNO_0[19]\: MX2 port map (
Y => D_1(19),
A => N_6399,
B => N_6463,
S => RSEL2(0));
\R.E.OP2_RNO_1[19]\: MX2 port map (
Y => N_6399,
A => N_6335,
B => N_6367,
S => RSEL2(1));
\R.E.OP2_RNO_4[19]\: MX2 port map (
Y => N_6367,
A => MADDRESS_90,
B => RESULT_0(19),
S => RSEL2(2));
\R.A.CTRL.WREG_RNO_6\: NOR2A port map (
Y => UN1_WRITE_REG31_1_3_2_TZ_0,
A => WRITE_REG_4_SQMUXA_1,
B => INST_0(22));
\R.M.DCI.ENADDR_REG_Z14053\: DFN1E1 port map (
Q => ENADDR_147,
CLK => ramclk_c,
D => EENADDR_136,
E => holdn);
\R.X.CTRL.TRAP_REG_Z14055\: DFN1E1 port map (
Q => TRAP_2,
CLK => ramclk_c,
D => TRAP_1_1,
E => holdn);
\R.D.PV_REG_Z14057\: DFN1E1 port map (
Q => PV,
CLK => ramclk_c,
D => PV_6,
E => holdn);
\R.M.IRQEN2_REG_Z14059\: DFN1E1 port map (
Q => IRQEN2,
CLK => ramclk_c,
D => IRQEN,
E => holdn);
\R.M.IRQEN_REG_Z14061\: DFN1E1 port map (
Q => IRQEN,
CLK => ramclk_c,
D => N_9147,
E => holdn);
\R.D.ANNUL_REG_Z14063\: DFN1E1 port map (
Q => ANNUL_1,
CLK => ramclk_c,
D => ANNUL_7,
E => holdn);
\R.F.BRANCH_REG_Z14065\: DFN1E1 port map (
Q => FBRANCH_155,
CLK => ramclk_c,
D => RBRANCH_156,
E => holdn);
\R.D.INULL_REG_Z14067\: DFN1E1 port map (
Q => INULL_153,
CLK => ramclk_c,
D => DE_INULL,
E => holdn);
\R.A.WUNF_REG_Z14069\: DFN1E1 port map (
Q => WUNF,
CLK => ramclk_c,
D => WOVF_EXC_1_SQMUXA,
E => holdn);
\R.A.WOVF_REG_Z14071\: DFN1E1 port map (
Q => WOVF,
CLK => ramclk_c,
D => WOVF_EXC_0_SQMUXA_1,
E => holdn);
\R.A.BPIMISS_REG_Z14073\: DFN1E1 port map (
Q => BPIMISS_0,
CLK => ramclk_c,
D => BPIMISS_1,
E => holdn);
\R.A.CTRL.TRAP_REG_Z14075\: DFN1E1 port map (
Q => TRAP_0,
CLK => ramclk_c,
D => MEXC_1,
E => holdn);
\R.E.ET_REG_Z14077\: DFN1E1 port map (
Q => ET_1,
CLK => ramclk_c,
D => ET_0,
E => holdn);
\R.E.ALUCIN_REG_Z14079\: DFN1E1 port map (
Q => ALUCIN,
CLK => ramclk_c,
D => CIN,
E => holdn);
\R.D.MEXC_REG_Z14081\: DFN1E0 port map (
Q => MEXC_1,
CLK => ramclk_c,
D => mexc_2,
E => MEXC_1_SQMUXA_1);
\R.A.ET_REG_Z14083\: DFN1E1 port map (
Q => ET_0,
CLK => ramclk_c,
D => ET_2,
E => holdn);
\R.E.CTRL.WY_REG_Z14085\: DFN1E1 port map (
Q => WY_0,
CLK => ramclk_c,
D => WY_2,
E => holdn);
\R.E.SU_REG_Z14087\: DFN1E1 port map (
Q => ESU,
CLK => ramclk_c,
D => SU_0,
E => holdn);
\R.A.NOBP_REG_Z14089\: DFN1E1 port map (
Q => NOBP,
CLK => ramclk_c,
D => NOBP_1,
E => holdn);
\R.A.CTRL.WY_REG_Z14091\: DFN1E1 port map (
Q => WY_2,
CLK => ramclk_c,
D => WY_1_1,
E => holdn);
\R.A.CTRL.WREG_REG_Z14093\: DFN1E1 port map (
Q => WREG_8,
CLK => ramclk_c,
D => WREG_1_8,
E => holdn);
\R.A.CTRL.WICC_REG_Z14095\: DFN1E1 port map (
Q => WICC_3,
CLK => ramclk_c,
D => WICC_1_1,
E => holdn);
\R.A.CTRL.RETT_REG_Z14097\: DFN1E1 port map (
Q => RETT,
CLK => ramclk_c,
D => RETT_1_3,
E => holdn);
\R.A.BP_REG_Z14099\: DFN1E1 port map (
Q => BP_0,
CLK => ramclk_c,
D => BP_1,
E => holdn);
\R.W.S.ET_REG_Z14101\: DFN1E1 port map (
Q => ET,
CLK => ramclk_c,
D => ET_1_IV,
E => holdn);
\R.E.CTRL.PV_REG_Z14103\: DFN1E1 port map (
Q => PV_9,
CLK => ramclk_c,
D => PV_8,
E => holdn);
\R.A.SU_REG_Z14105\: DFN1E1 port map (
Q => SU_0,
CLK => ramclk_c,
D => SU_1,
E => holdn);
\R.E.CTRL.WREG_REG_Z14107\: DFN1E1 port map (
Q => WREG_9,
CLK => ramclk_c,
D => WREG_1_5,
E => holdn);
\R.E.CTRL.WICC_REG_Z14109\: DFN1E1 port map (
Q => WICC,
CLK => ramclk_c,
D => WICC_1_5,
E => holdn);
\R.D.PCHELD_REG_Z14111\: DFN1E1 port map (
Q => PCHELD,
CLK => ramclk_c,
D => HOLD_PC_159,
E => holdn);
\R.A.JMPL_REG_Z14113\: DFN1E1 port map (
Q => JMPL_5,
CLK => ramclk_c,
D => JMPL_1,
E => holdn);
\R.A.CTRL.PV_REG_Z14115\: DFN1E1 port map (
Q => PV_8,
CLK => ramclk_c,
D => CTRL_PV,
E => holdn);
\R.A.CTRL.ANNUL_REG_Z14117\: DFN1E1 port map (
Q => ANNUL_2,
CLK => ramclk_c,
D => CTRL_ANNUL,
E => holdn);
\R.X.CTRL.WREG_REG_Z14119\: DFN1E1 port map (
Q => WREG_7,
CLK => ramclk_c,
D => WREG,
E => holdn);
\R.W.S.SVT_REG_Z14121\: DFN1E1 port map (
Q => SVT,
CLK => ramclk_c,
D => SVT_1,
E => holdn);
\R.W.S.DWT_REG_Z14123\: DFN1E1 port map (
Q => DWT,
CLK => ramclk_c,
D => DWT_1,
E => holdn);
\R.X.CTRL.WICC_REG_Z14125\: DFN1E1 port map (
Q => WICC_0,
CLK => ramclk_c,
D => WICC_1_3,
E => holdn);
\R.M.CTRL.WREG_REG_Z14127\: DFN1E1 port map (
Q => WREG,
CLK => ramclk_c,
D => WREG_1_7,
E => holdn);
\R.M.CTRL.WICC_REG_Z14129\: DFN1E1 port map (
Q => WICC_2,
CLK => ramclk_c,
D => WICC_1_4,
E => holdn);
\R.X.CTRL.ANNUL_REG_Z14131\: DFN1E1 port map (
Q => ANNUL,
CLK => ramclk_c,
D => ANNUL_2_I_149,
E => holdn);
\R.M.CTRL.ANNUL_REG_Z14133\: DFN1E1 port map (
Q => ANNUL_6,
CLK => ramclk_c,
D => ANNUL_1_1,
E => holdn);
\R.E.CTRL.ANNUL_REG_Z14135\: DFN1E1 port map (
Q => ANNUL_5,
CLK => ramclk_c,
D => ANNUL_1_0,
E => holdn);
\IR.PWD_REG_Z14137\: DFN1E1 port map (
Q => PWD,
CLK => ramclk_c,
D => RSTATE_7_SQMUXA,
E => N_9262);
\R.X.DEBUG_REG_Z14139\: DFN1E1 port map (
Q => TSTOP_139,
CLK => ramclk_c,
D => UN1_DBGUNIT_5(0),
E => N_9326);
\R.M.CTRL.TRAP_REG_Z14141\: DFN1E1 port map (
Q => TRAP_1,
CLK => ramclk_c,
D => TRAP_4,
E => holdn);
\R.X.ANNUL_ALL_REG_Z14143\: DFN1E1 port map (
Q => ANNUL_ALL,
CLK => ramclk_c,
D => ANNUL_ALL_152,
E => holdn);
\R.E.SARI_REG_Z14145\: DFN1E1 port map (
Q => SARI,
CLK => ramclk_c,
D => SARI_0,
E => holdn);
\R.E.CTRL.TRAP_REG_Z14147\: DFN1E1 port map (
Q => TRAP_4,
CLK => ramclk_c,
D => TRAP_5,
E => holdn);
\R.E.YMSB_REG_Z14149\: DFN1E1 port map (
Q => YMSB,
CLK => ramclk_c,
D => D(0),
E => holdn);
\R.A.RFE2_REG_Z14151\: DFN1E1 port map (
Q => RFE2,
CLK => ramclk_c,
D => RFE_1,
E => holdn);
\R.A.RFE1_REG_Z14153\: DFN1E1 port map (
Q => RFE1,
CLK => ramclk_c,
D => RFE,
E => holdn);
\R.E.LDBP2_REG_Z14155\: DFN1E1 port map (
Q => LDBP2_2,
CLK => ramclk_c,
D => LDBP2,
E => holdn);
\R.M.NALIGN_REG_Z14157\: DFN1E1 port map (
Q => NALIGN,
CLK => ramclk_c,
D => UN14_EX_ADD_RES,
E => holdn);
\R.X.DCI.SIGNED_REG_Z14159\: DFN1E1 port map (
Q => SIGNED_2,
CLK => ramclk_c,
D => SIGNED_0,
E => holdn);
\R.M.DCI.SIGNED_REG_Z14161\: DFN1E1 port map (
Q => SIGNED_0,
CLK => ramclk_c,
D => SIGNED,
E => holdn);
\R.M.DCI.LOCK_REG_Z14163\: DFN1E1 port map (
Q => LOCK_2,
CLK => ramclk_c,
D => LOCK,
E => holdn);
\R.E.BP_REG_Z14165\: DFN1E1 port map (
Q => BP,
CLK => ramclk_c,
D => BP_1_1,
E => holdn);
\R.E.INVOP2_REG_Z14167\: DFN1E1 port map (
Q => INVOP2_1,
CLK => ramclk_c,
D => INVOP2,
E => holdn);
\R.E.CTRL.LD_REG_Z14169\: DFN1E1 port map (
Q => LD_5,
CLK => ramclk_c,
D => LD_2,
E => holdn);
\R.A.TICC_REG_Z14171\: DFN1E1 port map (
Q => TICC,
CLK => ramclk_c,
D => TICC_EXCEPTION,
E => holdn);
\R.A.CTRL.LD_REG_Z14173\: DFN1E1 port map (
Q => LD_2,
CLK => ramclk_c,
D => LD_6,
E => holdn);
\R.M.DCI.READ_REG_Z14175\: DFN1E1 port map (
Q => read_0,
CLK => ramclk_c,
D => READ,
E => holdn);
\R.E.LDBP1_REG_Z14177\: DFN1E1 port map (
Q => LDBP1,
CLK => ramclk_c,
D => LDBP,
E => holdn);
\R.E.ALUADD_REG_Z14179\: DFN1E1 port map (
Q => ALUADD,
CLK => ramclk_c,
D => UN1_AOP2_1_SQMUXA_0,
E => holdn);
\R.M.DCI.DSUEN_REG_Z14181\: DFN1E1 port map (
Q => DSUEN_144,
CLK => ramclk_c,
D => DSUEN_0,
E => holdn);
\R.M.WCWP_REG_Z14183\: DFN1E1 port map (
Q => WCWP,
CLK => ramclk_c,
D => VWCWP,
E => holdn);
\R.M.CASA_REG_Z14185\: DFN1E1 port map (
Q => CASA_138,
CLK => ramclk_c,
D => MCASA,
E => holdn);
\R.X.INTACK_REG_Z14187\: DFN1E1 port map (
Q => INTACK_3,
CLK => ramclk_c,
D => INTACK,
E => holdn);
\R.E.SHLEFT_REG_Z14189\: DFN1E1 port map (
Q => SHLEFT,
CLK => ramclk_c,
D => SHCNT_1_SQMUXA,
E => holdn);
\R.E.MULSTEP_REG_Z14191\: DFN1E1 port map (
Q => MULSTEP,
CLK => ramclk_c,
D => AOP1_1_SQMUXA,
E => holdn);
\R.X.CTRL.LD_REG_Z14193\: DFN1E1 port map (
Q => LD_1,
CLK => ramclk_c,
D => LD,
E => holdn);
\R.M.CTRL.LD_REG_Z14195\: DFN1E1 port map (
Q => LD,
CLK => ramclk_c,
D => LD_1_0,
E => holdn);
\R.A.STEP_REG_Z14197\: DFN1E1 port map (
Q => STEP_0,
CLK => ramclk_c,
D => STEP_1,
E => holdn);
\R.X.NERROR_REG_Z14199\: DFN1E1 port map (
Q => ERRORN_I_154,
CLK => ramclk_c,
D => NERROR_1,
E => holdn);
\R.X.CTRL.RETT_REG_Z14201\: DFN1E1 port map (
Q => RETT_2,
CLK => ramclk_c,
D => RETT_1_1,
E => holdn);
\R.M.CTRL.RETT_REG_Z14203\: DFN1E1 port map (
Q => RETT_3,
CLK => ramclk_c,
D => RETT_1_2,
E => holdn);
\R.E.JMPL_REG_Z14205\: DFN1E1 port map (
Q => JMPL,
CLK => ramclk_c,
D => JMPL_1_1,
E => holdn);
\R.E.CTRL.RETT_REG_Z14207\: DFN1E1 port map (
Q => RETT_0,
CLK => ramclk_c,
D => RETT_1_0,
E => holdn);
\R.D.STEP_REG_Z14209\: DFN1E1 port map (
Q => STEP_1,
CLK => ramclk_c,
D => UN390_DBGUNIT,
E => holdn);
\R.X.CTRL.WY_REG_Z14211\: DFN1E1 port map (
Q => WY_1,
CLK => ramclk_c,
D => WY,
E => holdn);
\R.X.CTRL.PV_REG_Z14213\: DFN1E1 port map (
Q => PV_5,
CLK => ramclk_c,
D => PV_2,
E => holdn);
\R.E.CTRL.INST[14]_REG_Z14215\: DFN1E1 port map (
Q => NN_24,
CLK => ramclk_c,
D => NN_142,
E => holdn);
\R.M.CTRL.WY_REG_Z14217\: DFN1E1 port map (
Q => WY,
CLK => ramclk_c,
D => WY_0,
E => holdn);
\R.M.CTRL.PV_REG_Z14219\: DFN1E1 port map (
Q => PV_2,
CLK => ramclk_c,
D => PV_9,
E => holdn);
\R.W.S.PS_REG_Z14221\: DFN1 port map (
Q => PS,
CLK => ramclk_c,
D => PS_RNO);
\R.W.S.S_REG_Z14223\: DFN1 port map (
Q => SU,
CLK => ramclk_c,
D => S_RNO);
\R.X.MEXC_REG_Z14225\: DFN1 port map (
Q => MEXC,
CLK => ramclk_c,
D => MEXC_RNO);
\RP.ERROR_REG_Z14227\: DFN1 port map (
Q => ERROR,
CLK => ramclk_c,
D => ERROR_RNO);
\RP.PWD_REG_Z14229\: DFN1 port map (
Q => PWD_142,
CLK => ramclk_c,
D => PWD_RNO);
\DSUR.ERR_REG_Z14231\: DFN1 port map (
Q => ERR,
CLK => ramclk_c,
D => ERR_RNO);
\R.M.WERR_REG_Z14233\: DFN1 port map (
Q => WERR_0,
CLK => ramclk_c,
D => WERR_RNO);
\R.X.IPEND_REG_Z14235\: DFN1 port map (
Q => IPEND,
CLK => ramclk_c,
D => ET_RNIHG083);
\DSUR.ASI[0]_REG_Z14237\: DFN1 port map (
Q => ASI(0),
CLK => ramclk_c,
D => ASI_RNO(0));
\DSUR.ASI[1]_REG_Z14239\: DFN1 port map (
Q => ASI(1),
CLK => ramclk_c,
D => ASI_RNO(1));
\DSUR.ASI[2]_REG_Z14241\: DFN1 port map (
Q => ASI(2),
CLK => ramclk_c,
D => ASI_RNO(2));
\DSUR.ASI[3]_REG_Z14243\: DFN1 port map (
Q => ASI(3),
CLK => ramclk_c,
D => ASI_RNO(3));
\DSUR.ASI[4]_REG_Z14245\: DFN1 port map (
Q => ASI(4),
CLK => ramclk_c,
D => ASI_RNO(4));
\DSUR.ASI[5]_REG_Z14247\: DFN1 port map (
Q => ASI(5),
CLK => ramclk_c,
D => ASI_RNO(5));
\DSUR.ASI[6]_REG_Z14249\: DFN1 port map (
Q => ASI(6),
CLK => ramclk_c,
D => ASI_RNO(6));
\DSUR.ASI[7]_REG_Z14251\: DFN1 port map (
Q => ASI(7),
CLK => ramclk_c,
D => ASI_RNO(7));
\DSUR.TT[0]_REG_Z14253\: DFN1 port map (
Q => TT(0),
CLK => ramclk_c,
D => TT_RNO(0));
\DSUR.TT[1]_REG_Z14255\: DFN1 port map (
Q => TT(1),
CLK => ramclk_c,
D => TT_RNO(1));
\DSUR.TT[2]_REG_Z14257\: DFN1 port map (
Q => TT(2),
CLK => ramclk_c,
D => TT_RNO(2));
\DSUR.TT[3]_REG_Z14259\: DFN1 port map (
Q => TT(3),
CLK => ramclk_c,
D => TT_RNO(3));
\DSUR.TT[4]_REG_Z14261\: DFN1 port map (
Q => NN_93,
CLK => ramclk_c,
D => TT_RNO(4));
\DSUR.TT[5]_REG_Z14263\: DFN1 port map (
Q => NN_28,
CLK => ramclk_c,
D => TT_RNO(5));
\DSUR.TT[6]_REG_Z14265\: DFN1 port map (
Q => NN_94,
CLK => ramclk_c,
D => TT_RNO(6));
\DSUR.TT[7]_REG_Z14267\: DFN1 port map (
Q => NN_95,
CLK => ramclk_c,
D => TT_RNO(7));
\R.D.INST_0[0]_REG_Z14269\: DFN1 port map (
Q => INST_0(0),
CLK => ramclk_c,
D => INST_0_RNO(0));
\R.D.INST_0[1]_REG_Z14271\: DFN1 port map (
Q => INST_0(1),
CLK => ramclk_c,
D => INST_0_RNO(1));
\R.D.INST_0[2]_REG_Z14273\: DFN1 port map (
Q => INST_0(2),
CLK => ramclk_c,
D => INST_0_RNO(2));
\R.D.INST_0[3]_REG_Z14275\: DFN1 port map (
Q => INST_0(3),
CLK => ramclk_c,
D => INST_0_RNO(3));
\R.D.INST_0[4]_REG_Z14277\: DFN1 port map (
Q => INST_0(4),
CLK => ramclk_c,
D => INST_0_RNO(4));
\R.D.INST_0[5]_REG_Z14279\: DFN1 port map (
Q => INST_0(5),
CLK => ramclk_c,
D => INST_0_RNO(5));
\R.D.INST_0[6]_REG_Z14281\: DFN1 port map (
Q => INST_0(6),
CLK => ramclk_c,
D => INST_0_RNO(6));
\R.D.INST_0[7]_REG_Z14283\: DFN1 port map (
Q => INST_0(7),
CLK => ramclk_c,
D => INST_0_RNO(7));
\R.D.INST_0[8]_REG_Z14285\: DFN1 port map (
Q => INST_0(8),
CLK => ramclk_c,
D => INST_0_RNO(8));
\R.D.INST_0[9]_REG_Z14287\: DFN1 port map (
Q => INST_0(9),
CLK => ramclk_c,
D => INST_0_RNO(9));
\R.D.INST_0[10]_REG_Z14289\: DFN1 port map (
Q => INST_0_0(10),
CLK => ramclk_c,
D => INST_0_RNO(10));
\R.D.INST_0[11]_REG_Z14291\: DFN1 port map (
Q => INST_0_0(11),
CLK => ramclk_c,
D => INST_0_RNO(11));
\R.D.INST_0[12]_REG_Z14293\: DFN1 port map (
Q => INST_0(12),
CLK => ramclk_c,
D => INST_0_0_0_RNI2EPM14(12));
\R.D.INST_0[13]_REG_Z14295\: DFN1 port map (
Q => INST_0(13),
CLK => ramclk_c,
D => INST_0_RNO(13));
\R.D.INST_0[14]_REG_Z14297\: DFN1 port map (
Q => INST_0(14),
CLK => ramclk_c,
D => INST_0_RNO(14));
\R.D.INST_0[15]_REG_Z14299\: DFN1 port map (
Q => INST_0(15),
CLK => ramclk_c,
D => INST_0_RNO(15));
\R.D.INST_0[16]_REG_Z14301\: DFN1 port map (
Q => INST_0(16),
CLK => ramclk_c,
D => INST_0_RNO(16));
\R.D.INST_0[17]_REG_Z14303\: DFN1 port map (
Q => INST_0(17),
CLK => ramclk_c,
D => INST_0_RNO(17));
\R.D.INST_0[18]_REG_Z14305\: DFN1 port map (
Q => INST_0(18),
CLK => ramclk_c,
D => INST_0_RNO(18));
\R.D.INST_0[19]_REG_Z14307\: DFN1 port map (
Q => INST_0(19),
CLK => ramclk_c,
D => INST_0_0_0_RNIQ35IV3(19));
\R.D.INST_0[20]_REG_Z14309\: DFN1 port map (
Q => INST_0(20),
CLK => ramclk_c,
D => INST_0_0_0_RNI2E7IV3(20));
\R.D.INST_0[21]_REG_Z14311\: DFN1 port map (
Q => INST_0(21),
CLK => ramclk_c,
D => INST_0_0_0_RNI5H7IV3(21));
\R.D.INST_0[22]_REG_Z14313\: DFN1 port map (
Q => INST_0(22),
CLK => ramclk_c,
D => INST_0_RNO(22));
\R.D.INST_0[23]_REG_Z14315\: DFN1 port map (
Q => INST_0(23),
CLK => ramclk_c,
D => INST_0_RNO(23));
\R.D.INST_0[24]_REG_Z14317\: DFN1 port map (
Q => INST_0_0(24),
CLK => ramclk_c,
D => INST_0_RNO(24));
\R.D.INST_0[25]_REG_Z14319\: DFN1 port map (
Q => INST_0(25),
CLK => ramclk_c,
D => INST_0_RNO(25));
\R.D.INST_0[26]_REG_Z14321\: DFN1 port map (
Q => INST_0(26),
CLK => ramclk_c,
D => INST_0_RNO(26));
\R.D.INST_0[27]_REG_Z14323\: DFN1 port map (
Q => INST_0(27),
CLK => ramclk_c,
D => INST_0_RNO(27));
\R.D.INST_0[28]_REG_Z14325\: DFN1 port map (
Q => INST_0(28),
CLK => ramclk_c,
D => INST_0_RNO(28));
\R.D.INST_0[29]_REG_Z14327\: DFN1 port map (
Q => INST_0(29),
CLK => ramclk_c,
D => INST_0_RNO(29));
\R.D.INST_0[30]_REG_Z14329\: DFN1 port map (
Q => INST_0(30),
CLK => ramclk_c,
D => INST_0_0_0_RNI60DGV3(30));
\R.D.INST_0[31]_REG_Z14331\: DFN1 port map (
Q => INST_0(31),
CLK => ramclk_c,
D => INST_0_RNO(31));
\DSUR.CRDY[1]_REG_Z14333\: DFN1 port map (
Q => CRDY(1),
CLK => ramclk_c,
D => CRDY_RNO(1));
\DSUR.CRDY[2]_REG_Z14335\: DFN1 port map (
Q => CRDY_135,
CLK => ramclk_c,
D => CRDY_RNO(2));
\R.M.CTRL.INST[19]_REG_Z14337\: DFN1E1 port map (
Q => INST_3(19),
CLK => ramclk_c,
D => NN_4,
E => holdn);
\R.M.CTRL.INST[20]_REG_Z14339\: DFN1E1 port map (
Q => INST_3(20),
CLK => ramclk_c,
D => INST_1(20),
E => holdn);
\R.M.CTRL.INST[21]_REG_Z14341\: DFN1E1 port map (
Q => INST_1(21),
CLK => ramclk_c,
D => UN18_NOTAG_I(2),
E => holdn);
\R.M.CTRL.INST[22]_REG_Z14343\: DFN1E1 port map (
Q => INST_1(22),
CLK => ramclk_c,
D => UN18_NOTAG_I(3),
E => holdn);
\R.M.CTRL.INST[23]_REG_Z14345\: DFN1E1 port map (
Q => INST_1(23),
CLK => ramclk_c,
D => UN18_NOTAG_I(4),
E => holdn);
\R.M.CTRL.INST[24]_REG_Z14347\: DFN1E1 port map (
Q => NN_5,
CLK => ramclk_c,
D => INST(24),
E => holdn);
\R.M.CTRL.INST[25]_REG_Z14349\: DFN1E1 port map (
Q => NN_143,
CLK => ramclk_c,
D => NN_117,
E => holdn);
\R.M.CTRL.INST[26]_REG_Z14351\: DFN1E1 port map (
Q => NN_144,
CLK => ramclk_c,
D => NN_118,
E => holdn);
\R.M.CTRL.INST[27]_REG_Z14353\: DFN1E1 port map (
Q => NN_145,
CLK => ramclk_c,
D => NN_119,
E => holdn);
\R.M.CTRL.INST[28]_REG_Z14355\: DFN1E1 port map (
Q => NN_146,
CLK => ramclk_c,
D => NN_83,
E => holdn);
\R.M.CTRL.INST[29]_REG_Z14357\: DFN1E1 port map (
Q => NN_147,
CLK => ramclk_c,
D => INST_1(29),
E => holdn);
\R.M.CTRL.INST[30]_REG_Z14359\: DFN1E1 port map (
Q => NN_108,
CLK => ramclk_c,
D => NN_105,
E => holdn);
\R.M.CTRL.INST[31]_REG_Z14361\: DFN1E1 port map (
Q => NN_107,
CLK => ramclk_c,
D => NN_106,
E => holdn);
\R.X.CTRL.RD[0]_REG_Z14363\: DFN1E1 port map (
Q => RD_1(0),
CLK => ramclk_c,
D => RD(0),
E => holdn);
\R.X.CTRL.RD[1]_REG_Z14365\: DFN1E1 port map (
Q => RD_1(1),
CLK => ramclk_c,
D => NN_79,
E => holdn);
\R.X.CTRL.RD[2]_REG_Z14367\: DFN1E1 port map (
Q => NN_82,
CLK => ramclk_c,
D => RD(2),
E => holdn);
\R.X.CTRL.RD[3]_REG_Z14369\: DFN1E1 port map (
Q => RD_1(3),
CLK => ramclk_c,
D => RD(3),
E => holdn);
\R.X.CTRL.RD[4]_REG_Z14371\: DFN1E1 port map (
Q => RD_0(4),
CLK => ramclk_c,
D => RD_1(4),
E => holdn);
\R.X.CTRL.RD[5]_REG_Z14373\: DFN1E1 port map (
Q => RD_0(5),
CLK => ramclk_c,
D => NN_81,
E => holdn);
\R.X.CTRL.RD[6]_REG_Z14375\: DFN1E1 port map (
Q => RD_1(6),
CLK => ramclk_c,
D => NN_50,
E => holdn);
\R.X.CTRL.RD[7]_REG_Z14377\: DFN1E1 port map (
Q => NN_67,
CLK => ramclk_c,
D => RD_0(7),
E => holdn);
\R.M.CTRL.CNT[0]_REG_Z14379\: DFN1E1 port map (
Q => CNT_2(0),
CLK => ramclk_c,
D => CNT(0),
E => holdn);
\R.M.CTRL.CNT[1]_REG_Z14381\: DFN1E1 port map (
Q => CNT_2(1),
CLK => ramclk_c,
D => CNT_0(1),
E => holdn);
\R.E.CTRL.PC[2]_REG_Z14383\: DFN1E1 port map (
Q => PC(2),
CLK => ramclk_c,
D => PC_3(2),
E => holdn);
\R.E.CTRL.PC[3]_REG_Z14385\: DFN1E1 port map (
Q => PC(3),
CLK => ramclk_c,
D => PC_2(3),
E => holdn);
\R.E.CTRL.PC[4]_REG_Z14387\: DFN1E1 port map (
Q => PC(4),
CLK => ramclk_c,
D => PC_0(4),
E => holdn);
\R.E.CTRL.PC[5]_REG_Z14389\: DFN1E1 port map (
Q => PC_0(5),
CLK => ramclk_c,
D => PC_2(5),
E => holdn);
\R.E.CTRL.PC[6]_REG_Z14391\: DFN1E1 port map (
Q => PC(6),
CLK => ramclk_c,
D => PC_2(6),
E => holdn);
\R.E.CTRL.PC[7]_REG_Z14393\: DFN1E1 port map (
Q => PC_1(7),
CLK => ramclk_c,
D => PC_0(7),
E => holdn);
\R.E.CTRL.PC[8]_REG_Z14395\: DFN1E1 port map (
Q => PC_0(8),
CLK => ramclk_c,
D => PC(8),
E => holdn);
\R.E.CTRL.PC[9]_REG_Z14397\: DFN1E1 port map (
Q => PC_2(9),
CLK => ramclk_c,
D => PC(9),
E => holdn);
\R.E.CTRL.PC[10]_REG_Z14399\: DFN1E1 port map (
Q => PC_1(10),
CLK => ramclk_c,
D => PC(10),
E => holdn);
\R.E.CTRL.PC[11]_REG_Z14401\: DFN1E1 port map (
Q => PC_0(11),
CLK => ramclk_c,
D => PC(11),
E => holdn);
\R.E.CTRL.PC[12]_REG_Z14403\: DFN1E1 port map (
Q => PC_1(12),
CLK => ramclk_c,
D => PC(12),
E => holdn);
\R.E.CTRL.PC[13]_REG_Z14405\: DFN1E1 port map (
Q => PC_2(13),
CLK => ramclk_c,
D => PC_0(13),
E => holdn);
\R.E.CTRL.PC[14]_REG_Z14407\: DFN1E1 port map (
Q => PC_0(14),
CLK => ramclk_c,
D => PC_1(14),
E => holdn);
\R.E.CTRL.PC[15]_REG_Z14409\: DFN1E1 port map (
Q => PC(15),
CLK => ramclk_c,
D => PC_0(15),
E => holdn);
\R.E.CTRL.PC[16]_REG_Z14411\: DFN1E1 port map (
Q => PC(16),
CLK => ramclk_c,
D => PC_2(16),
E => holdn);
\R.E.CTRL.PC[17]_REG_Z14413\: DFN1E1 port map (
Q => PC(17),
CLK => ramclk_c,
D => PC_1(17),
E => holdn);
\R.E.CTRL.PC[18]_REG_Z14415\: DFN1E1 port map (
Q => PC(18),
CLK => ramclk_c,
D => PC_2(18),
E => holdn);
\R.E.CTRL.PC[19]_REG_Z14417\: DFN1E1 port map (
Q => PC_1(19),
CLK => ramclk_c,
D => PC_0(19),
E => holdn);
\R.E.CTRL.PC[20]_REG_Z14419\: DFN1E1 port map (
Q => PC(20),
CLK => ramclk_c,
D => PC_2(20),
E => holdn);
\R.E.CTRL.PC[21]_REG_Z14421\: DFN1E1 port map (
Q => PC(21),
CLK => ramclk_c,
D => PC_0(21),
E => holdn);
\R.E.CTRL.PC[22]_REG_Z14423\: DFN1E1 port map (
Q => PC(22),
CLK => ramclk_c,
D => PC_0(22),
E => holdn);
\R.E.CTRL.PC[23]_REG_Z14425\: DFN1E1 port map (
Q => PC_2(23),
CLK => ramclk_c,
D => PC(23),
E => holdn);
\R.E.CTRL.PC[24]_REG_Z14427\: DFN1E1 port map (
Q => PC(24),
CLK => ramclk_c,
D => PC_2(24),
E => holdn);
\R.E.CTRL.PC[25]_REG_Z14429\: DFN1E1 port map (
Q => PC_2(25),
CLK => ramclk_c,
D => PC(25),
E => holdn);
\R.E.CTRL.PC[26]_REG_Z14431\: DFN1E1 port map (
Q => PC(26),
CLK => ramclk_c,
D => PC_0(26),
E => holdn);
\R.E.CTRL.PC[27]_REG_Z14433\: DFN1E1 port map (
Q => PC(27),
CLK => ramclk_c,
D => PC_0(27),
E => holdn);
\R.E.CTRL.PC[28]_REG_Z14435\: DFN1E1 port map (
Q => PC_2(28),
CLK => ramclk_c,
D => PC_0(28),
E => holdn);
\R.E.CTRL.PC[29]_REG_Z14437\: DFN1E1 port map (
Q => PC_0(29),
CLK => ramclk_c,
D => PC(29),
E => holdn);
\R.E.CTRL.PC[30]_REG_Z14439\: DFN1E1 port map (
Q => PC(30),
CLK => ramclk_c,
D => PC_0(30),
E => holdn);
\R.E.CTRL.PC[31]_REG_Z14441\: DFN1E1 port map (
Q => PC(31),
CLK => ramclk_c,
D => PC_0(31),
E => holdn);
\R.E.CTRL.INST[17]_REG_Z14443\: DFN1E1 port map (
Q => NN_25,
CLK => ramclk_c,
D => NN_148,
E => holdn);
\R.E.CTRL.INST[18]_REG_Z14445\: DFN1E1 port map (
Q => NN_23,
CLK => ramclk_c,
D => NN_149,
E => holdn);
\R.E.CTRL.INST[19]_REG_Z14447\: DFN1E1 port map (
Q => NN_4,
CLK => ramclk_c,
D => INST_1(19),
E => holdn);
\R.E.CTRL.INST[20]_REG_Z14449\: DFN1E1 port map (
Q => INST_1(20),
CLK => ramclk_c,
D => INST_2(20),
E => holdn);
\R.E.CTRL.INST[21]_REG_Z14451\: DFN1E1 port map (
Q => UN18_NOTAG_I(2),
CLK => ramclk_c,
D => INST(21),
E => holdn);
\R.E.CTRL.INST[22]_REG_Z14453\: DFN1E1 port map (
Q => UN18_NOTAG_I(3),
CLK => ramclk_c,
D => INST(22),
E => holdn);
\R.E.CTRL.INST[23]_REG_Z14455\: DFN1E1 port map (
Q => UN18_NOTAG_I(4),
CLK => ramclk_c,
D => INST(23),
E => holdn);
\R.E.CTRL.INST[24]_REG_Z14457\: DFN1E1 port map (
Q => INST(24),
CLK => ramclk_c,
D => INST_0(24),
E => holdn);
\R.E.CTRL.INST[25]_REG_Z14459\: DFN1E1 port map (
Q => NN_117,
CLK => ramclk_c,
D => INST_1(25),
E => holdn);
\R.E.CTRL.INST[26]_REG_Z14461\: DFN1E1 port map (
Q => NN_118,
CLK => ramclk_c,
D => INST_1(26),
E => holdn);
\R.E.CTRL.INST[27]_REG_Z14463\: DFN1E1 port map (
Q => NN_119,
CLK => ramclk_c,
D => NN_22,
E => holdn);
\R.E.CTRL.INST[28]_REG_Z14465\: DFN1E1 port map (
Q => NN_83,
CLK => ramclk_c,
D => NN_21,
E => holdn);
\R.E.CTRL.INST[29]_REG_Z14467\: DFN1E1 port map (
Q => INST_1(29),
CLK => ramclk_c,
D => INST(29),
E => holdn);
\R.E.CTRL.INST[30]_REG_Z14469\: DFN1E1 port map (
Q => NN_105,
CLK => ramclk_c,
D => INST(30),
E => holdn);
\R.E.CTRL.INST[31]_REG_Z14471\: DFN1E1 port map (
Q => NN_106,
CLK => ramclk_c,
D => INST(31),
E => holdn);
\R.E.CTRL.INST[5]_REG_Z14473\: DFN1E1 port map (
Q => NN_121,
CLK => ramclk_c,
D => NN_12,
E => holdn);
\R.E.CTRL.INST[6]_REG_Z14475\: DFN1E1 port map (
Q => NN_102,
CLK => ramclk_c,
D => NN_9,
E => holdn);
\R.E.CTRL.INST[7]_REG_Z14477\: DFN1E1 port map (
Q => NN_122,
CLK => ramclk_c,
D => NN_13,
E => holdn);
\R.E.CTRL.INST[8]_REG_Z14479\: DFN1E1 port map (
Q => NN_123,
CLK => ramclk_c,
D => NN_8,
E => holdn);
\R.E.CTRL.INST[9]_REG_Z14481\: DFN1E1 port map (
Q => NN_124,
CLK => ramclk_c,
D => NN_11,
E => holdn);
\R.E.CTRL.INST[10]_REG_Z14483\: DFN1E1 port map (
Q => INST_0(10),
CLK => ramclk_c,
D => NN_10,
E => holdn);
\R.E.CTRL.INST[11]_REG_Z14485\: DFN1E1 port map (
Q => INST_0(11),
CLK => ramclk_c,
D => NN_14,
E => holdn);
\R.E.CTRL.INST[12]_REG_Z14487\: DFN1E1 port map (
Q => NN_68,
CLK => ramclk_c,
D => NN_15,
E => holdn);
\R.M.CTRL.RD[0]_REG_Z14489\: DFN1E1 port map (
Q => RD(0),
CLK => ramclk_c,
D => RD_0(0),
E => holdn);
\R.M.CTRL.RD[1]_REG_Z14491\: DFN1E1 port map (
Q => NN_79,
CLK => ramclk_c,
D => RD_0(1),
E => holdn);
\R.M.CTRL.RD[2]_REG_Z14493\: DFN1E1 port map (
Q => RD(2),
CLK => ramclk_c,
D => RD_0(2),
E => holdn);
\R.M.CTRL.RD[3]_REG_Z14495\: DFN1E1 port map (
Q => RD(3),
CLK => ramclk_c,
D => RD_0(3),
E => holdn);
\R.M.CTRL.RD[4]_REG_Z14497\: DFN1E1 port map (
Q => RD_1(4),
CLK => ramclk_c,
D => NN_64,
E => holdn);
\R.M.CTRL.RD[5]_REG_Z14499\: DFN1E1 port map (
Q => NN_81,
CLK => ramclk_c,
D => RD_1(5),
E => holdn);
\R.M.CTRL.RD[6]_REG_Z14501\: DFN1E1 port map (
Q => NN_50,
CLK => ramclk_c,
D => RD_0(6),
E => holdn);
\R.M.CTRL.RD[7]_REG_Z14503\: DFN1E1 port map (
Q => RD_0(7),
CLK => ramclk_c,
D => RD_1(7),
E => holdn);
\R.E.CWP[0]_REG_Z14505\: DFN1E1 port map (
Q => CWP_2(0),
CLK => ramclk_c,
D => CWP_3(0),
E => holdn);
\R.E.CWP[1]_REG_Z14507\: DFN1E1 port map (
Q => CWP_0(1),
CLK => ramclk_c,
D => CWP_3(1),
E => holdn);
\R.E.CWP[2]_REG_Z14509\: DFN1E1 port map (
Q => CWP(2),
CLK => ramclk_c,
D => CWP_3(2),
E => holdn);
\R.E.CTRL.CNT[0]_REG_Z14511\: DFN1E1 port map (
Q => CNT(0),
CLK => ramclk_c,
D => CNT_1(0),
E => holdn);
\R.E.CTRL.CNT[1]_REG_Z14513\: DFN1E1 port map (
Q => CNT_0(1),
CLK => ramclk_c,
D => CNT_1(1),
E => holdn);
\R.X.CTRL.PC[2]_REG_Z14515\: DFN1E1 port map (
Q => PC_0(2),
CLK => ramclk_c,
D => PC_2(2),
E => holdn);
\R.X.CTRL.PC[3]_REG_Z14517\: DFN1E1 port map (
Q => FLINE(3),
CLK => ramclk_c,
D => PC_0(3),
E => holdn);
\R.X.CTRL.PC[4]_REG_Z14519\: DFN1E1 port map (
Q => FLINE(4),
CLK => ramclk_c,
D => PC_2(4),
E => holdn);
\R.X.CTRL.PC[5]_REG_Z14521\: DFN1E1 port map (
Q => FLINE(5),
CLK => ramclk_c,
D => PC(5),
E => holdn);
\R.X.CTRL.PC[6]_REG_Z14523\: DFN1E1 port map (
Q => FLINE(6),
CLK => ramclk_c,
D => PC_0(6),
E => holdn);
\R.X.CTRL.PC[7]_REG_Z14525\: DFN1E1 port map (
Q => FLINE(7),
CLK => ramclk_c,
D => PC(7),
E => holdn);
\R.X.CTRL.PC[8]_REG_Z14527\: DFN1E1 port map (
Q => FLINE(8),
CLK => ramclk_c,
D => PC_2(8),
E => holdn);
\R.X.CTRL.PC[9]_REG_Z14529\: DFN1E1 port map (
Q => FLINE(9),
CLK => ramclk_c,
D => PC_0(9),
E => holdn);
\R.X.CTRL.PC[10]_REG_Z14531\: DFN1E1 port map (
Q => FLINE(10),
CLK => ramclk_c,
D => PC_0(10),
E => holdn);
\R.X.CTRL.PC[11]_REG_Z14533\: DFN1E1 port map (
Q => FLINE(11),
CLK => ramclk_c,
D => PC_1(11),
E => holdn);
\R.X.CTRL.PC[12]_REG_Z14535\: DFN1E1 port map (
Q => FLINE(12),
CLK => ramclk_c,
D => PC_0(12),
E => holdn);
\R.X.CTRL.PC[13]_REG_Z14537\: DFN1E1 port map (
Q => FLINE(13),
CLK => ramclk_c,
D => PC(13),
E => holdn);
\R.X.CTRL.PC[14]_REG_Z14539\: DFN1E1 port map (
Q => FLINE(14),
CLK => ramclk_c,
D => PC(14),
E => holdn);
\R.X.CTRL.PC[15]_REG_Z14541\: DFN1E1 port map (
Q => FLINE(15),
CLK => ramclk_c,
D => PC_1(15),
E => holdn);
\R.X.CTRL.PC[16]_REG_Z14543\: DFN1E1 port map (
Q => FLINE(16),
CLK => ramclk_c,
D => PC_0(16),
E => holdn);
\R.X.CTRL.PC[17]_REG_Z14545\: DFN1E1 port map (
Q => FLINE(17),
CLK => ramclk_c,
D => PC_0(17),
E => holdn);
\R.X.CTRL.PC[18]_REG_Z14547\: DFN1E1 port map (
Q => FLINE(18),
CLK => ramclk_c,
D => PC_0(18),
E => holdn);
\R.X.CTRL.PC[19]_REG_Z14549\: DFN1E1 port map (
Q => FLINE(19),
CLK => ramclk_c,
D => PC(19),
E => holdn);
\R.X.CTRL.PC[20]_REG_Z14551\: DFN1E1 port map (
Q => FLINE(20),
CLK => ramclk_c,
D => PC_0(20),
E => holdn);
\R.X.CTRL.PC[21]_REG_Z14553\: DFN1E1 port map (
Q => FLINE(21),
CLK => ramclk_c,
D => PC_2(21),
E => holdn);
\R.X.CTRL.PC[22]_REG_Z14555\: DFN1E1 port map (
Q => FLINE(22),
CLK => ramclk_c,
D => PC_2(22),
E => holdn);
\R.X.CTRL.PC[23]_REG_Z14557\: DFN1E1 port map (
Q => FLINE(23),
CLK => ramclk_c,
D => PC_0(23),
E => holdn);
\R.X.CTRL.PC[24]_REG_Z14559\: DFN1E1 port map (
Q => FLINE(24),
CLK => ramclk_c,
D => PC_0(24),
E => holdn);
\R.X.CTRL.PC[25]_REG_Z14561\: DFN1E1 port map (
Q => FLINE(25),
CLK => ramclk_c,
D => PC_0(25),
E => holdn);
\R.X.CTRL.PC[26]_REG_Z14563\: DFN1E1 port map (
Q => FLINE(26),
CLK => ramclk_c,
D => PC_2(26),
E => holdn);
\R.X.CTRL.PC[27]_REG_Z14565\: DFN1E1 port map (
Q => FLINE(27),
CLK => ramclk_c,
D => PC_2(27),
E => holdn);
\R.X.CTRL.PC[28]_REG_Z14567\: DFN1E1 port map (
Q => FLINE(28),
CLK => ramclk_c,
D => PC(28),
E => holdn);
\R.X.CTRL.PC[29]_REG_Z14569\: DFN1E1 port map (
Q => FLINE(29),
CLK => ramclk_c,
D => PC_2(29),
E => holdn);
\R.X.CTRL.PC[30]_REG_Z14571\: DFN1E1 port map (
Q => FLINE(30),
CLK => ramclk_c,
D => PC_2(30),
E => holdn);
\R.X.CTRL.PC[31]_REG_Z14573\: DFN1E1 port map (
Q => FLINE(31),
CLK => ramclk_c,
D => PC_2(31),
E => holdn);
\R.X.CTRL.INST[19]_REG_Z14575\: DFN1E1 port map (
Q => INST(19),
CLK => ramclk_c,
D => INST_3(19),
E => holdn);
\R.X.CTRL.INST[20]_REG_Z14577\: DFN1E1 port map (
Q => INST(20),
CLK => ramclk_c,
D => INST_3(20),
E => holdn);
\R.X.CTRL.INST[21]_REG_Z14579\: DFN1E1 port map (
Q => OPTYPE(0),
CLK => ramclk_c,
D => INST_1(21),
E => holdn);
\R.X.CTRL.INST[22]_REG_Z14581\: DFN1E1 port map (
Q => OPTYPE(1),
CLK => ramclk_c,
D => INST_1(22),
E => holdn);
\R.X.CTRL.INST[23]_REG_Z14583\: DFN1E1 port map (
Q => OPTYPE(2),
CLK => ramclk_c,
D => INST_1(23),
E => holdn);
\R.X.CTRL.INST[24]_REG_Z14585\: DFN1E1 port map (
Q => OPTYPE(3),
CLK => ramclk_c,
D => NN_5,
E => holdn);
\R.X.CTRL.INST[25]_REG_Z14587\: DFN1E1 port map (
Q => INST(25),
CLK => ramclk_c,
D => NN_143,
E => holdn);
\R.X.CTRL.INST[26]_REG_Z14589\: DFN1E1 port map (
Q => INST(26),
CLK => ramclk_c,
D => NN_144,
E => holdn);
\R.X.CTRL.INST[27]_REG_Z14591\: DFN1E1 port map (
Q => INST(27),
CLK => ramclk_c,
D => NN_145,
E => holdn);
\R.X.CTRL.INST[28]_REG_Z14593\: DFN1E1 port map (
Q => INST(28),
CLK => ramclk_c,
D => NN_146,
E => holdn);
\R.X.CTRL.INST[29]_REG_Z14595\: DFN1E1 port map (
Q => INST_2(29),
CLK => ramclk_c,
D => NN_147,
E => holdn);
\R.X.CTRL.INST[30]_REG_Z14597\: DFN1E1 port map (
Q => OPTYPE(4),
CLK => ramclk_c,
D => NN_108,
E => holdn);
\R.X.CTRL.INST[31]_REG_Z14599\: DFN1E1 port map (
Q => OPTYPE(5),
CLK => ramclk_c,
D => NN_107,
E => holdn);
\R.M.CTRL.PC[2]_REG_Z14601\: DFN1E1 port map (
Q => PC_2(2),
CLK => ramclk_c,
D => PC(2),
E => holdn);
\R.M.CTRL.PC[3]_REG_Z14603\: DFN1E1 port map (
Q => PC_0(3),
CLK => ramclk_c,
D => PC(3),
E => holdn);
\R.M.CTRL.PC[4]_REG_Z14605\: DFN1E1 port map (
Q => PC_2(4),
CLK => ramclk_c,
D => PC(4),
E => holdn);
\R.M.CTRL.PC[5]_REG_Z14607\: DFN1E1 port map (
Q => PC(5),
CLK => ramclk_c,
D => PC_0(5),
E => holdn);
\R.M.CTRL.PC[6]_REG_Z14609\: DFN1E1 port map (
Q => PC_0(6),
CLK => ramclk_c,
D => PC(6),
E => holdn);
\R.M.CTRL.PC[7]_REG_Z14611\: DFN1E1 port map (
Q => PC(7),
CLK => ramclk_c,
D => PC_1(7),
E => holdn);
\R.M.CTRL.PC[8]_REG_Z14613\: DFN1E1 port map (
Q => PC_2(8),
CLK => ramclk_c,
D => PC_0(8),
E => holdn);
\R.M.CTRL.PC[9]_REG_Z14615\: DFN1E1 port map (
Q => PC_0(9),
CLK => ramclk_c,
D => PC_2(9),
E => holdn);
\R.M.CTRL.PC[10]_REG_Z14617\: DFN1E1 port map (
Q => PC_0(10),
CLK => ramclk_c,
D => PC_1(10),
E => holdn);
\R.M.CTRL.PC[11]_REG_Z14619\: DFN1E1 port map (
Q => PC_1(11),
CLK => ramclk_c,
D => PC_0(11),
E => holdn);
\R.M.CTRL.PC[12]_REG_Z14621\: DFN1E1 port map (
Q => PC_0(12),
CLK => ramclk_c,
D => PC_1(12),
E => holdn);
\R.M.CTRL.PC[13]_REG_Z14623\: DFN1E1 port map (
Q => PC(13),
CLK => ramclk_c,
D => PC_2(13),
E => holdn);
\R.M.CTRL.PC[14]_REG_Z14625\: DFN1E1 port map (
Q => PC(14),
CLK => ramclk_c,
D => PC_0(14),
E => holdn);
\R.M.CTRL.PC[15]_REG_Z14627\: DFN1E1 port map (
Q => PC_1(15),
CLK => ramclk_c,
D => PC(15),
E => holdn);
\R.M.CTRL.PC[16]_REG_Z14629\: DFN1E1 port map (
Q => PC_0(16),
CLK => ramclk_c,
D => PC(16),
E => holdn);
\R.M.CTRL.PC[17]_REG_Z14631\: DFN1E1 port map (
Q => PC_0(17),
CLK => ramclk_c,
D => PC(17),
E => holdn);
\R.M.CTRL.PC[18]_REG_Z14633\: DFN1E1 port map (
Q => PC_0(18),
CLK => ramclk_c,
D => PC(18),
E => holdn);
\R.M.CTRL.PC[19]_REG_Z14635\: DFN1E1 port map (
Q => PC(19),
CLK => ramclk_c,
D => PC_1(19),
E => holdn);
\R.M.CTRL.PC[20]_REG_Z14637\: DFN1E1 port map (
Q => PC_0(20),
CLK => ramclk_c,
D => PC(20),
E => holdn);
\R.M.CTRL.PC[21]_REG_Z14639\: DFN1E1 port map (
Q => PC_2(21),
CLK => ramclk_c,
D => PC(21),
E => holdn);
\R.M.CTRL.PC[22]_REG_Z14641\: DFN1E1 port map (
Q => PC_2(22),
CLK => ramclk_c,
D => PC(22),
E => holdn);
\R.M.CTRL.PC[23]_REG_Z14643\: DFN1E1 port map (
Q => PC_0(23),
CLK => ramclk_c,
D => PC_2(23),
E => holdn);
\R.M.CTRL.PC[24]_REG_Z14645\: DFN1E1 port map (
Q => PC_0(24),
CLK => ramclk_c,
D => PC(24),
E => holdn);
\R.M.CTRL.PC[25]_REG_Z14647\: DFN1E1 port map (
Q => PC_0(25),
CLK => ramclk_c,
D => PC_2(25),
E => holdn);
\R.M.CTRL.PC[26]_REG_Z14649\: DFN1E1 port map (
Q => PC_2(26),
CLK => ramclk_c,
D => PC(26),
E => holdn);
\R.M.CTRL.PC[27]_REG_Z14651\: DFN1E1 port map (
Q => PC_2(27),
CLK => ramclk_c,
D => PC(27),
E => holdn);
\R.M.CTRL.PC[28]_REG_Z14653\: DFN1E1 port map (
Q => PC(28),
CLK => ramclk_c,
D => PC_2(28),
E => holdn);
\R.M.CTRL.PC[29]_REG_Z14655\: DFN1E1 port map (
Q => PC_2(29),
CLK => ramclk_c,
D => PC_0(29),
E => holdn);
\R.M.CTRL.PC[30]_REG_Z14657\: DFN1E1 port map (
Q => PC_2(30),
CLK => ramclk_c,
D => PC(30),
E => holdn);
\R.M.CTRL.PC[31]_REG_Z14659\: DFN1E1 port map (
Q => PC_2(31),
CLK => ramclk_c,
D => PC(31),
E => holdn);
\R.A.RFA1[0]_REG_Z14661\: DFN1E1 port map (
Q => RFA1(0),
CLK => ramclk_c,
D => RS1_IV(0),
E => holdn);
\R.A.RFA1[1]_REG_Z14663\: DFN1E1 port map (
Q => RFA1(1),
CLK => ramclk_c,
D => DE_RADDR1_4(1),
E => holdn);
\R.A.RFA1[2]_REG_Z14665\: DFN1E1 port map (
Q => RFA1(2),
CLK => ramclk_c,
D => DE_RADDR1_4(2),
E => holdn);
\R.A.RFA1[3]_REG_Z14667\: DFN1E1 port map (
Q => RFA1(3),
CLK => ramclk_c,
D => DE_RADDR1_4(3),
E => holdn);
\R.A.RFA1[4]_REG_Z14669\: DFN1E1 port map (
Q => RFA1(4),
CLK => ramclk_c,
D => DE_RADDR1_4(4),
E => holdn);
\R.A.RFA1[5]_REG_Z14671\: DFN1E1 port map (
Q => RFA1(5),
CLK => ramclk_c,
D => DE_RADDR1_4(5),
E => holdn);
\R.A.RFA1[6]_REG_Z14673\: DFN1E1 port map (
Q => RFA1(6),
CLK => ramclk_c,
D => DE_RADDR1_4(6),
E => holdn);
\R.A.RFA1[7]_REG_Z14675\: DFN1E1 port map (
Q => RFA1(7),
CLK => ramclk_c,
D => DE_RADDR1_4(7),
E => holdn);
\R.X.DATA_0[0]_REG_Z14677\: DFN1E0 port map (
Q => DATA_0(0),
CLK => ramclk_c,
D => DATA_0_1(0),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[1]_REG_Z14679\: DFN1E0 port map (
Q => DATA_0(1),
CLK => ramclk_c,
D => DATA_0_1(1),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[2]_REG_Z14681\: DFN1E0 port map (
Q => DATA_0(2),
CLK => ramclk_c,
D => DATA_0_1(2),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[3]_REG_Z14683\: DFN1E0 port map (
Q => DATA_0(3),
CLK => ramclk_c,
D => DATA_0_1(3),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[4]_REG_Z14685\: DFN1E0 port map (
Q => DATA_0(4),
CLK => ramclk_c,
D => DATA_0_1(4),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[5]_REG_Z14687\: DFN1E0 port map (
Q => DATA_0_2(5),
CLK => ramclk_c,
D => DATA_0_1(5),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[6]_REG_Z14689\: DFN1E0 port map (
Q => DATA_0(6),
CLK => ramclk_c,
D => DATA_0_1(6),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[7]_REG_Z14691\: DFN1E0 port map (
Q => DATA_0(7),
CLK => ramclk_c,
D => DATA_0_1(7),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[8]_REG_Z14693\: DFN1E0 port map (
Q => DATA_0(8),
CLK => ramclk_c,
D => DATA_0_1(8),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[9]_REG_Z14695\: DFN1E0 port map (
Q => DATA_0_0(9),
CLK => ramclk_c,
D => DATA_0_1(9),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[10]_REG_Z14697\: DFN1E0 port map (
Q => DATA_0(10),
CLK => ramclk_c,
D => DATA_0_1(10),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[11]_REG_Z14699\: DFN1E0 port map (
Q => DATA_0_0(11),
CLK => ramclk_c,
D => DATA_0_1(11),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[12]_REG_Z14701\: DFN1E0 port map (
Q => DATA_0(12),
CLK => ramclk_c,
D => DATA_0_1(12),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[13]_REG_Z14703\: DFN1E0 port map (
Q => DATA_0(13),
CLK => ramclk_c,
D => DATA_0_1(13),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[14]_REG_Z14705\: DFN1E0 port map (
Q => DATA_0(14),
CLK => ramclk_c,
D => DATA_0_1(14),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[15]_REG_Z14707\: DFN1E0 port map (
Q => DATA_0_0(15),
CLK => ramclk_c,
D => DATA_0_1(15),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[16]_REG_Z14709\: DFN1E0 port map (
Q => DATA_0(16),
CLK => ramclk_c,
D => DATA_0_1(16),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[17]_REG_Z14711\: DFN1E0 port map (
Q => DATA_0(17),
CLK => ramclk_c,
D => DATA_0_1(17),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[18]_REG_Z14713\: DFN1E0 port map (
Q => DATA_0_0(18),
CLK => ramclk_c,
D => DATA_0_1(18),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[19]_REG_Z14715\: DFN1E0 port map (
Q => DATA_0(19),
CLK => ramclk_c,
D => DATA_0_1(19),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[20]_REG_Z14717\: DFN1E0 port map (
Q => DATA_0_0(20),
CLK => ramclk_c,
D => DATA_0_1(20),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[21]_REG_Z14719\: DFN1E0 port map (
Q => DATA_0_0(21),
CLK => ramclk_c,
D => DATA_0_1(21),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[22]_REG_Z14721\: DFN1E0 port map (
Q => DATA_0(22),
CLK => ramclk_c,
D => DATA_0_1(22),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[23]_REG_Z14723\: DFN1E0 port map (
Q => DATA_0(23),
CLK => ramclk_c,
D => DATA_0_1(23),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[24]_REG_Z14725\: DFN1E0 port map (
Q => DATA_0_2(24),
CLK => ramclk_c,
D => DATA_0_1(24),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[25]_REG_Z14727\: DFN1E0 port map (
Q => DATA_0_0(25),
CLK => ramclk_c,
D => DATA_0_1(25),
E => MEXC_1_SQMUXA_0);
\R.X.DATA_0[26]_REG_Z14729\: DFN1E0 port map (
Q => DATA_0(26),
CLK => ramclk_c,
D => DATA_0_1(26),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[27]_REG_Z14731\: DFN1E0 port map (
Q => DATA_0_0(27),
CLK => ramclk_c,
D => DATA_0_1(27),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[28]_REG_Z14733\: DFN1E0 port map (
Q => DATA_0(28),
CLK => ramclk_c,
D => DATA_0_1(28),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[29]_REG_Z14735\: DFN1E0 port map (
Q => DATA_0_2(29),
CLK => ramclk_c,
D => DATA_0_1(29),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[30]_REG_Z14737\: DFN1E0 port map (
Q => DATA_0_0(30),
CLK => ramclk_c,
D => DATA_0_1(30),
E => MEXC_1_SQMUXA);
\R.X.DATA_0[31]_REG_Z14739\: DFN1E0 port map (
Q => DATA_0_0(31),
CLK => ramclk_c,
D => DATA_0_1(31),
E => MEXC_1_SQMUXA);
\R.M.DCI.ASI[0]_REG_Z14741\: DFN1E1 port map (
Q => asi_1(0),
CLK => ramclk_c,
D => ASI_0(0),
E => holdn);
\R.M.DCI.ASI[1]_REG_Z14743\: DFN1E1 port map (
Q => asi_1(1),
CLK => ramclk_c,
D => ASI_0(1),
E => holdn);
\R.M.DCI.ASI[2]_REG_Z14745\: DFN1E1 port map (
Q => asi_1(2),
CLK => ramclk_c,
D => ASI_0(2),
E => holdn);
\R.M.DCI.ASI[3]_REG_Z14747\: DFN1E1 port map (
Q => asi_1(3),
CLK => ramclk_c,
D => ASI_0(3),
E => holdn);
\R.M.DCI.ASI[4]_REG_Z14749\: DFN1E1 port map (
Q => asi_1(4),
CLK => ramclk_c,
D => ASI_0(4),
E => holdn);
\R.A.IMM[0]_REG_Z14751\: DFN1E1 port map (
Q => NN_37,
CLK => ramclk_c,
D => IMM_1(0),
E => holdn);
\R.A.IMM[1]_REG_Z14753\: DFN1E1 port map (
Q => NN_41,
CLK => ramclk_c,
D => IMM_1(1),
E => holdn);
\R.A.IMM[2]_REG_Z14755\: DFN1E1 port map (
Q => NN_92,
CLK => ramclk_c,
D => IMM_1(2),
E => holdn);
\R.A.IMM[3]_REG_Z14757\: DFN1E1 port map (
Q => NN_84,
CLK => ramclk_c,
D => IMM_1(3),
E => holdn);
\R.A.IMM[4]_REG_Z14759\: DFN1E1 port map (
Q => NN_48,
CLK => ramclk_c,
D => IMM_1(4),
E => holdn);
\R.A.IMM[5]_REG_Z14761\: DFN1E1 port map (
Q => NN_116,
CLK => ramclk_c,
D => IMM_1(5),
E => holdn);
\R.A.IMM[6]_REG_Z14763\: DFN1E1 port map (
Q => NN_111,
CLK => ramclk_c,
D => IMM_1(6),
E => holdn);
\R.A.IMM[7]_REG_Z14765\: DFN1E1 port map (
Q => NN_42,
CLK => ramclk_c,
D => IMM_1(7),
E => holdn);
\R.A.IMM[8]_REG_Z14767\: DFN1E1 port map (
Q => NN_43,
CLK => ramclk_c,
D => IMM_1(8),
E => holdn);
\R.A.IMM[9]_REG_Z14769\: DFN1E1 port map (
Q => NN_70,
CLK => ramclk_c,
D => IMM_1(9),
E => holdn);
\R.A.IMM[10]_REG_Z14771\: DFN1E1 port map (
Q => NN_65,
CLK => ramclk_c,
D => IMM_1(10),
E => holdn);
\R.A.IMM[11]_REG_Z14773\: DFN1E1 port map (
Q => NN_86,
CLK => ramclk_c,
D => IMM_1(11),
E => holdn);
\R.A.IMM[12]_REG_Z14775\: DFN1E1 port map (
Q => NN_138,
CLK => ramclk_c,
D => IMM_1(12),
E => holdn);
\R.A.IMM[13]_REG_Z14777\: DFN1E1 port map (
Q => NN_32,
CLK => ramclk_c,
D => IMM_1(13),
E => holdn);
\R.A.IMM[14]_REG_Z14779\: DFN1E1 port map (
Q => NN_87,
CLK => ramclk_c,
D => IMM_1(14),
E => holdn);
\R.A.IMM[15]_REG_Z14781\: DFN1E1 port map (
Q => NN_73,
CLK => ramclk_c,
D => IMM_1(15),
E => holdn);
\R.A.IMM[16]_REG_Z14783\: DFN1E1 port map (
Q => NN_74,
CLK => ramclk_c,
D => IMM_1(16),
E => holdn);
\R.A.IMM[17]_REG_Z14785\: DFN1E1 port map (
Q => NN_89,
CLK => ramclk_c,
D => IMM_1(17),
E => holdn);
\R.A.IMM[18]_REG_Z14787\: DFN1E1 port map (
Q => NN_75,
CLK => ramclk_c,
D => IMM_1(18),
E => holdn);
\R.A.IMM[19]_REG_Z14789\: DFN1E1 port map (
Q => NN_135,
CLK => ramclk_c,
D => IMM_1(19),
E => holdn);
\R.A.IMM[20]_REG_Z14791\: DFN1E1 port map (
Q => NN_131,
CLK => ramclk_c,
D => IMM_1(20),
E => holdn);
\R.A.IMM[21]_REG_Z14793\: DFN1E1 port map (
Q => NN_139,
CLK => ramclk_c,
D => IMM_1(21),
E => holdn);
\R.A.IMM[22]_REG_Z14795\: DFN1E1 port map (
Q => NN_44,
CLK => ramclk_c,
D => INST_0_0(12),
E => holdn);
\R.A.IMM[23]_REG_Z14797\: DFN1E1 port map (
Q => NN_88,
CLK => ramclk_c,
D => IMM_1(23),
E => holdn);
\R.A.IMM[24]_REG_Z14799\: DFN1E1 port map (
Q => NN_90,
CLK => ramclk_c,
D => IMM_1(24),
E => holdn);
\R.A.IMM[25]_REG_Z14801\: DFN1E1 port map (
Q => NN_76,
CLK => ramclk_c,
D => IMM_1(25),
E => holdn);
\R.A.IMM[26]_REG_Z14803\: DFN1E1 port map (
Q => NN_91,
CLK => ramclk_c,
D => IMM_1(26),
E => holdn);
\R.A.IMM[27]_REG_Z14805\: DFN1E1 port map (
Q => NN_45,
CLK => ramclk_c,
D => IMM_1(27),
E => holdn);
\R.A.IMM[28]_REG_Z14807\: DFN1E1 port map (
Q => NN_62,
CLK => ramclk_c,
D => IMM_1(28),
E => holdn);
\R.A.IMM[29]_REG_Z14809\: DFN1E1 port map (
Q => NN_141,
CLK => ramclk_c,
D => IMM_1(29),
E => holdn);
\R.A.IMM[30]_REG_Z14811\: DFN1E1 port map (
Q => NN_85,
CLK => ramclk_c,
D => IMM_1(30),
E => holdn);
\R.A.IMM[31]_REG_Z14813\: DFN1E1 port map (
Q => NN_140,
CLK => ramclk_c,
D => IMM_1(31),
E => holdn);
\R.M.DCI.SIZE[0]_REG_Z14815\: DFN1E1 port map (
Q => NN_164,
CLK => ramclk_c,
D => SIZE(0),
E => holdn);
\R.M.DCI.SIZE[1]_REG_Z14817\: DFN1E1 port map (
Q => NN_165,
CLK => ramclk_c,
D => SIZE_I_M(1),
E => holdn);
\R.E.CTRL.RD[0]_REG_Z14819\: DFN1E1 port map (
Q => RD_0(0),
CLK => ramclk_c,
D => NN_99,
E => holdn);
\R.E.CTRL.RD[1]_REG_Z14821\: DFN1E1 port map (
Q => RD_0(1),
CLK => ramclk_c,
D => RD(1),
E => holdn);
\R.E.CTRL.RD[2]_REG_Z14823\: DFN1E1 port map (
Q => RD_0(2),
CLK => ramclk_c,
D => RD_1(2),
E => holdn);
\R.E.CTRL.RD[3]_REG_Z14825\: DFN1E1 port map (
Q => RD_0(3),
CLK => ramclk_c,
D => NN_98,
E => holdn);
\R.E.CTRL.RD[4]_REG_Z14827\: DFN1E1 port map (
Q => NN_64,
CLK => ramclk_c,
D => RD(4),
E => holdn);
\R.E.CTRL.RD[5]_REG_Z14829\: DFN1E1 port map (
Q => RD_1(5),
CLK => ramclk_c,
D => RD(5),
E => holdn);
\R.E.CTRL.RD[6]_REG_Z14831\: DFN1E1 port map (
Q => RD_0(6),
CLK => ramclk_c,
D => RD(6),
E => holdn);
\R.E.CTRL.RD[7]_REG_Z14833\: DFN1E1 port map (
Q => RD_1(7),
CLK => ramclk_c,
D => RD(7),
E => holdn);
\R.A.CTRL.RD[0]_REG_Z14835\: DFN1E1 port map (
Q => NN_99,
CLK => ramclk_c,
D => NN_20,
E => holdn);
\R.A.CTRL.RD[1]_REG_Z14837\: DFN1E1 port map (
Q => RD(1),
CLK => ramclk_c,
D => NN_114,
E => holdn);
\R.A.CTRL.RD[2]_REG_Z14839\: DFN1E1 port map (
Q => RD_1(2),
CLK => ramclk_c,
D => NN_2,
E => holdn);
\R.A.CTRL.RD[3]_REG_Z14841\: DFN1E1 port map (
Q => NN_98,
CLK => ramclk_c,
D => NN_115,
E => holdn);
\R.A.CTRL.RD[4]_REG_Z14843\: DFN1E1 port map (
Q => RD(4),
CLK => ramclk_c,
D => RAO(4),
E => holdn);
\R.A.CTRL.RD[5]_REG_Z14845\: DFN1E1 port map (
Q => RD(5),
CLK => ramclk_c,
D => RAO(5),
E => holdn);
\R.A.CTRL.RD[6]_REG_Z14847\: DFN1E1 port map (
Q => RD(6),
CLK => ramclk_c,
D => RAO(6),
E => holdn);
\R.A.CTRL.RD[7]_REG_Z14849\: DFN1E1 port map (
Q => RD(7),
CLK => ramclk_c,
D => UN3_REG,
E => holdn);
\R.X.Y[0]_REG_Z14851\: DFN1E1 port map (
Q => Y_2(0),
CLK => ramclk_c,
D => Y_0(0),
E => holdn);
\R.X.Y[1]_REG_Z14853\: DFN1E1 port map (
Q => Y_3(1),
CLK => ramclk_c,
D => Y(1),
E => holdn);
\R.X.Y[2]_REG_Z14855\: DFN1E1 port map (
Q => Y_0(2),
CLK => ramclk_c,
D => Y_3(2),
E => holdn);
\R.X.Y[3]_REG_Z14857\: DFN1E1 port map (
Q => Y_3(3),
CLK => ramclk_c,
D => Y_0(3),
E => holdn);
\R.X.Y[4]_REG_Z14859\: DFN1E1 port map (
Q => Y_0(4),
CLK => ramclk_c,
D => Y_3(4),
E => holdn);
\R.X.Y[5]_REG_Z14861\: DFN1E1 port map (
Q => Y(5),
CLK => ramclk_c,
D => Y_1(5),
E => holdn);
\R.X.Y[6]_REG_Z14863\: DFN1E1 port map (
Q => Y_3(6),
CLK => ramclk_c,
D => Y(6),
E => holdn);
\R.X.Y[7]_REG_Z14865\: DFN1E1 port map (
Q => Y_2(7),
CLK => ramclk_c,
D => Y(7),
E => holdn);
\R.X.Y[8]_REG_Z14867\: DFN1E1 port map (
Q => Y_3(8),
CLK => ramclk_c,
D => Y(8),
E => holdn);
\R.X.Y[9]_REG_Z14869\: DFN1E1 port map (
Q => Y_2(9),
CLK => ramclk_c,
D => Y(9),
E => holdn);
\R.X.Y[10]_REG_Z14871\: DFN1E1 port map (
Q => Y(10),
CLK => ramclk_c,
D => Y_1(10),
E => holdn);
\R.X.Y[11]_REG_Z14873\: DFN1E1 port map (
Q => Y_0(11),
CLK => ramclk_c,
D => Y(11),
E => holdn);
\R.X.Y[12]_REG_Z14875\: DFN1E1 port map (
Q => Y_2(12),
CLK => ramclk_c,
D => Y(12),
E => holdn);
\R.X.Y[13]_REG_Z14877\: DFN1E1 port map (
Q => Y_2(13),
CLK => ramclk_c,
D => Y(13),
E => holdn);
\R.X.Y[14]_REG_Z14879\: DFN1E1 port map (
Q => Y_3(14),
CLK => ramclk_c,
D => Y(14),
E => holdn);
\R.X.Y[15]_REG_Z14881\: DFN1E1 port map (
Q => Y_0(15),
CLK => ramclk_c,
D => Y_1(15),
E => holdn);
\R.X.Y[16]_REG_Z14883\: DFN1E1 port map (
Q => Y(16),
CLK => ramclk_c,
D => Y_1(16),
E => holdn);
\R.X.Y[17]_REG_Z14885\: DFN1E1 port map (
Q => Y_2(17),
CLK => ramclk_c,
D => Y(17),
E => holdn);
\R.X.Y[18]_REG_Z14887\: DFN1E1 port map (
Q => Y_2(18),
CLK => ramclk_c,
D => Y_0(18),
E => holdn);
\R.X.Y[19]_REG_Z14889\: DFN1E1 port map (
Q => Y_2(19),
CLK => ramclk_c,
D => Y_0(19),
E => holdn);
\R.X.Y[20]_REG_Z14891\: DFN1E1 port map (
Q => Y(20),
CLK => ramclk_c,
D => Y_1(20),
E => holdn);
\R.X.Y[21]_REG_Z14893\: DFN1E1 port map (
Q => Y(21),
CLK => ramclk_c,
D => Y_1(21),
E => holdn);
\R.X.Y[22]_REG_Z14895\: DFN1E1 port map (
Q => Y_3(22),
CLK => ramclk_c,
D => Y(22),
E => holdn);
\R.X.Y[23]_REG_Z14897\: DFN1E1 port map (
Q => Y_0(23),
CLK => ramclk_c,
D => Y_1(23),
E => holdn);
\R.X.Y[24]_REG_Z14899\: DFN1E1 port map (
Q => Y(24),
CLK => ramclk_c,
D => Y_1(24),
E => holdn);
\R.X.Y[25]_REG_Z14901\: DFN1E1 port map (
Q => Y_3(25),
CLK => ramclk_c,
D => Y(25),
E => holdn);
\R.X.Y[26]_REG_Z14903\: DFN1E1 port map (
Q => Y_2(26),
CLK => ramclk_c,
D => Y_0(26),
E => holdn);
\R.X.Y[27]_REG_Z14905\: DFN1E1 port map (
Q => Y_2(27),
CLK => ramclk_c,
D => Y_3(27),
E => holdn);
\R.X.Y[28]_REG_Z14907\: DFN1E1 port map (
Q => Y_3(28),
CLK => ramclk_c,
D => Y(28),
E => holdn);
\R.X.Y[29]_REG_Z14909\: DFN1E1 port map (
Q => Y_2(29),
CLK => ramclk_c,
D => Y(29),
E => holdn);
\R.X.Y[30]_REG_Z14911\: DFN1E1 port map (
Q => Y_3(30),
CLK => ramclk_c,
D => Y(30),
E => holdn);
\R.X.Y[31]_REG_Z14913\: DFN1E1 port map (
Q => Y_3(31),
CLK => ramclk_c,
D => Y(31),
E => holdn);
\R.A.RFA2[0]_REG_Z14915\: DFN1E1 port map (
Q => RFA2(0),
CLK => ramclk_c,
D => BADDR_2(2),
E => holdn);
\R.A.RFA2[1]_REG_Z14917\: DFN1E1 port map (
Q => RFA2(1),
CLK => ramclk_c,
D => BADDR_2(3),
E => holdn);
\R.A.RFA2[2]_REG_Z14919\: DFN1E1 port map (
Q => RFA2(2),
CLK => ramclk_c,
D => BADDR_2(4),
E => holdn);
\R.A.RFA2[3]_REG_Z14921\: DFN1E1 port map (
Q => RFA2(3),
CLK => ramclk_c,
D => BADDR_2(5),
E => holdn);
\R.A.RFA2[4]_REG_Z14923\: DFN1E1 port map (
Q => RFA2(4),
CLK => ramclk_c,
D => DE_RADDR2_1(4),
E => holdn);
\R.A.RFA2[5]_REG_Z14925\: DFN1E1 port map (
Q => RFA2(5),
CLK => ramclk_c,
D => DE_RADDR2_1(5),
E => holdn);
\R.A.RFA2[6]_REG_Z14927\: DFN1E1 port map (
Q => RFA2(6),
CLK => ramclk_c,
D => DE_RADDR2_1(6),
E => holdn);
\R.A.RFA2[7]_REG_Z14929\: DFN1E1 port map (
Q => RFA2(7),
CLK => ramclk_c,
D => UN1_REG,
E => holdn);
\R.M.Y[0]_REG_Z14931\: DFN1E1 port map (
Q => Y_0(0),
CLK => ramclk_c,
D => Y(0),
E => holdn);
\R.M.Y[1]_REG_Z14933\: DFN1E1 port map (
Q => Y(1),
CLK => ramclk_c,
D => Y_2(1),
E => holdn);
\R.M.Y[2]_REG_Z14935\: DFN1E1 port map (
Q => Y_3(2),
CLK => ramclk_c,
D => Y_2(2),
E => holdn);
\R.M.Y[3]_REG_Z14937\: DFN1E1 port map (
Q => Y_0(3),
CLK => ramclk_c,
D => Y_2(3),
E => holdn);
\R.M.Y[4]_REG_Z14939\: DFN1E1 port map (
Q => Y_3(4),
CLK => ramclk_c,
D => Y_2(4),
E => holdn);
\R.M.Y[5]_REG_Z14941\: DFN1E1 port map (
Q => Y_1(5),
CLK => ramclk_c,
D => Y_2(5),
E => holdn);
\R.M.Y[6]_REG_Z14943\: DFN1E1 port map (
Q => Y(6),
CLK => ramclk_c,
D => Y_2(6),
E => holdn);
\R.M.Y[7]_REG_Z14945\: DFN1E1 port map (
Q => Y(7),
CLK => ramclk_c,
D => Y_3(7),
E => holdn);
\R.M.Y[8]_REG_Z14947\: DFN1E1 port map (
Q => Y(8),
CLK => ramclk_c,
D => Y_0(8),
E => holdn);
\R.M.Y[9]_REG_Z14949\: DFN1E1 port map (
Q => Y(9),
CLK => ramclk_c,
D => Y_3(9),
E => holdn);
\R.M.Y[10]_REG_Z14951\: DFN1E1 port map (
Q => Y_1(10),
CLK => ramclk_c,
D => Y_2(10),
E => holdn);
\R.M.Y[11]_REG_Z14953\: DFN1E1 port map (
Q => Y(11),
CLK => ramclk_c,
D => Y_2(11),
E => holdn);
\R.M.Y[12]_REG_Z14955\: DFN1E1 port map (
Q => Y(12),
CLK => ramclk_c,
D => Y_3(12),
E => holdn);
\R.M.Y[13]_REG_Z14957\: DFN1E1 port map (
Q => Y(13),
CLK => ramclk_c,
D => Y_0(13),
E => holdn);
\R.M.Y[14]_REG_Z14959\: DFN1E1 port map (
Q => Y(14),
CLK => ramclk_c,
D => Y_2(14),
E => holdn);
\R.M.Y[15]_REG_Z14961\: DFN1E1 port map (
Q => Y_1(15),
CLK => ramclk_c,
D => Y_2(15),
E => holdn);
\R.M.Y[16]_REG_Z14963\: DFN1E1 port map (
Q => Y_1(16),
CLK => ramclk_c,
D => Y_2(16),
E => holdn);
\R.M.Y[17]_REG_Z14965\: DFN1E1 port map (
Q => Y(17),
CLK => ramclk_c,
D => Y_3(17),
E => holdn);
\R.M.Y[18]_REG_Z14967\: DFN1E1 port map (
Q => Y_0(18),
CLK => ramclk_c,
D => Y_3(18),
E => holdn);
\R.M.Y[19]_REG_Z14969\: DFN1E1 port map (
Q => Y_0(19),
CLK => ramclk_c,
D => Y_3(19),
E => holdn);
\R.M.Y[20]_REG_Z14971\: DFN1E1 port map (
Q => Y_1(20),
CLK => ramclk_c,
D => Y_2(20),
E => holdn);
\R.M.Y[21]_REG_Z14973\: DFN1E1 port map (
Q => Y_1(21),
CLK => ramclk_c,
D => Y_2(21),
E => holdn);
\R.M.Y[22]_REG_Z14975\: DFN1E1 port map (
Q => Y(22),
CLK => ramclk_c,
D => Y_2(22),
E => holdn);
\R.M.Y[23]_REG_Z14977\: DFN1E1 port map (
Q => Y_1(23),
CLK => ramclk_c,
D => Y_2(23),
E => holdn);
\R.M.Y[24]_REG_Z14979\: DFN1E1 port map (
Q => Y_1(24),
CLK => ramclk_c,
D => Y_2(24),
E => holdn);
\R.M.Y[25]_REG_Z14981\: DFN1E1 port map (
Q => Y(25),
CLK => ramclk_c,
D => Y_2(25),
E => holdn);
\R.M.Y[26]_REG_Z14983\: DFN1E1 port map (
Q => Y_0(26),
CLK => ramclk_c,
D => Y_3(26),
E => holdn);
\R.M.Y[27]_REG_Z14985\: DFN1E1 port map (
Q => Y_3(27),
CLK => ramclk_c,
D => Y_0(27),
E => holdn);
\R.M.Y[28]_REG_Z14987\: DFN1E1 port map (
Q => Y(28),
CLK => ramclk_c,
D => Y_0(28),
E => holdn);
\R.M.Y[29]_REG_Z14989\: DFN1E1 port map (
Q => Y(29),
CLK => ramclk_c,
D => Y_3(29),
E => holdn);
\R.M.Y[30]_REG_Z14991\: DFN1E1 port map (
Q => Y(30),
CLK => ramclk_c,
D => Y_2(30),
E => holdn);
\R.M.Y[31]_REG_Z14993\: DFN1E1 port map (
Q => Y(31),
CLK => ramclk_c,
D => Y_2(31),
E => holdn);
\R.E.ALUSEL[0]_REG_Z14995\: DFN1E1 port map (
Q => ALUSEL(0),
CLK => ramclk_c,
D => N_5804,
E => holdn);
\R.E.ALUSEL[1]_REG_Z14997\: DFN1E1 port map (
Q => ALUSEL(1),
CLK => ramclk_c,
D => N_5806,
E => holdn);
\IR.ADDR[2]_REG_Z14999\: DFN1E1 port map (
Q => ADDR(2),
CLK => ramclk_c,
D => ADDR_1(2),
E => holdn);
\IR.ADDR[3]_REG_Z15001\: DFN1E1 port map (
Q => ADDR(3),
CLK => ramclk_c,
D => ADDR_1(3),
E => holdn);
\IR.ADDR[4]_REG_Z15003\: DFN1E1 port map (
Q => ADDR(4),
CLK => ramclk_c,
D => ADDR_1(4),
E => holdn);
\IR.ADDR[5]_REG_Z15005\: DFN1E1 port map (
Q => ADDR(5),
CLK => ramclk_c,
D => ADDR_1(5),
E => holdn);
\IR.ADDR[6]_REG_Z15007\: DFN1E1 port map (
Q => ADDR(6),
CLK => ramclk_c,
D => ADDR_1(6),
E => holdn);
\IR.ADDR[7]_REG_Z15009\: DFN1E1 port map (
Q => ADDR(7),
CLK => ramclk_c,
D => ADDR_1(7),
E => holdn);
\IR.ADDR[8]_REG_Z15011\: DFN1E1 port map (
Q => ADDR(8),
CLK => ramclk_c,
D => ADDR_1(8),
E => holdn);
\IR.ADDR[9]_REG_Z15013\: DFN1E1 port map (
Q => ADDR(9),
CLK => ramclk_c,
D => ADDR_1(9),
E => holdn);
\IR.ADDR[10]_REG_Z15015\: DFN1E1 port map (
Q => ADDR(10),
CLK => ramclk_c,
D => ADDR_1(10),
E => holdn);
\IR.ADDR[11]_REG_Z15017\: DFN1E1 port map (
Q => ADDR(11),
CLK => ramclk_c,
D => ADDR_1(11),
E => holdn);
\IR.ADDR[12]_REG_Z15019\: DFN1E1 port map (
Q => ADDR(12),
CLK => ramclk_c,
D => ADDR_1(12),
E => holdn);
\IR.ADDR[13]_REG_Z15021\: DFN1E1 port map (
Q => ADDR(13),
CLK => ramclk_c,
D => ADDR_1(13),
E => holdn);
\IR.ADDR[14]_REG_Z15023\: DFN1E1 port map (
Q => ADDR(14),
CLK => ramclk_c,
D => ADDR_1(14),
E => holdn);
\IR.ADDR[15]_REG_Z15025\: DFN1E1 port map (
Q => ADDR(15),
CLK => ramclk_c,
D => ADDR_1(15),
E => holdn);
\IR.ADDR[16]_REG_Z15027\: DFN1E1 port map (
Q => ADDR(16),
CLK => ramclk_c,
D => ADDR_1(16),
E => holdn);
\IR.ADDR[17]_REG_Z15029\: DFN1E1 port map (
Q => ADDR(17),
CLK => ramclk_c,
D => ADDR_1(17),
E => holdn);
\IR.ADDR[18]_REG_Z15031\: DFN1E1 port map (
Q => ADDR(18),
CLK => ramclk_c,
D => ADDR_1(18),
E => holdn);
\IR.ADDR[19]_REG_Z15033\: DFN1E1 port map (
Q => ADDR(19),
CLK => ramclk_c,
D => ADDR_1(19),
E => holdn);
\IR.ADDR[20]_REG_Z15035\: DFN1E1 port map (
Q => ADDR(20),
CLK => ramclk_c,
D => ADDR_1(20),
E => holdn);
\IR.ADDR[21]_REG_Z15037\: DFN1E1 port map (
Q => ADDR(21),
CLK => ramclk_c,
D => ADDR_1(21),
E => holdn);
\IR.ADDR[22]_REG_Z15039\: DFN1E1 port map (
Q => ADDR(22),
CLK => ramclk_c,
D => ADDR_1(22),
E => holdn);
\IR.ADDR[23]_REG_Z15041\: DFN1E1 port map (
Q => ADDR(23),
CLK => ramclk_c,
D => ADDR_1(23),
E => holdn);
\IR.ADDR[24]_REG_Z15043\: DFN1E1 port map (
Q => ADDR(24),
CLK => ramclk_c,
D => ADDR_1(24),
E => holdn);
\IR.ADDR[25]_REG_Z15045\: DFN1E1 port map (
Q => ADDR(25),
CLK => ramclk_c,
D => ADDR_1(25),
E => holdn);
\IR.ADDR[26]_REG_Z15047\: DFN1E1 port map (
Q => ADDR(26),
CLK => ramclk_c,
D => ADDR_1(26),
E => holdn);
\IR.ADDR[27]_REG_Z15049\: DFN1E1 port map (
Q => ADDR(27),
CLK => ramclk_c,
D => ADDR_1(27),
E => holdn);
\IR.ADDR[28]_REG_Z15051\: DFN1E1 port map (
Q => ADDR(28),
CLK => ramclk_c,
D => ADDR_1(28),
E => holdn);
\IR.ADDR[29]_REG_Z15053\: DFN1E1 port map (
Q => ADDR(29),
CLK => ramclk_c,
D => ADDR_1(29),
E => holdn);
\IR.ADDR[30]_REG_Z15055\: DFN1E1 port map (
Q => ADDR(30),
CLK => ramclk_c,
D => ADDR_1(30),
E => holdn);
\IR.ADDR[31]_REG_Z15057\: DFN1E1 port map (
Q => ADDR(31),
CLK => ramclk_c,
D => ADDR_1(31),
E => holdn);
\R.X.RESULT[0]_REG_Z15059\: DFN1E1 port map (
Q => RESULT_0(0),
CLK => ramclk_c,
D => NN_38,
E => holdn);
\R.X.RESULT[1]_REG_Z15061\: DFN1E1 port map (
Q => NN_29,
CLK => ramclk_c,
D => MADDRESS_72,
E => holdn);
\R.X.RESULT[2]_REG_Z15063\: DFN1E1 port map (
Q => NN_57,
CLK => ramclk_c,
D => MADDRESS_73,
E => holdn);
\R.X.RESULT[3]_REG_Z15065\: DFN1E1 port map (
Q => NN_66,
CLK => ramclk_c,
D => MADDRESS_74,
E => holdn);
\R.X.RESULT[4]_REG_Z15067\: DFN1E1 port map (
Q => RESULT_0(4),
CLK => ramclk_c,
D => MADDRESS_75,
E => holdn);
\R.X.RESULT[5]_REG_Z15069\: DFN1E1 port map (
Q => RESULT(5),
CLK => ramclk_c,
D => MADDRESS_76,
E => holdn);
\R.X.RESULT[6]_REG_Z15071\: DFN1E1 port map (
Q => RESULT(6),
CLK => ramclk_c,
D => MADDRESS_77,
E => holdn);
\R.X.RESULT[7]_REG_Z15073\: DFN1E1 port map (
Q => NN_63,
CLK => ramclk_c,
D => MADDRESS_78,
E => holdn);
\R.X.RESULT[8]_REG_Z15075\: DFN1E1 port map (
Q => RESULT_0(8),
CLK => ramclk_c,
D => MADDRESS_79,
E => holdn);
\R.X.RESULT[9]_REG_Z15077\: DFN1E1 port map (
Q => NN_78,
CLK => ramclk_c,
D => MADDRESS_80,
E => holdn);
\R.X.RESULT[10]_REG_Z15079\: DFN1E1 port map (
Q => NN_56,
CLK => ramclk_c,
D => MADDRESS_81,
E => holdn);
\R.X.RESULT[11]_REG_Z15081\: DFN1E1 port map (
Q => NN_77,
CLK => ramclk_c,
D => MADDRESS_82,
E => holdn);
\R.X.RESULT[12]_REG_Z15083\: DFN1E1 port map (
Q => NN_97,
CLK => ramclk_c,
D => MADDRESS_83,
E => holdn);
\R.X.RESULT[13]_REG_Z15085\: DFN1E1 port map (
Q => RESULT(13),
CLK => ramclk_c,
D => MADDRESS_84,
E => holdn);
\R.X.RESULT[14]_REG_Z15087\: DFN1E1 port map (
Q => RESULT(14),
CLK => ramclk_c,
D => MADDRESS_85,
E => holdn);
\R.X.RESULT[15]_REG_Z15089\: DFN1E1 port map (
Q => NN_31,
CLK => ramclk_c,
D => MADDRESS_86,
E => holdn);
\R.X.RESULT[16]_REG_Z15091\: DFN1E1 port map (
Q => NN_34,
CLK => ramclk_c,
D => MADDRESS_87,
E => holdn);
\R.X.RESULT[17]_REG_Z15093\: DFN1E1 port map (
Q => NN_53,
CLK => ramclk_c,
D => MADDRESS_88,
E => holdn);
\R.X.RESULT[18]_REG_Z15095\: DFN1E1 port map (
Q => NN_35,
CLK => ramclk_c,
D => MADDRESS_89,
E => holdn);
\R.X.RESULT[19]_REG_Z15097\: DFN1E1 port map (
Q => NN_113,
CLK => ramclk_c,
D => MADDRESS_90,
E => holdn);
\R.X.RESULT[20]_REG_Z15099\: DFN1E1 port map (
Q => NN_30,
CLK => ramclk_c,
D => MADDRESS_91,
E => holdn);
\R.X.RESULT[21]_REG_Z15101\: DFN1E1 port map (
Q => NN_52,
CLK => ramclk_c,
D => MADDRESS_92,
E => holdn);
\R.X.RESULT[22]_REG_Z15103\: DFN1E1 port map (
Q => RESULT_0(22),
CLK => ramclk_c,
D => MADDRESS_93,
E => holdn);
\R.X.RESULT[23]_REG_Z15105\: DFN1E1 port map (
Q => NN_55,
CLK => ramclk_c,
D => MADDRESS_94,
E => holdn);
\R.X.RESULT[24]_REG_Z15107\: DFN1E1 port map (
Q => NN_71,
CLK => ramclk_c,
D => MADDRESS_95,
E => holdn);
\R.X.RESULT[25]_REG_Z15109\: DFN1E1 port map (
Q => NN_72,
CLK => ramclk_c,
D => MADDRESS_96,
E => holdn);
\R.X.RESULT[26]_REG_Z15111\: DFN1E1 port map (
Q => RESULT_0(26),
CLK => ramclk_c,
D => MADDRESS_97,
E => holdn);
\R.X.RESULT[27]_REG_Z15113\: DFN1E1 port map (
Q => RESULT_0(27),
CLK => ramclk_c,
D => MADDRESS_98,
E => holdn);
\R.X.RESULT[28]_REG_Z15115\: DFN1E1 port map (
Q => NN_61,
CLK => ramclk_c,
D => MADDRESS_99,
E => holdn);
\R.X.RESULT[29]_REG_Z15117\: DFN1E1 port map (
Q => NN_36,
CLK => ramclk_c,
D => MADDRESS_100,
E => holdn);
\R.X.RESULT[30]_REG_Z15119\: DFN1E1 port map (
Q => NN_59,
CLK => ramclk_c,
D => MADDRESS_101,
E => holdn);
\R.X.RESULT[31]_REG_Z15121\: DFN1E1 port map (
Q => NN_54,
CLK => ramclk_c,
D => MADDRESS_102,
E => holdn);
\R.A.RSEL2[0]_REG_Z15123\: DFN1E1 port map (
Q => RSEL2(0),
CLK => ramclk_c,
D => N_6046,
E => holdn);
\R.A.RSEL2[1]_REG_Z15125\: DFN1E1 port map (
Q => RSEL2(1),
CLK => ramclk_c,
D => N_6048,
E => holdn);
\R.A.RSEL2[2]_REG_Z15127\: DFN1E1 port map (
Q => RSEL2_0(2),
CLK => ramclk_c,
D => OSEL_1_I_0(1),
E => holdn);
\R.X.LADDR[0]_REG_Z15129\: DFN1E1 port map (
Q => LADDR(0),
CLK => ramclk_c,
D => NN_38,
E => holdn);
\R.X.LADDR[1]_REG_Z15131\: DFN1E1 port map (
Q => LADDR(1),
CLK => ramclk_c,
D => MADDRESS_72,
E => holdn);
\R.M.RESULT[0]_REG_Z15133\: DFN1E1 port map (
Q => NN_38,
CLK => ramclk_c,
D => ERES2(0),
E => holdn);
\R.M.RESULT[1]_REG_Z15135\: DFN1E1 port map (
Q => MADDRESS_72,
CLK => ramclk_c,
D => ERES2(1),
E => holdn);
\R.M.RESULT[2]_REG_Z15137\: DFN1E1 port map (
Q => MADDRESS_73,
CLK => ramclk_c,
D => ERES2(2),
E => holdn);
\R.M.RESULT[3]_REG_Z15139\: DFN1E1 port map (
Q => MADDRESS_74,
CLK => ramclk_c,
D => ERES2(3),
E => holdn);
\R.M.RESULT[4]_REG_Z15141\: DFN1E1 port map (
Q => MADDRESS_75,
CLK => ramclk_c,
D => ERES2(4),
E => holdn);
\R.M.RESULT[5]_REG_Z15143\: DFN1E1 port map (
Q => MADDRESS_76,
CLK => ramclk_c,
D => ERES2(5),
E => holdn);
\R.M.RESULT[6]_REG_Z15145\: DFN1E1 port map (
Q => MADDRESS_77,
CLK => ramclk_c,
D => ERES2(6),
E => holdn);
\R.M.RESULT[7]_REG_Z15147\: DFN1E1 port map (
Q => MADDRESS_78,
CLK => ramclk_c,
D => ERES2(7),
E => holdn);
\R.M.RESULT[8]_REG_Z15149\: DFN1E1 port map (
Q => MADDRESS_79,
CLK => ramclk_c,
D => ERES2(8),
E => holdn);
\R.M.RESULT[9]_REG_Z15151\: DFN1E1 port map (
Q => MADDRESS_80,
CLK => ramclk_c,
D => ERES2(9),
E => holdn);
\R.M.RESULT[10]_REG_Z15153\: DFN1E1 port map (
Q => MADDRESS_81,
CLK => ramclk_c,
D => ERES2(10),
E => holdn);
\R.M.RESULT[11]_REG_Z15155\: DFN1E1 port map (
Q => MADDRESS_82,
CLK => ramclk_c,
D => ERES2(11),
E => holdn);
\R.M.RESULT[12]_REG_Z15157\: DFN1E1 port map (
Q => MADDRESS_83,
CLK => ramclk_c,
D => ERES2(12),
E => holdn);
\R.M.RESULT[13]_REG_Z15159\: DFN1E1 port map (
Q => MADDRESS_84,
CLK => ramclk_c,
D => ERES2(13),
E => holdn);
\R.M.RESULT[14]_REG_Z15161\: DFN1E1 port map (
Q => MADDRESS_85,
CLK => ramclk_c,
D => ERES2(14),
E => holdn);
\R.M.RESULT[15]_REG_Z15163\: DFN1E1 port map (
Q => MADDRESS_86,
CLK => ramclk_c,
D => ERES2(15),
E => holdn);
\R.M.RESULT[16]_REG_Z15165\: DFN1E1 port map (
Q => MADDRESS_87,
CLK => ramclk_c,
D => ERES2(16),
E => holdn);
\R.M.RESULT[17]_REG_Z15167\: DFN1E1 port map (
Q => MADDRESS_88,
CLK => ramclk_c,
D => ERES2(17),
E => holdn);
\R.M.RESULT[18]_REG_Z15169\: DFN1E1 port map (
Q => MADDRESS_89,
CLK => ramclk_c,
D => ERES2(18),
E => holdn);
\R.M.RESULT[19]_REG_Z15171\: DFN1E1 port map (
Q => MADDRESS_90,
CLK => ramclk_c,
D => ERES2(19),
E => holdn);
\R.M.RESULT[20]_REG_Z15173\: DFN1E1 port map (
Q => MADDRESS_91,
CLK => ramclk_c,
D => ERES2(20),
E => holdn);
\R.M.RESULT[21]_REG_Z15175\: DFN1E1 port map (
Q => MADDRESS_92,
CLK => ramclk_c,
D => ERES2(21),
E => holdn);
\R.M.RESULT[22]_REG_Z15177\: DFN1E1 port map (
Q => MADDRESS_93,
CLK => ramclk_c,
D => ERES2(22),
E => holdn);
\R.M.RESULT[23]_REG_Z15179\: DFN1E1 port map (
Q => MADDRESS_94,
CLK => ramclk_c,
D => ERES2(23),
E => holdn);
\R.M.RESULT[24]_REG_Z15181\: DFN1E1 port map (
Q => MADDRESS_95,
CLK => ramclk_c,
D => ERES2(24),
E => holdn);
\R.M.RESULT[25]_REG_Z15183\: DFN1E1 port map (
Q => MADDRESS_96,
CLK => ramclk_c,
D => ERES2(25),
E => holdn);
\R.M.RESULT[26]_REG_Z15185\: DFN1E1 port map (
Q => MADDRESS_97,
CLK => ramclk_c,
D => ERES2(26),
E => holdn);
\R.M.RESULT[27]_REG_Z15187\: DFN1E1 port map (
Q => MADDRESS_98,
CLK => ramclk_c,
D => ERES2(27),
E => holdn);
\R.M.RESULT[28]_REG_Z15189\: DFN1E1 port map (
Q => MADDRESS_99,
CLK => ramclk_c,
D => ERES2(28),
E => holdn);
\R.M.RESULT[29]_REG_Z15191\: DFN1E1 port map (
Q => MADDRESS_100,
CLK => ramclk_c,
D => ERES2(29),
E => holdn);
\R.M.RESULT[30]_REG_Z15193\: DFN1E1 port map (
Q => MADDRESS_101,
CLK => ramclk_c,
D => ERES2(30),
E => holdn);
\R.M.RESULT[31]_REG_Z15195\: DFN1E1 port map (
Q => MADDRESS_102,
CLK => ramclk_c,
D => ERES2(31),
E => holdn);
\R.A.RSEL1[0]_REG_Z15197\: DFN1E1 port map (
Q => RSEL1(0),
CLK => ramclk_c,
D => OSEL(0),
E => holdn);
\R.A.RSEL1[1]_REG_Z15199\: DFN1E1 port map (
Q => RSEL1(1),
CLK => ramclk_c,
D => N_6040,
E => holdn);
\R.A.RSEL1[2]_REG_Z15201\: DFN1E1 port map (
Q => RSEL1_0(2),
CLK => ramclk_c,
D => RS1,
E => holdn);
\R.X.DCI.SIZE[0]_REG_Z15203\: DFN1E1 port map (
Q => NN_125,
CLK => ramclk_c,
D => NN_164,
E => holdn);
\R.X.DCI.SIZE[1]_REG_Z15205\: DFN1E1 port map (
Q => SIZE_0(1),
CLK => ramclk_c,
D => NN_165,
E => holdn);
\R.E.ALUOP[0]_REG_Z15207\: DFN1E1 port map (
Q => ALUOP_1(0),
CLK => ramclk_c,
D => ALUOP(0),
E => holdn);
\R.E.ALUOP[1]_REG_Z15209\: DFN1E1 port map (
Q => ALUOP_0(1),
CLK => ramclk_c,
D => ALUOP_1(1),
E => holdn);
\R.E.ALUOP[2]_REG_Z15211\: DFN1E1 port map (
Q => ALUOP_1(2),
CLK => ramclk_c,
D => ALUOP(2),
E => holdn);
\R.W.S.Y[0]_REG_Z15213\: DFN1E1 port map (
Q => Y_3(0),
CLK => ramclk_c,
D => Y_1(0),
E => holdn);
\R.W.S.Y[1]_REG_Z15215\: DFN1E1 port map (
Q => Y_0(1),
CLK => ramclk_c,
D => Y_1(1),
E => holdn);
\R.W.S.Y[2]_REG_Z15217\: DFN1E1 port map (
Q => Y(2),
CLK => ramclk_c,
D => Y_1(2),
E => holdn);
\R.W.S.Y[3]_REG_Z15219\: DFN1E1 port map (
Q => Y(3),
CLK => ramclk_c,
D => Y_1(3),
E => holdn);
\R.W.S.Y[4]_REG_Z15221\: DFN1E1 port map (
Q => Y(4),
CLK => ramclk_c,
D => Y_1(4),
E => holdn);
\R.W.S.Y[5]_REG_Z15223\: DFN1E1 port map (
Q => Y_0(5),
CLK => ramclk_c,
D => Y_1_0(5),
E => holdn);
\R.W.S.Y[6]_REG_Z15225\: DFN1E1 port map (
Q => Y_0(6),
CLK => ramclk_c,
D => Y_1(6),
E => holdn);
\R.W.S.Y[7]_REG_Z15227\: DFN1E1 port map (
Q => Y_0(7),
CLK => ramclk_c,
D => Y_1(7),
E => holdn);
\R.W.S.Y[8]_REG_Z15229\: DFN1E1 port map (
Q => Y_2(8),
CLK => ramclk_c,
D => Y_1(8),
E => holdn);
\R.W.S.Y[9]_REG_Z15231\: DFN1E1 port map (
Q => Y_0(9),
CLK => ramclk_c,
D => Y_1(9),
E => holdn);
\R.W.S.Y[10]_REG_Z15233\: DFN1E1 port map (
Q => Y_0(10),
CLK => ramclk_c,
D => Y_1_0(10),
E => holdn);
\R.W.S.Y[11]_REG_Z15235\: DFN1E1 port map (
Q => Y_3(11),
CLK => ramclk_c,
D => Y_1(11),
E => holdn);
\R.W.S.Y[12]_REG_Z15237\: DFN1E1 port map (
Q => Y_0(12),
CLK => ramclk_c,
D => Y_1(12),
E => holdn);
\R.W.S.Y[13]_REG_Z15239\: DFN1E1 port map (
Q => Y_3(13),
CLK => ramclk_c,
D => Y_1(13),
E => holdn);
\R.W.S.Y[14]_REG_Z15241\: DFN1E1 port map (
Q => Y_0(14),
CLK => ramclk_c,
D => Y_1(14),
E => holdn);
\R.W.S.Y[15]_REG_Z15243\: DFN1E1 port map (
Q => Y(15),
CLK => ramclk_c,
D => Y_1_0(15),
E => holdn);
\R.W.S.Y[16]_REG_Z15245\: DFN1E1 port map (
Q => Y_0(16),
CLK => ramclk_c,
D => Y_1_0(16),
E => holdn);
\R.W.S.Y[17]_REG_Z15247\: DFN1E1 port map (
Q => Y_0(17),
CLK => ramclk_c,
D => Y_1(17),
E => holdn);
\R.W.S.Y[18]_REG_Z15249\: DFN1E1 port map (
Q => Y(18),
CLK => ramclk_c,
D => Y_1(18),
E => holdn);
\R.W.S.Y[19]_REG_Z15251\: DFN1E1 port map (
Q => Y(19),
CLK => ramclk_c,
D => Y_1(19),
E => holdn);
\R.W.S.Y[20]_REG_Z15253\: DFN1E1 port map (
Q => Y_0(20),
CLK => ramclk_c,
D => Y_1_0(20),
E => holdn);
\R.W.S.Y[21]_REG_Z15255\: DFN1E1 port map (
Q => Y_0(21),
CLK => ramclk_c,
D => Y_1_0(21),
E => holdn);
\R.W.S.Y[22]_REG_Z15257\: DFN1E1 port map (
Q => Y_0(22),
CLK => ramclk_c,
D => Y_1(22),
E => holdn);
\R.W.S.Y[23]_REG_Z15259\: DFN1E1 port map (
Q => Y(23),
CLK => ramclk_c,
D => Y_1_0(23),
E => holdn);
\R.W.S.Y[24]_REG_Z15261\: DFN1E1 port map (
Q => Y_0(24),
CLK => ramclk_c,
D => Y_1_0(24),
E => holdn);
\R.W.S.Y[25]_REG_Z15263\: DFN1E1 port map (
Q => Y_0(25),
CLK => ramclk_c,
D => Y_1(25),
E => holdn);
\R.W.S.Y[26]_REG_Z15265\: DFN1E1 port map (
Q => Y(26),
CLK => ramclk_c,
D => Y_1(26),
E => holdn);
\R.W.S.Y[27]_REG_Z15267\: DFN1E1 port map (
Q => Y(27),
CLK => ramclk_c,
D => Y_1(27),
E => holdn);
\R.W.S.Y[28]_REG_Z15269\: DFN1E1 port map (
Q => Y_2(28),
CLK => ramclk_c,
D => Y_1(28),
E => holdn);
\R.W.S.Y[29]_REG_Z15271\: DFN1E1 port map (
Q => Y_0(29),
CLK => ramclk_c,
D => Y_1(29),
E => holdn);
\R.W.S.Y[30]_REG_Z15273\: DFN1E1 port map (
Q => Y_0(30),
CLK => ramclk_c,
D => Y_1(30),
E => holdn);
\R.W.S.Y[31]_REG_Z15275\: DFN1E1 port map (
Q => Y_0(31),
CLK => ramclk_c,
D => Y_1(31),
E => holdn);
\R.W.S.WIM[0]_REG_Z15277\: DFN1E1 port map (
Q => WIM(0),
CLK => ramclk_c,
D => WIM_1(0),
E => holdn);
\R.W.S.WIM[1]_REG_Z15279\: DFN1E1 port map (
Q => WIM(1),
CLK => ramclk_c,
D => WIM_1(1),
E => holdn);
\R.W.S.WIM[2]_REG_Z15281\: DFN1E1 port map (
Q => WIM(2),
CLK => ramclk_c,
D => WIM_1(2),
E => holdn);
\R.W.S.WIM[3]_REG_Z15283\: DFN1E1 port map (
Q => WIM(3),
CLK => ramclk_c,
D => WIM_1(3),
E => holdn);
\R.W.S.WIM[4]_REG_Z15285\: DFN1E1 port map (
Q => WIM(4),
CLK => ramclk_c,
D => WIM_1(4),
E => holdn);
\R.W.S.WIM[5]_REG_Z15287\: DFN1E1 port map (
Q => WIM(5),
CLK => ramclk_c,
D => WIM_1(5),
E => holdn);
\R.W.S.WIM[6]_REG_Z15289\: DFN1E1 port map (
Q => WIM(6),
CLK => ramclk_c,
D => WIM_1(6),
E => holdn);
\R.W.S.WIM[7]_REG_Z15291\: DFN1E1 port map (
Q => WIM(7),
CLK => ramclk_c,
D => WIM_1(7),
E => holdn);
\R.W.S.TT[0]_REG_Z15293\: DFN1E1 port map (
Q => NN_110,
CLK => ramclk_c,
D => NN_133,
E => holdn);
\R.W.S.TT[1]_REG_Z15295\: DFN1E1 port map (
Q => IRL_134,
CLK => ramclk_c,
D => NN_134,
E => holdn);
\R.W.S.TT[2]_REG_Z15297\: DFN1E1 port map (
Q => NN_137,
CLK => ramclk_c,
D => NN_136,
E => holdn);
\R.W.S.TT[3]_REG_Z15299\: DFN1E1 port map (
Q => IRL_70,
CLK => ramclk_c,
D => NN_120,
E => holdn);
\R.W.S.TT[4]_REG_Z15301\: DFN1E1 port map (
Q => TT(4),
CLK => ramclk_c,
D => NN_33,
E => holdn);
\R.W.S.TT[5]_REG_Z15303\: DFN1E1 port map (
Q => TT(5),
CLK => ramclk_c,
D => NN_132,
E => holdn);
\R.W.S.TT[6]_REG_Z15305\: DFN1E1 port map (
Q => TT(6),
CLK => ramclk_c,
D => NN_58,
E => holdn);
\R.W.S.TT[7]_REG_Z15307\: DFN1E1 port map (
Q => TT(7),
CLK => ramclk_c,
D => NN_104,
E => holdn);
\R.E.SHCNT[0]_REG_Z15309\: DFN1E1 port map (
Q => SHCNT_0(0),
CLK => ramclk_c,
D => SHCNT(0),
E => holdn);
\R.E.SHCNT[1]_REG_Z15311\: DFN1E1 port map (
Q => SHCNT(1),
CLK => ramclk_c,
D => SHCNT_0(1),
E => holdn);
\R.E.SHCNT[2]_REG_Z15313\: DFN1E1 port map (
Q => SHCNT(2),
CLK => ramclk_c,
D => SHCNT_0(2),
E => holdn);
\R.E.SHCNT[3]_REG_Z15315\: DFN1E1 port map (
Q => SHCNT(3),
CLK => ramclk_c,
D => SHCNT_0(3),
E => holdn);
\R.E.SHCNT[4]_REG_Z15317\: DFN1E1 port map (
Q => SHCNT(4),
CLK => ramclk_c,
D => SHCNT_0(4),
E => holdn);
\R.W.RESULT[0]_REG_Z15319\: DFN1E1 port map (
Q => NN_39,
CLK => ramclk_c,
D => NN_150,
E => holdn);
\R.W.RESULT[1]_REG_Z15321\: DFN1E1 port map (
Q => RESULT_0(1),
CLK => ramclk_c,
D => WDATA_38,
E => holdn);
\R.W.RESULT[2]_REG_Z15323\: DFN1E1 port map (
Q => RESULT_0(2),
CLK => ramclk_c,
D => WDATA_39,
E => holdn);
\R.W.RESULT[3]_REG_Z15325\: DFN1E1 port map (
Q => RESULT_0(3),
CLK => ramclk_c,
D => WDATA_40,
E => holdn);
\R.W.RESULT[4]_REG_Z15327\: DFN1E1 port map (
Q => NN_49,
CLK => ramclk_c,
D => WDATA_41,
E => holdn);
\R.W.RESULT[5]_REG_Z15329\: DFN1E1 port map (
Q => RESULT_0(5),
CLK => ramclk_c,
D => WDATA_42,
E => holdn);
\R.W.RESULT[6]_REG_Z15331\: DFN1E1 port map (
Q => RESULT_0(6),
CLK => ramclk_c,
D => WDATA_43,
E => holdn);
\R.W.RESULT[7]_REG_Z15333\: DFN1E1 port map (
Q => RESULT_0(7),
CLK => ramclk_c,
D => WDATA_44,
E => holdn);
\R.W.RESULT[8]_REG_Z15335\: DFN1E1 port map (
Q => NN_46,
CLK => ramclk_c,
D => WDATA_45,
E => holdn);
\R.W.RESULT[9]_REG_Z15337\: DFN1E1 port map (
Q => RESULT_0(9),
CLK => ramclk_c,
D => WDATA_46,
E => holdn);
\R.W.RESULT[10]_REG_Z15339\: DFN1E1 port map (
Q => RESULT_0(10),
CLK => ramclk_c,
D => WDATA_47,
E => holdn);
\R.W.RESULT[11]_REG_Z15341\: DFN1E1 port map (
Q => RESULT_0(11),
CLK => ramclk_c,
D => WDATA_48,
E => holdn);
\R.W.RESULT[12]_REG_Z15343\: DFN1E1 port map (
Q => RESULT_0(12),
CLK => ramclk_c,
D => WDATA_49,
E => holdn);
\R.W.RESULT[13]_REG_Z15345\: DFN1E1 port map (
Q => RESULT_0(13),
CLK => ramclk_c,
D => WDATA_50,
E => holdn);
\R.W.RESULT[14]_REG_Z15347\: DFN1E1 port map (
Q => RESULT_0(14),
CLK => ramclk_c,
D => WDATA_51,
E => holdn);
\R.W.RESULT[15]_REG_Z15349\: DFN1E1 port map (
Q => RESULT_0(15),
CLK => ramclk_c,
D => WDATA_52,
E => holdn);
\R.W.RESULT[16]_REG_Z15351\: DFN1E1 port map (
Q => RESULT_0(16),
CLK => ramclk_c,
D => WDATA_53,
E => holdn);
\R.W.RESULT[17]_REG_Z15353\: DFN1E1 port map (
Q => RESULT_0(17),
CLK => ramclk_c,
D => WDATA_54,
E => holdn);
\R.W.RESULT[18]_REG_Z15355\: DFN1E1 port map (
Q => RESULT_0(18),
CLK => ramclk_c,
D => WDATA_55,
E => holdn);
\R.W.RESULT[19]_REG_Z15357\: DFN1E1 port map (
Q => RESULT_0(19),
CLK => ramclk_c,
D => WDATA_56,
E => holdn);
\R.W.RESULT[20]_REG_Z15359\: DFN1E1 port map (
Q => RESULT_0(20),
CLK => ramclk_c,
D => WDATA_57,
E => holdn);
\R.W.RESULT[21]_REG_Z15361\: DFN1E1 port map (
Q => RESULT_0(21),
CLK => ramclk_c,
D => WDATA_58,
E => holdn);
\R.W.RESULT[22]_REG_Z15363\: DFN1E1 port map (
Q => NN_40,
CLK => ramclk_c,
D => WDATA_59,
E => holdn);
\R.W.RESULT[23]_REG_Z15365\: DFN1E1 port map (
Q => RESULT_0(23),
CLK => ramclk_c,
D => WDATA_60,
E => holdn);
\R.W.RESULT[24]_REG_Z15367\: DFN1E1 port map (
Q => RESULT_0(24),
CLK => ramclk_c,
D => WDATA_61,
E => holdn);
\R.W.RESULT[25]_REG_Z15369\: DFN1E1 port map (
Q => RESULT_0(25),
CLK => ramclk_c,
D => WDATA_62,
E => holdn);
\R.W.RESULT[26]_REG_Z15371\: DFN1E1 port map (
Q => NN_51,
CLK => ramclk_c,
D => WDATA_63,
E => holdn);
\R.W.RESULT[27]_REG_Z15373\: DFN1E1 port map (
Q => NN_47,
CLK => ramclk_c,
D => WDATA_64,
E => holdn);
\R.W.RESULT[28]_REG_Z15375\: DFN1E1 port map (
Q => RESULT_0(28),
CLK => ramclk_c,
D => WDATA_65,
E => holdn);
\R.W.RESULT[29]_REG_Z15377\: DFN1E1 port map (
Q => RESULT_0(29),
CLK => ramclk_c,
D => WDATA_66,
E => holdn);
\R.W.RESULT[30]_REG_Z15379\: DFN1E1 port map (
Q => RESULT_0(30),
CLK => ramclk_c,
D => WDATA_67,
E => holdn);
\R.W.RESULT[31]_REG_Z15381\: DFN1E1 port map (
Q => RESULT_0(31),
CLK => ramclk_c,
D => WDATA_68,
E => holdn);
\R.W.S.PIL[0]_REG_Z15383\: DFN1E1 port map (
Q => PIL(0),
CLK => ramclk_c,
D => PIL_1(0),
E => holdn);
\R.W.S.PIL[1]_REG_Z15385\: DFN1E1 port map (
Q => PIL(1),
CLK => ramclk_c,
D => PIL_1(1),
E => holdn);
\R.W.S.PIL[2]_REG_Z15387\: DFN1E1 port map (
Q => PIL(2),
CLK => ramclk_c,
D => PIL_1(2),
E => holdn);
\R.W.S.PIL[3]_REG_Z15389\: DFN1E1 port map (
Q => PIL(3),
CLK => ramclk_c,
D => PIL_1(3),
E => holdn);
\R.W.S.TBA[0]_REG_Z15391\: DFN1E1 port map (
Q => TBA(0),
CLK => ramclk_c,
D => TBA_1(0),
E => holdn);
\R.W.S.TBA[1]_REG_Z15393\: DFN1E1 port map (
Q => TBA(1),
CLK => ramclk_c,
D => TBA_1(1),
E => holdn);
\R.W.S.TBA[2]_REG_Z15395\: DFN1E1 port map (
Q => TBA(2),
CLK => ramclk_c,
D => TBA_1(2),
E => holdn);
\R.W.S.TBA[3]_REG_Z15397\: DFN1E1 port map (
Q => TBA(3),
CLK => ramclk_c,
D => TBA_1(3),
E => holdn);
\R.W.S.TBA[4]_REG_Z15399\: DFN1E1 port map (
Q => TBA(4),
CLK => ramclk_c,
D => TBA_1(4),
E => holdn);
\R.W.S.TBA[5]_REG_Z15401\: DFN1E1 port map (
Q => TBA(5),
CLK => ramclk_c,
D => TBA_1(5),
E => holdn);
\R.W.S.TBA[6]_REG_Z15403\: DFN1E1 port map (
Q => TBA(6),
CLK => ramclk_c,
D => TBA_1(6),
E => holdn);
\R.W.S.TBA[7]_REG_Z15405\: DFN1E1 port map (
Q => TBA(7),
CLK => ramclk_c,
D => TBA_1(7),
E => holdn);
\R.W.S.TBA[8]_REG_Z15407\: DFN1E1 port map (
Q => TBA(8),
CLK => ramclk_c,
D => TBA_1(8),
E => holdn);
\R.W.S.TBA[9]_REG_Z15409\: DFN1E1 port map (
Q => TBA(9),
CLK => ramclk_c,
D => TBA_1(9),
E => holdn);
\R.W.S.TBA[10]_REG_Z15411\: DFN1E1 port map (
Q => TBA(10),
CLK => ramclk_c,
D => TBA_1(10),
E => holdn);
\R.W.S.TBA[11]_REG_Z15413\: DFN1E1 port map (
Q => TBA(11),
CLK => ramclk_c,
D => TBA_1(11),
E => holdn);
\R.W.S.TBA[12]_REG_Z15415\: DFN1E1 port map (
Q => TBA(12),
CLK => ramclk_c,
D => TBA_1(12),
E => holdn);
\R.W.S.TBA[13]_REG_Z15417\: DFN1E1 port map (
Q => TBA(13),
CLK => ramclk_c,
D => TBA_1(13),
E => holdn);
\R.W.S.TBA[14]_REG_Z15419\: DFN1E1 port map (
Q => TBA(14),
CLK => ramclk_c,
D => TBA_1(14),
E => holdn);
\R.W.S.TBA[15]_REG_Z15421\: DFN1E1 port map (
Q => TBA(15),
CLK => ramclk_c,
D => TBA_1(15),
E => holdn);
\R.W.S.TBA[16]_REG_Z15423\: DFN1E1 port map (
Q => TBA(16),
CLK => ramclk_c,
D => TBA_1(16),
E => holdn);
\R.W.S.TBA[17]_REG_Z15425\: DFN1E1 port map (
Q => TBA(17),
CLK => ramclk_c,
D => TBA_1(17),
E => holdn);
\R.W.S.TBA[18]_REG_Z15427\: DFN1E1 port map (
Q => TBA(18),
CLK => ramclk_c,
D => TBA_1(18),
E => holdn);
\R.W.S.TBA[19]_REG_Z15429\: DFN1E1 port map (
Q => TBA(19),
CLK => ramclk_c,
D => TBA_1(19),
E => holdn);
\R.W.S.ICC[0]_REG_Z15431\: DFN1E1 port map (
Q => ICC_0(0),
CLK => ramclk_c,
D => ICC_1(0),
E => holdn);
\R.W.S.ICC[1]_REG_Z15433\: DFN1E1 port map (
Q => ICC_0(1),
CLK => ramclk_c,
D => ICC_1_0(1),
E => holdn);
\R.W.S.ICC[2]_REG_Z15435\: DFN1E1 port map (
Q => ICC_0(2),
CLK => ramclk_c,
D => ICC_1(2),
E => holdn);
\R.W.S.ICC[3]_REG_Z15437\: DFN1E1 port map (
Q => ICC(3),
CLK => ramclk_c,
D => ICC_1_0(3),
E => holdn);
\R.E.OP2[0]_REG_Z15439\: DFN1E1 port map (
Q => OP2(0),
CLK => ramclk_c,
D => AOP2(0),
E => holdn);
\R.E.OP2[1]_REG_Z15441\: DFN1E1 port map (
Q => OP2(1),
CLK => ramclk_c,
D => AOP2(1),
E => holdn);
\R.E.OP2[2]_REG_Z15443\: DFN1E1 port map (
Q => OP2(2),
CLK => ramclk_c,
D => AOP2(2),
E => holdn);
\R.E.OP2[3]_REG_Z15445\: DFN1E1 port map (
Q => OP2(3),
CLK => ramclk_c,
D => AOP2(3),
E => holdn);
\R.E.OP2[4]_REG_Z15447\: DFN1E1 port map (
Q => OP2(4),
CLK => ramclk_c,
D => AOP2(4),
E => holdn);
\R.E.OP2[5]_REG_Z15449\: DFN1E1 port map (
Q => OP2(5),
CLK => ramclk_c,
D => AOP2(5),
E => holdn);
\R.E.OP2[6]_REG_Z15451\: DFN1E1 port map (
Q => OP2(6),
CLK => ramclk_c,
D => AOP2(6),
E => holdn);
\R.E.OP2[7]_REG_Z15453\: DFN1E1 port map (
Q => OP2(7),
CLK => ramclk_c,
D => AOP2(7),
E => holdn);
\R.E.OP2[8]_REG_Z15455\: DFN1E1 port map (
Q => OP2(8),
CLK => ramclk_c,
D => AOP2(8),
E => holdn);
\R.E.OP2[9]_REG_Z15457\: DFN1E1 port map (
Q => OP2(9),
CLK => ramclk_c,
D => AOP2(9),
E => holdn);
\R.E.OP2[10]_REG_Z15459\: DFN1E1 port map (
Q => OP2(10),
CLK => ramclk_c,
D => AOP2(10),
E => holdn);
\R.E.OP2[11]_REG_Z15461\: DFN1E1 port map (
Q => OP2(11),
CLK => ramclk_c,
D => AOP2(11),
E => holdn);
\R.E.OP2[12]_REG_Z15463\: DFN1E1 port map (
Q => OP2(12),
CLK => ramclk_c,
D => AOP2(12),
E => holdn);
\R.E.OP2[13]_REG_Z15465\: DFN1E1 port map (
Q => OP2(13),
CLK => ramclk_c,
D => AOP2(13),
E => holdn);
\R.E.OP2[14]_REG_Z15467\: DFN1E1 port map (
Q => OP2(14),
CLK => ramclk_c,
D => AOP2(14),
E => holdn);
\R.E.OP2[15]_REG_Z15469\: DFN1E1 port map (
Q => OP2(15),
CLK => ramclk_c,
D => AOP2(15),
E => holdn);
\R.E.OP2[16]_REG_Z15471\: DFN1E1 port map (
Q => OP2(16),
CLK => ramclk_c,
D => AOP2(16),
E => holdn);
\R.E.OP2[17]_REG_Z15473\: DFN1E1 port map (
Q => OP2(17),
CLK => ramclk_c,
D => AOP2(17),
E => holdn);
\R.E.OP2[18]_REG_Z15475\: DFN1E1 port map (
Q => OP2(18),
CLK => ramclk_c,
D => AOP2(18),
E => holdn);
\R.E.OP2[19]_REG_Z15477\: DFN1E1 port map (
Q => OP2(19),
CLK => ramclk_c,
D => AOP2(19),
E => holdn);
\R.E.OP2[20]_REG_Z15479\: DFN1E1 port map (
Q => OP2(20),
CLK => ramclk_c,
D => AOP2(20),
E => holdn);
\R.E.OP2[21]_REG_Z15481\: DFN1E1 port map (
Q => OP2(21),
CLK => ramclk_c,
D => AOP2(21),
E => holdn);
\R.E.OP2[22]_REG_Z15483\: DFN1E1 port map (
Q => OP2(22),
CLK => ramclk_c,
D => AOP2(22),
E => holdn);
\R.E.OP2[23]_REG_Z15485\: DFN1E1 port map (
Q => OP2(23),
CLK => ramclk_c,
D => AOP2(23),
E => holdn);
\R.E.OP2[24]_REG_Z15487\: DFN1E1 port map (
Q => OP2(24),
CLK => ramclk_c,
D => AOP2(24),
E => holdn);
\R.E.OP2[25]_REG_Z15489\: DFN1E1 port map (
Q => OP2(25),
CLK => ramclk_c,
D => AOP2(25),
E => holdn);
\R.E.OP2[26]_REG_Z15491\: DFN1E1 port map (
Q => OP2(26),
CLK => ramclk_c,
D => AOP2(26),
E => holdn);
\R.E.OP2[27]_REG_Z15493\: DFN1E1 port map (
Q => OP2(27),
CLK => ramclk_c,
D => AOP2(27),
E => holdn);
\R.E.OP2[28]_REG_Z15495\: DFN1E1 port map (
Q => OP2(28),
CLK => ramclk_c,
D => AOP2(28),
E => holdn);
\R.E.OP2[29]_REG_Z15497\: DFN1E1 port map (
Q => OP2(29),
CLK => ramclk_c,
D => AOP2(29),
E => holdn);
\R.E.OP2[30]_REG_Z15499\: DFN1E1 port map (
Q => OP2(30),
CLK => ramclk_c,
D => AOP2(30),
E => holdn);
\R.E.OP2[31]_REG_Z15501\: DFN1E1 port map (
Q => OP2(31),
CLK => ramclk_c,
D => AOP2(31),
E => holdn);
\R.X.ICC[0]_REG_Z15503\: DFN1E1 port map (
Q => ICC_2(0),
CLK => ramclk_c,
D => ICC(0),
E => holdn);
\R.X.ICC[1]_REG_Z15505\: DFN1E1 port map (
Q => ICC(1),
CLK => ramclk_c,
D => ICC_1(1),
E => holdn);
\R.X.ICC[2]_REG_Z15507\: DFN1E1 port map (
Q => ICC_2(2),
CLK => ramclk_c,
D => ICC(2),
E => holdn);
\R.X.ICC[3]_REG_Z15509\: DFN1E1 port map (
Q => ICC_2(3),
CLK => ramclk_c,
D => ICC_0(3),
E => holdn);
\R.M.ICC[0]_REG_Z15511\: DFN1E1 port map (
Q => ICC(0),
CLK => ramclk_c,
D => ICCO(0),
E => holdn);
\R.M.ICC[1]_REG_Z15513\: DFN1E1 port map (
Q => ICC_1(1),
CLK => ramclk_c,
D => ICCO(1),
E => holdn);
\R.M.ICC[2]_REG_Z15515\: DFN1E1 port map (
Q => ICC(2),
CLK => ramclk_c,
D => ICCO(2),
E => holdn);
\R.M.ICC[3]_REG_Z15517\: DFN1E1 port map (
Q => ICC_0(3),
CLK => ramclk_c,
D => ICCO(3),
E => holdn);
\R.X.RSTATE[0]_REG_Z15519\: DFN1E1 port map (
Q => RSTATE_0(0),
CLK => ramclk_c,
D => RSTATE_1(0),
E => holdn);
\R.X.RSTATE[1]_REG_Z15521\: DFN1E1 port map (
Q => RSTATE(1),
CLK => ramclk_c,
D => RSTATE_1(1),
E => holdn);
\R.X.NPC[0]_REG_Z15523\: DFN1E1 port map (
Q => NPC(0),
CLK => ramclk_c,
D => N_6711,
E => N_9263);
\R.X.NPC[1]_REG_Z15525\: DFN1E1 port map (
Q => NPC(1),
CLK => ramclk_c,
D => NPC_CNST(1),
E => N_9263);
\R.X.NPC[2]_REG_Z15527\: DFN1E1 port map (
Q => NPC(2),
CLK => ramclk_c,
D => RST_I,
E => N_9263);
\R.A.CTRL.INST[5]_REG_Z15529\: DFN1E1 port map (
Q => NN_12,
CLK => ramclk_c,
D => INST_0(5),
E => holdn);
\R.A.CTRL.INST[6]_REG_Z15531\: DFN1E1 port map (
Q => NN_9,
CLK => ramclk_c,
D => INST_0(6),
E => holdn);
\R.A.CTRL.INST[7]_REG_Z15533\: DFN1E1 port map (
Q => NN_13,
CLK => ramclk_c,
D => INST_0(7),
E => holdn);
\R.A.CTRL.INST[8]_REG_Z15535\: DFN1E1 port map (
Q => NN_8,
CLK => ramclk_c,
D => INST_0(8),
E => holdn);
\R.A.CTRL.INST[9]_REG_Z15537\: DFN1E1 port map (
Q => NN_11,
CLK => ramclk_c,
D => INST_0(9),
E => holdn);
\R.A.CTRL.INST[10]_REG_Z15539\: DFN1E1 port map (
Q => NN_10,
CLK => ramclk_c,
D => INST_0_0(10),
E => holdn);
\R.A.CTRL.INST[11]_REG_Z15541\: DFN1E1 port map (
Q => NN_14,
CLK => ramclk_c,
D => INST_0_0(11),
E => holdn);
\R.A.CTRL.INST[12]_REG_Z15543\: DFN1E1 port map (
Q => NN_15,
CLK => ramclk_c,
D => INST_0_0(12),
E => holdn);
\R.A.CTRL.INST[13]_REG_Z15545\: DFN1E1 port map (
Q => INST(13),
CLK => ramclk_c,
D => INST_0(13),
E => holdn);
\R.A.CTRL.INST[14]_REG_Z15547\: DFN1E1 port map (
Q => NN_142,
CLK => ramclk_c,
D => INST_0(14),
E => holdn);
\R.M.CTRL.TT[0]_REG_Z15549\: DFN1E1 port map (
Q => NN_109,
CLK => ramclk_c,
D => TT_3(0),
E => holdn);
\R.M.CTRL.TT[1]_REG_Z15551\: DFN1E1 port map (
Q => NN_69,
CLK => ramclk_c,
D => TT_3(1),
E => holdn);
\R.M.CTRL.TT[2]_REG_Z15553\: DFN1E1 port map (
Q => NN_103,
CLK => ramclk_c,
D => TT_3(2),
E => holdn);
\R.M.CTRL.TT[3]_REG_Z15555\: DFN1E1 port map (
Q => NN_126,
CLK => ramclk_c,
D => TT_3(3),
E => holdn);
\R.M.CTRL.TT[4]_REG_Z15557\: DFN1E1 port map (
Q => TT_3(4),
CLK => ramclk_c,
D => TT_4(4),
E => holdn);
\R.M.CTRL.TT[5]_REG_Z15559\: DFN1E1 port map (
Q => NN_127,
CLK => ramclk_c,
D => TT_3(5),
E => holdn);
\R.E.CTRL.TT[0]_REG_Z15561\: DFN1E1 port map (
Q => TT_3(0),
CLK => ramclk_c,
D => NN_16,
E => holdn);
\R.E.CTRL.TT[1]_REG_Z15563\: DFN1E1 port map (
Q => TT_3(1),
CLK => ramclk_c,
D => NN_17,
E => holdn);
\R.E.CTRL.TT[2]_REG_Z15565\: DFN1E1 port map (
Q => TT_3(2),
CLK => ramclk_c,
D => NN_18,
E => holdn);
\R.E.CTRL.TT[3]_REG_Z15567\: DFN1E1 port map (
Q => TT_3(3),
CLK => ramclk_c,
D => N_6870,
E => holdn);
\R.E.CTRL.TT[4]_REG_Z15569\: DFN1E1 port map (
Q => TT_4(4),
CLK => ramclk_c,
D => NN_19,
E => holdn);
\R.E.CTRL.TT[5]_REG_Z15571\: DFN1E1 port map (
Q => TT_3(5),
CLK => ramclk_c,
D => N_6869,
E => holdn);
\R.A.CTRL.PC[2]_REG_Z15573\: DFN1E1 port map (
Q => PC_3(2),
CLK => ramclk_c,
D => DPC(2),
E => holdn);
\R.A.CTRL.PC[3]_REG_Z15575\: DFN1E1 port map (
Q => PC_2(3),
CLK => ramclk_c,
D => DPC(3),
E => holdn);
\R.A.CTRL.PC[4]_REG_Z15577\: DFN1E1 port map (
Q => PC_0(4),
CLK => ramclk_c,
D => DPC(4),
E => holdn);
\R.A.CTRL.PC[5]_REG_Z15579\: DFN1E1 port map (
Q => PC_2(5),
CLK => ramclk_c,
D => DPC(5),
E => holdn);
\R.A.CTRL.PC[6]_REG_Z15581\: DFN1E1 port map (
Q => PC_2(6),
CLK => ramclk_c,
D => DPC(6),
E => holdn);
\R.A.CTRL.PC[7]_REG_Z15583\: DFN1E1 port map (
Q => PC_0(7),
CLK => ramclk_c,
D => DPC(7),
E => holdn);
\R.A.CTRL.PC[8]_REG_Z15585\: DFN1E1 port map (
Q => PC(8),
CLK => ramclk_c,
D => DPC(8),
E => holdn);
\R.A.CTRL.PC[9]_REG_Z15587\: DFN1E1 port map (
Q => PC(9),
CLK => ramclk_c,
D => DPC(9),
E => holdn);
\R.A.CTRL.PC[10]_REG_Z15589\: DFN1E1 port map (
Q => PC(10),
CLK => ramclk_c,
D => DPC(10),
E => holdn);
\R.A.CTRL.PC[11]_REG_Z15591\: DFN1E1 port map (
Q => PC(11),
CLK => ramclk_c,
D => DPC(11),
E => holdn);
\R.A.CTRL.PC[12]_REG_Z15593\: DFN1E1 port map (
Q => PC(12),
CLK => ramclk_c,
D => DPC(12),
E => holdn);
\R.A.CTRL.PC[13]_REG_Z15595\: DFN1E1 port map (
Q => PC_0(13),
CLK => ramclk_c,
D => DPC(13),
E => holdn);
\R.A.CTRL.PC[14]_REG_Z15597\: DFN1E1 port map (
Q => PC_1(14),
CLK => ramclk_c,
D => DPC(14),
E => holdn);
\R.A.CTRL.PC[15]_REG_Z15599\: DFN1E1 port map (
Q => PC_0(15),
CLK => ramclk_c,
D => DPC(15),
E => holdn);
\R.A.CTRL.PC[16]_REG_Z15601\: DFN1E1 port map (
Q => PC_2(16),
CLK => ramclk_c,
D => DPC(16),
E => holdn);
\R.A.CTRL.PC[17]_REG_Z15603\: DFN1E1 port map (
Q => PC_1(17),
CLK => ramclk_c,
D => DPC(17),
E => holdn);
\R.A.CTRL.PC[18]_REG_Z15605\: DFN1E1 port map (
Q => PC_2(18),
CLK => ramclk_c,
D => DPC(18),
E => holdn);
\R.A.CTRL.PC[19]_REG_Z15607\: DFN1E1 port map (
Q => PC_0(19),
CLK => ramclk_c,
D => DPC(19),
E => holdn);
\R.A.CTRL.PC[20]_REG_Z15609\: DFN1E1 port map (
Q => PC_2(20),
CLK => ramclk_c,
D => DPC(20),
E => holdn);
\R.A.CTRL.PC[21]_REG_Z15611\: DFN1E1 port map (
Q => PC_0(21),
CLK => ramclk_c,
D => DPC(21),
E => holdn);
\R.A.CTRL.PC[22]_REG_Z15613\: DFN1E1 port map (
Q => PC_0(22),
CLK => ramclk_c,
D => DPC(22),
E => holdn);
\R.A.CTRL.PC[23]_REG_Z15615\: DFN1E1 port map (
Q => PC(23),
CLK => ramclk_c,
D => DPC(23),
E => holdn);
\R.A.CTRL.PC[24]_REG_Z15617\: DFN1E1 port map (
Q => PC_2(24),
CLK => ramclk_c,
D => DPC(24),
E => holdn);
\R.A.CTRL.PC[25]_REG_Z15619\: DFN1E1 port map (
Q => PC(25),
CLK => ramclk_c,
D => DPC(25),
E => holdn);
\R.A.CTRL.PC[26]_REG_Z15621\: DFN1E1 port map (
Q => PC_0(26),
CLK => ramclk_c,
D => DPC(26),
E => holdn);
\R.A.CTRL.PC[27]_REG_Z15623\: DFN1E1 port map (
Q => PC_0(27),
CLK => ramclk_c,
D => DPC(27),
E => holdn);
\R.A.CTRL.PC[28]_REG_Z15625\: DFN1E1 port map (
Q => PC_0(28),
CLK => ramclk_c,
D => DPC(28),
E => holdn);
\R.A.CTRL.PC[29]_REG_Z15627\: DFN1E1 port map (
Q => PC(29),
CLK => ramclk_c,
D => DPC(29),
E => holdn);
\R.A.CTRL.PC[30]_REG_Z15629\: DFN1E1 port map (
Q => PC_0(30),
CLK => ramclk_c,
D => DPC(30),
E => holdn);
\R.A.CTRL.PC[31]_REG_Z15631\: DFN1E1 port map (
Q => PC_0(31),
CLK => ramclk_c,
D => DPC(31),
E => holdn);
\R.D.PC[2]_REG_Z15633\: DFN1E1 port map (
Q => DPC(2),
CLK => ramclk_c,
D => NN_96,
E => N_9266_0);
\R.D.PC[3]_REG_Z15635\: DFN1E1 port map (
Q => DPC(3),
CLK => ramclk_c,
D => FPC_104,
E => N_9266_0);
\R.D.PC[4]_REG_Z15637\: DFN1E1 port map (
Q => DPC(4),
CLK => ramclk_c,
D => FPC_105,
E => N_9266_0);
\R.D.PC[5]_REG_Z15639\: DFN1E1 port map (
Q => DPC(5),
CLK => ramclk_c,
D => FPC_106,
E => N_9266_0);
\R.D.PC[6]_REG_Z15641\: DFN1E1 port map (
Q => DPC(6),
CLK => ramclk_c,
D => FPC_107,
E => N_9266_0);
\R.D.PC[7]_REG_Z15643\: DFN1E1 port map (
Q => DPC(7),
CLK => ramclk_c,
D => FPC_108,
E => N_9266_0);
\R.D.PC[8]_REG_Z15645\: DFN1E1 port map (
Q => DPC(8),
CLK => ramclk_c,
D => FPC_109,
E => N_9266_0);
\R.D.PC[9]_REG_Z15647\: DFN1E1 port map (
Q => DPC(9),
CLK => ramclk_c,
D => FPC_110,
E => N_9266_0);
\R.D.PC[10]_REG_Z15649\: DFN1E1 port map (
Q => DPC(10),
CLK => ramclk_c,
D => FPC_111,
E => N_9266_0);
\R.D.PC[11]_REG_Z15651\: DFN1E1 port map (
Q => DPC(11),
CLK => ramclk_c,
D => FPC_112,
E => N_9266_0);
\R.D.PC[12]_REG_Z15653\: DFN1E1 port map (
Q => DPC(12),
CLK => ramclk_c,
D => FPC_113,
E => N_9266_0);
\R.D.PC[13]_REG_Z15655\: DFN1E1 port map (
Q => DPC(13),
CLK => ramclk_c,
D => FPC_114,
E => N_9266_0);
\R.D.PC[14]_REG_Z15657\: DFN1E1 port map (
Q => DPC(14),
CLK => ramclk_c,
D => FPC_115,
E => N_9266_0);
\R.D.PC[15]_REG_Z15659\: DFN1E1 port map (
Q => DPC(15),
CLK => ramclk_c,
D => FPC_116,
E => N_9266_0);
\R.D.PC[16]_REG_Z15661\: DFN1E1 port map (
Q => DPC(16),
CLK => ramclk_c,
D => FPC_117,
E => N_9266_0);
\R.D.PC[17]_REG_Z15663\: DFN1E1 port map (
Q => DPC(17),
CLK => ramclk_c,
D => FPC_118,
E => N_9266);
\R.D.PC[18]_REG_Z15665\: DFN1E1 port map (
Q => DPC(18),
CLK => ramclk_c,
D => FPC_119,
E => N_9266);
\R.D.PC[19]_REG_Z15667\: DFN1E1 port map (
Q => DPC(19),
CLK => ramclk_c,
D => FPC_120,
E => N_9266);
\R.D.PC[20]_REG_Z15669\: DFN1E1 port map (
Q => DPC(20),
CLK => ramclk_c,
D => FPC_121,
E => N_9266);
\R.D.PC[21]_REG_Z15671\: DFN1E1 port map (
Q => DPC(21),
CLK => ramclk_c,
D => FPC_122,
E => N_9266);
\R.D.PC[22]_REG_Z15673\: DFN1E1 port map (
Q => DPC(22),
CLK => ramclk_c,
D => FPC_123,
E => N_9266);
\R.D.PC[23]_REG_Z15675\: DFN1E1 port map (
Q => DPC(23),
CLK => ramclk_c,
D => FPC_124,
E => N_9266);
\R.D.PC[24]_REG_Z15677\: DFN1E1 port map (
Q => DPC(24),
CLK => ramclk_c,
D => FPC_125,
E => N_9266);
\R.D.PC[25]_REG_Z15679\: DFN1E1 port map (
Q => DPC(25),
CLK => ramclk_c,
D => FPC_126,
E => N_9266);
\R.D.PC[26]_REG_Z15681\: DFN1E1 port map (
Q => DPC(26),
CLK => ramclk_c,
D => FPC_127,
E => N_9266);
\R.D.PC[27]_REG_Z15683\: DFN1E1 port map (
Q => DPC(27),
CLK => ramclk_c,
D => FPC_128,
E => N_9266);
\R.D.PC[28]_REG_Z15685\: DFN1E1 port map (
Q => DPC(28),
CLK => ramclk_c,
D => FPC_129,
E => N_9266);
\R.D.PC[29]_REG_Z15687\: DFN1E1 port map (
Q => DPC(29),
CLK => ramclk_c,
D => FPC_130,
E => N_9266);
\R.D.PC[30]_REG_Z15689\: DFN1E1 port map (
Q => DPC(30),
CLK => ramclk_c,
D => FPC_131,
E => N_9266);
\R.D.PC[31]_REG_Z15691\: DFN1E1 port map (
Q => DPC(31),
CLK => ramclk_c,
D => FPC_132,
E => N_9266);
\R.W.S.CWP[0]_REG_Z15693\: DFN1E1 port map (
Q => CWP_0(0),
CLK => ramclk_c,
D => CWP_1(0),
E => holdn);
\R.W.S.CWP[1]_REG_Z15695\: DFN1E1 port map (
Q => CWP(1),
CLK => ramclk_c,
D => CWP_1(1),
E => holdn);
\R.W.S.CWP[2]_REG_Z15697\: DFN1E1 port map (
Q => CWP_0(2),
CLK => ramclk_c,
D => CWP_1(2),
E => holdn);
\R.D.CNT[0]_REG_Z15699\: DFN1E1 port map (
Q => CNT_0(0),
CLK => ramclk_c,
D => CNT_2_SQMUXA,
E => N_9297);
\R.D.CNT[1]_REG_Z15701\: DFN1E1 port map (
Q => CNT(1),
CLK => ramclk_c,
D => CNT_3_SQMUXA,
E => N_9297);
\R.A.CWP[0]_REG_Z15703\: DFN1E1 port map (
Q => CWP_3(0),
CLK => ramclk_c,
D => CWP(0),
E => holdn);
\R.A.CWP[1]_REG_Z15705\: DFN1E1 port map (
Q => CWP_3(1),
CLK => ramclk_c,
D => CWP_2(1),
E => holdn);
\R.A.CWP[2]_REG_Z15707\: DFN1E1 port map (
Q => CWP_3(2),
CLK => ramclk_c,
D => CWP_2(2),
E => holdn);
\R.D.CWP[0]_REG_Z15709\: DFN1E1 port map (
Q => CWP(0),
CLK => ramclk_c,
D => CWP_1_0(0),
E => holdn);
\R.D.CWP[1]_REG_Z15711\: DFN1E1 port map (
Q => CWP_2(1),
CLK => ramclk_c,
D => CWP_1_0(1),
E => holdn);
\R.D.CWP[2]_REG_Z15713\: DFN1E1 port map (
Q => CWP_2(2),
CLK => ramclk_c,
D => CWP_1_0(2),
E => holdn);
\R.F.PC[2]_REG_Z15715\: DFN1E1 port map (
Q => NN_96,
CLK => ramclk_c,
D => PC_1(2),
E => holdn);
\R.F.PC[3]_REG_Z15717\: DFN1E1 port map (
Q => FPC_104,
CLK => ramclk_c,
D => PC_1(3),
E => holdn);
\R.F.PC[4]_REG_Z15719\: DFN1E1 port map (
Q => FPC_105,
CLK => ramclk_c,
D => PC_1(4),
E => holdn);
\R.F.PC[5]_REG_Z15721\: DFN1E1 port map (
Q => FPC_106,
CLK => ramclk_c,
D => PC_1(5),
E => holdn);
\R.F.PC[6]_REG_Z15723\: DFN1E1 port map (
Q => FPC_107,
CLK => ramclk_c,
D => PC_1(6),
E => holdn);
\R.F.PC[7]_REG_Z15725\: DFN1E1 port map (
Q => FPC_108,
CLK => ramclk_c,
D => N_12_MUX,
E => holdn);
\R.F.PC[8]_REG_Z15727\: DFN1E1 port map (
Q => FPC_109,
CLK => ramclk_c,
D => PC_1(8),
E => holdn);
\R.F.PC[9]_REG_Z15729\: DFN1E1 port map (
Q => FPC_110,
CLK => ramclk_c,
D => PC_1(9),
E => holdn);
\R.F.PC[10]_REG_Z15731\: DFN1E1 port map (
Q => FPC_111,
CLK => ramclk_c,
D => N_9159,
E => holdn);
\R.F.PC[11]_REG_Z15733\: DFN1E1 port map (
Q => FPC_112,
CLK => ramclk_c,
D => N_9173,
E => holdn);
\R.F.PC[12]_REG_Z15735\: DFN1E1 port map (
Q => FPC_113,
CLK => ramclk_c,
D => N_9187,
E => holdn);
\R.F.PC[13]_REG_Z15737\: DFN1E1 port map (
Q => FPC_114,
CLK => ramclk_c,
D => PC_1(13),
E => holdn);
\R.F.PC[14]_REG_Z15739\: DFN1E1 port map (
Q => FPC_115,
CLK => ramclk_c,
D => N_9201,
E => holdn);
\R.F.PC[15]_REG_Z15741\: DFN1E1 port map (
Q => FPC_116,
CLK => ramclk_c,
D => N_9215,
E => holdn);
\R.F.PC[16]_REG_Z15743\: DFN1E1 port map (
Q => FPC_117,
CLK => ramclk_c,
D => PC_1(16),
E => holdn);
\R.F.PC[17]_REG_Z15745\: DFN1E1 port map (
Q => FPC_118,
CLK => ramclk_c,
D => NPC_3(17),
E => holdn);
\R.F.PC[18]_REG_Z15747\: DFN1E1 port map (
Q => FPC_119,
CLK => ramclk_c,
D => PC_1(18),
E => holdn);
\R.F.PC[19]_REG_Z15749\: DFN1E1 port map (
Q => FPC_120,
CLK => ramclk_c,
D => PC_1_0(19),
E => holdn);
\R.F.PC[20]_REG_Z15751\: DFN1E1 port map (
Q => FPC_121,
CLK => ramclk_c,
D => PC_1(20),
E => holdn);
\R.F.PC[21]_REG_Z15753\: DFN1E1 port map (
Q => FPC_122,
CLK => ramclk_c,
D => PC_1(21),
E => holdn);
\R.F.PC[22]_REG_Z15755\: DFN1E1 port map (
Q => FPC_123,
CLK => ramclk_c,
D => PC_1(22),
E => holdn);
\R.F.PC[23]_REG_Z15757\: DFN1E1 port map (
Q => FPC_124,
CLK => ramclk_c,
D => PC_1(23),
E => holdn);
\R.F.PC[24]_REG_Z15759\: DFN1E1 port map (
Q => FPC_125,
CLK => ramclk_c,
D => PC_1(24),
E => holdn);
\R.F.PC[25]_REG_Z15761\: DFN1E1 port map (
Q => FPC_126,
CLK => ramclk_c,
D => PC_1(25),
E => holdn);
\R.F.PC[26]_REG_Z15763\: DFN1E1 port map (
Q => FPC_127,
CLK => ramclk_c,
D => PC_1(26),
E => holdn);
\R.F.PC[27]_REG_Z15765\: DFN1E1 port map (
Q => FPC_128,
CLK => ramclk_c,
D => PC_1(27),
E => holdn);
\R.F.PC[28]_REG_Z15767\: DFN1E1 port map (
Q => FPC_129,
CLK => ramclk_c,
D => PC_1(28),
E => holdn);
\R.F.PC[29]_REG_Z15769\: DFN1E1 port map (
Q => FPC_130,
CLK => ramclk_c,
D => PC_1(29),
E => holdn);
\R.F.PC[30]_REG_Z15771\: DFN1E1 port map (
Q => FPC_131,
CLK => ramclk_c,
D => PC_1(30),
E => holdn);
\R.F.PC[31]_REG_Z15773\: DFN1E1 port map (
Q => FPC_132,
CLK => ramclk_c,
D => PC_1(31),
E => holdn);
\R.E.OP1[0]_REG_Z15775\: DFN1E1 port map (
Q => OP1(0),
CLK => ramclk_c,
D => AOP1(0),
E => holdn);
\R.E.OP1[1]_REG_Z15777\: DFN1E1 port map (
Q => OP1(1),
CLK => ramclk_c,
D => AOP1(1),
E => holdn);
\R.E.OP1[2]_REG_Z15779\: DFN1E1 port map (
Q => OP1(2),
CLK => ramclk_c,
D => AOP1(2),
E => holdn);
\R.E.OP1[3]_REG_Z15781\: DFN1E1 port map (
Q => OP1(3),
CLK => ramclk_c,
D => AOP1(3),
E => holdn);
\R.E.OP1[4]_REG_Z15783\: DFN1E1 port map (
Q => OP1(4),
CLK => ramclk_c,
D => AOP1(4),
E => holdn);
\R.E.OP1[5]_REG_Z15785\: DFN1E1 port map (
Q => OP1(5),
CLK => ramclk_c,
D => AOP1(5),
E => holdn);
\R.E.OP1[6]_REG_Z15787\: DFN1E1 port map (
Q => OP1(6),
CLK => ramclk_c,
D => AOP1(6),
E => holdn);
\R.E.OP1[7]_REG_Z15789\: DFN1E1 port map (
Q => OP1(7),
CLK => ramclk_c,
D => AOP1(7),
E => holdn);
\R.E.OP1[8]_REG_Z15791\: DFN1E1 port map (
Q => OP1(8),
CLK => ramclk_c,
D => AOP1(8),
E => holdn);
\R.E.OP1[9]_REG_Z15793\: DFN1E1 port map (
Q => OP1(9),
CLK => ramclk_c,
D => AOP1(9),
E => holdn);
\R.E.OP1[10]_REG_Z15795\: DFN1E1 port map (
Q => OP1(10),
CLK => ramclk_c,
D => AOP1(10),
E => holdn);
\R.E.OP1[11]_REG_Z15797\: DFN1E1 port map (
Q => OP1(11),
CLK => ramclk_c,
D => AOP1(11),
E => holdn);
\R.E.OP1[12]_REG_Z15799\: DFN1E1 port map (
Q => OP1(12),
CLK => ramclk_c,
D => AOP1(12),
E => holdn);
\R.E.OP1[13]_REG_Z15801\: DFN1E1 port map (
Q => OP1(13),
CLK => ramclk_c,
D => AOP1(13),
E => holdn);
\R.E.OP1[14]_REG_Z15803\: DFN1E1 port map (
Q => OP1(14),
CLK => ramclk_c,
D => AOP1(14),
E => holdn);
\R.E.OP1[15]_REG_Z15805\: DFN1E1 port map (
Q => OP1(15),
CLK => ramclk_c,
D => AOP1(15),
E => holdn);
\R.E.OP1[16]_REG_Z15807\: DFN1E1 port map (
Q => OP1(16),
CLK => ramclk_c,
D => AOP1(16),
E => holdn);
\R.E.OP1[17]_REG_Z15809\: DFN1E1 port map (
Q => OP1(17),
CLK => ramclk_c,
D => AOP1(17),
E => holdn);
\R.E.OP1[18]_REG_Z15811\: DFN1E1 port map (
Q => OP1(18),
CLK => ramclk_c,
D => AOP1(18),
E => holdn);
\R.E.OP1[19]_REG_Z15813\: DFN1E1 port map (
Q => OP1(19),
CLK => ramclk_c,
D => AOP1(19),
E => holdn);
\R.E.OP1[20]_REG_Z15815\: DFN1E1 port map (
Q => OP1(20),
CLK => ramclk_c,
D => AOP1(20),
E => holdn);
\R.E.OP1[21]_REG_Z15817\: DFN1E1 port map (
Q => OP1(21),
CLK => ramclk_c,
D => AOP1(21),
E => holdn);
\R.E.OP1[22]_REG_Z15819\: DFN1E1 port map (
Q => OP1(22),
CLK => ramclk_c,
D => AOP1(22),
E => holdn);
\R.E.OP1[23]_REG_Z15821\: DFN1E1 port map (
Q => OP1(23),
CLK => ramclk_c,
D => AOP1(23),
E => holdn);
\R.E.OP1[24]_REG_Z15823\: DFN1E1 port map (
Q => OP1(24),
CLK => ramclk_c,
D => AOP1(24),
E => holdn);
\R.E.OP1[25]_REG_Z15825\: DFN1E1 port map (
Q => OP1(25),
CLK => ramclk_c,
D => AOP1(25),
E => holdn);
\R.E.OP1[26]_REG_Z15827\: DFN1E1 port map (
Q => OP1(26),
CLK => ramclk_c,
D => AOP1(26),
E => holdn);
\R.E.OP1[27]_REG_Z15829\: DFN1E1 port map (
Q => OP1(27),
CLK => ramclk_c,
D => AOP1(27),
E => holdn);
\R.E.OP1[28]_REG_Z15831\: DFN1E1 port map (
Q => OP1(28),
CLK => ramclk_c,
D => AOP1(28),
E => holdn);
\R.E.OP1[29]_REG_Z15833\: DFN1E1 port map (
Q => OP1(29),
CLK => ramclk_c,
D => AOP1(29),
E => holdn);
\R.E.OP1[30]_REG_Z15835\: DFN1E1 port map (
Q => OP1(30),
CLK => ramclk_c,
D => AOP1(30),
E => holdn);
\R.E.OP1[31]_REG_Z15837\: DFN1E1 port map (
Q => OP1(31),
CLK => ramclk_c,
D => AOP1(31),
E => holdn);
\R.A.CTRL.INST[17]_REG_Z15839\: DFN1E1 port map (
Q => NN_148,
CLK => ramclk_c,
D => INST_0(17),
E => holdn);
\R.A.CTRL.INST[18]_REG_Z15841\: DFN1E1 port map (
Q => NN_149,
CLK => ramclk_c,
D => INST_0(18),
E => holdn);
\R.A.CTRL.INST[19]_REG_Z15843\: DFN1E1 port map (
Q => INST_1(19),
CLK => ramclk_c,
D => INST_0_0(19),
E => holdn);
\R.A.CTRL.INST[20]_REG_Z15845\: DFN1E1 port map (
Q => INST_2(20),
CLK => ramclk_c,
D => INST_0_0(20),
E => holdn);
\R.A.CTRL.INST[21]_REG_Z15847\: DFN1E1 port map (
Q => INST(21),
CLK => ramclk_c,
D => INST_0_1(21),
E => holdn);
\R.A.CTRL.INST[22]_REG_Z15849\: DFN1E1 port map (
Q => INST(22),
CLK => ramclk_c,
D => INST_0(22),
E => holdn);
\R.A.CTRL.INST[23]_REG_Z15851\: DFN1E1 port map (
Q => INST(23),
CLK => ramclk_c,
D => INST_0(23),
E => holdn);
\R.A.CTRL.INST[24]_REG_Z15853\: DFN1E1 port map (
Q => INST_1(24),
CLK => ramclk_c,
D => INST_0_0(24),
E => holdn);
\R.A.CTRL.INST[25]_REG_Z15855\: DFN1E1 port map (
Q => INST_1(25),
CLK => ramclk_c,
D => INST_0(25),
E => holdn);
\R.A.CTRL.INST[26]_REG_Z15857\: DFN1E1 port map (
Q => INST_1(26),
CLK => ramclk_c,
D => INST_0(26),
E => holdn);
\R.A.CTRL.INST[27]_REG_Z15859\: DFN1E1 port map (
Q => NN_22,
CLK => ramclk_c,
D => INST_0(27),
E => holdn);
\R.A.CTRL.INST[28]_REG_Z15861\: DFN1E1 port map (
Q => NN_21,
CLK => ramclk_c,
D => INST_0(28),
E => holdn);
\R.A.CTRL.INST[29]_REG_Z15863\: DFN1E1 port map (
Q => INST(29),
CLK => ramclk_c,
D => INST_0(29),
E => holdn);
\R.A.CTRL.INST[30]_REG_Z15865\: DFN1E1 port map (
Q => INST(30),
CLK => ramclk_c,
D => INST_0_0(30),
E => holdn);
\R.A.CTRL.INST[31]_REG_Z15867\: DFN1E1 port map (
Q => INST(31),
CLK => ramclk_c,
D => INST_0(31),
E => holdn);
\R.X.CTRL.TT[0]_REG_Z15869\: DFN1E1 port map (
Q => TT_0(0),
CLK => ramclk_c,
D => TT2(0),
E => holdn);
\R.X.CTRL.TT[1]_REG_Z15871\: DFN1E1 port map (
Q => TT_0(1),
CLK => ramclk_c,
D => TT2(1),
E => holdn);
\R.X.CTRL.TT[2]_REG_Z15873\: DFN1E1 port map (
Q => TT_0(2),
CLK => ramclk_c,
D => TT2(2),
E => holdn);
\R.X.CTRL.TT[3]_REG_Z15875\: DFN1E1 port map (
Q => TT_0(3),
CLK => ramclk_c,
D => TT2(3),
E => holdn);
\R.X.CTRL.TT[4]_REG_Z15877\: DFN1E1 port map (
Q => NN_6,
CLK => ramclk_c,
D => TT2(4),
E => holdn);
\R.X.CTRL.TT[5]_REG_Z15879\: DFN1E1 port map (
Q => NN_7,
CLK => ramclk_c,
D => TT2(5),
E => holdn);
\R.A.CTRL.CNT[0]_REG_Z15881\: DFN1E1 port map (
Q => CNT_1(0),
CLK => ramclk_c,
D => CNT_0(0),
E => holdn);
\R.A.CTRL.CNT[1]_REG_Z15883\: DFN1E1 port map (
Q => CNT_1(1),
CLK => ramclk_c,
D => CNT(1),
E => holdn);
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_11\: AOI1A port map (
Y => UN2_IRL,
A => ACT_LT4_E(3),
B => ACT_LT4_E(6),
C => ACT_LT4_E(10));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_10\: AOI1A port map (
Y => ACT_LT4_E(10),
A => ACT_LT4_E(7),
B => ACT_LT4_E(8),
C => ACT_LT4_E(5));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_9\: OR2A port map (
Y => ACT_LT4_E(8),
A => PIL(3),
B => irl(3));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_8\: NOR2A port map (
Y => ACT_LT4_E(7),
A => PIL(2),
B => irl(2));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_7\: NOR2A port map (
Y => ACT_LT4_E(6),
A => ACT_LT4_E(4),
B => ACT_LT4_E(5));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_6\: NOR2A port map (
Y => ACT_LT4_E(5),
A => irl(3),
B => PIL(3));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_5\: OR2A port map (
Y => ACT_LT4_E(4),
A => irl(2),
B => PIL(2));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_4\: AOI1A port map (
Y => ACT_LT4_E(3),
A => ACT_LT4_E(0),
B => ACT_LT4_E(1),
C => ACT_LT4_E(2));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_3\: AND2A port map (
Y => ACT_LT4_E(2),
A => irl_0(1),
B => PIL(1));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_2\: OR2A port map (
Y => ACT_LT4_E(1),
A => irl_0(1),
B => PIL(1));
\COMB.IRQ_TRAP.OP_GT.UN2_IRL_0.I_1\: NOR2A port map (
Y => ACT_LT4_E(0),
A => irl_0(0),
B => PIL(0));
\UN58_RA.I_14\: XOR2 port map (
Y => I_14_1,
A => NCWP(2),
B => DWACT_ADD_CI_0_G_ARRAY_1_0(0));
\UN58_RA.I_13\: XOR2 port map (
Y => I_13_0,
A => NCWP(1),
B => DWACT_ADD_CI_0_TMP_0(0));
\UN58_RA.I_9\: XOR2 port map (
Y => DWACT_ADD_CI_0_PARTIAL_SUM_0(0),
A => NCWP(0),
B => NN_3);
\UN58_RA.I_1\: AND2 port map (
Y => DWACT_ADD_CI_0_TMP_0(0),
A => NCWP(0),
B => NN_3);
\UN6_FE_NPC.I_92\: XOR2 port map (
Y => I_92,
A => N_2,
B => FE_PC(31));
\UN6_FE_NPC.I_91\: AND3 port map (
Y => N_2,
A => DWACT_FINC_E(24),
B => DWACT_FINC_E(23),
C => DWACT_FINC_E(25));
\UN6_FE_NPC.I_90\: AND2 port map (
Y => DWACT_FINC_E(25),
A => FE_PC(29),
B => FE_PC(30));
\UN6_FE_NPC.I_89\: XOR2 port map (
Y => I_89,
A => N_3,
B => FE_PC(30));
\UN6_FE_NPC.I_88\: AND3 port map (
Y => N_3,
A => DWACT_FINC_E(24),
B => DWACT_FINC_E(23),
C => FE_PC(29));
\UN6_FE_NPC.I_87\: AND2 port map (
Y => DWACT_FINC_E(24),
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30));
\UN6_FE_NPC.I_86\: XOR2 port map (
Y => I_86,
A => N_4,
B => FE_PC(29));
\UN6_FE_NPC.I_85\: AND3 port map (
Y => N_4,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30),
C => DWACT_FINC_E(23));
\UN6_FE_NPC.I_84\: AND3 port map (
Y => DWACT_FINC_E(23),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => DWACT_FINC_E(22));
\UN6_FE_NPC.I_83\: AND3 port map (
Y => DWACT_FINC_E(22),
A => FE_PC(26),
B => FE_PC(27),
C => FE_PC(28));
\UN6_FE_NPC.I_82\: XOR2 port map (
Y => I_82,
A => N_5,
B => FE_PC(28));
\UN6_FE_NPC.I_81\: AND3 port map (
Y => N_5,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30),
C => DWACT_FINC_E(21));
\UN6_FE_NPC.I_80\: AND3 port map (
Y => DWACT_FINC_E(30),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9),
C => DWACT_FINC_E(12));
\UN6_FE_NPC.I_79\: AND3 port map (
Y => DWACT_FINC_E(21),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => DWACT_FINC_E(20));
\UN6_FE_NPC.I_78\: AND2 port map (
Y => DWACT_FINC_E(20),
A => FE_PC(26),
B => FE_PC(27));
\UN6_FE_NPC.I_77\: XOR2 port map (
Y => I_77,
A => N_6_0,
B => FE_PC(27));
\UN6_FE_NPC.I_76\: AND3 port map (
Y => N_6_0,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(19));
\UN6_FE_NPC.I_75\: AND3 port map (
Y => DWACT_FINC_E(19),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => FE_PC(26));
\UN6_FE_NPC.I_74\: XOR2 port map (
Y => I_74,
A => N_7,
B => FE_PC(26));
\UN6_FE_NPC.I_73\: AND3 port map (
Y => N_7,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(18));
\UN6_FE_NPC.I_72\: AND2 port map (
Y => DWACT_FINC_E(18),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17));
\UN6_FE_NPC.I_71\: AND3 port map (
Y => DWACT_FINC_E(17),
A => FE_PC(23),
B => FE_PC(24),
C => FE_PC(25));
\UN6_FE_NPC.I_70\: XOR2 port map (
Y => I_70,
A => N_8,
B => FE_PC(25));
\UN6_FE_NPC.I_69\: AND3 port map (
Y => N_8,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(33));
\UN6_FE_NPC.I_68\: AND3 port map (
Y => DWACT_FINC_E(29),
A => DWACT_FINC_E(34),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN6_FE_NPC.I_67\: AND3 port map (
Y => DWACT_FINC_E(34),
A => FE_PC(2),
B => FE_PC(3),
C => FE_PC(4));
\UN6_FE_NPC.I_66\: AND3 port map (
Y => DWACT_FINC_E(33),
A => DWACT_FINC_E(15),
B => FE_PC(23),
C => FE_PC(24));
\UN6_FE_NPC.I_65\: XOR2 port map (
Y => I_65,
A => N_9_1,
B => FE_PC(24));
\UN6_FE_NPC.I_64\: AND3 port map (
Y => N_9_1,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(16));
\UN6_FE_NPC.I_63\: AND2 port map (
Y => DWACT_FINC_E(16),
A => DWACT_FINC_E(15),
B => FE_PC(23));
\UN6_FE_NPC.I_62\: XOR2 port map (
Y => I_62,
A => N_10,
B => FE_PC(23));
\UN6_FE_NPC.I_61\: AND3 port map (
Y => N_10,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(15));
\UN6_FE_NPC.I_60\: AND3 port map (
Y => DWACT_FINC_E(15),
A => FE_PC(20),
B => FE_PC(21),
C => FE_PC(22));
\UN6_FE_NPC.I_59\: XOR2 port map (
Y => I_59,
A => N_11,
B => FE_PC(22));
\UN6_FE_NPC.I_58\: AND3 port map (
Y => N_11,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(14));
\UN6_FE_NPC.I_57\: AND2 port map (
Y => DWACT_FINC_E(14),
A => FE_PC(20),
B => FE_PC(21));
\UN6_FE_NPC.I_56\: XOR2 port map (
Y => I_56,
A => N_12,
B => FE_PC(21));
\UN6_FE_NPC.I_55\: AND3 port map (
Y => N_12,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => FE_PC(20));
\UN6_FE_NPC.I_54\: AND3 port map (
Y => DWACT_FINC_E(13),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9),
C => DWACT_FINC_E(12));
\UN6_FE_NPC.I_53\: XOR2 port map (
Y => I_53,
A => N_13,
B => FE_PC(20));
\UN6_FE_NPC.I_52\: AND3 port map (
Y => N_13,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(10),
C => DWACT_FINC_E(12));
\UN6_FE_NPC.I_51\: AND3 port map (
Y => DWACT_FINC_E(28),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN6_FE_NPC.I_50\: AND3 port map (
Y => DWACT_FINC_E(12),
A => FE_PC(17),
B => FE_PC(18),
C => FE_PC(19));
\UN6_FE_NPC.I_49\: XOR2 port map (
Y => I_49,
A => N_14_0,
B => FE_PC(19));
\UN6_FE_NPC.I_48\: AND3 port map (
Y => N_14_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => DWACT_FINC_E(11));
\UN6_FE_NPC.I_47\: AND2 port map (
Y => DWACT_FINC_E(11),
A => FE_PC(17),
B => FE_PC(18));
\UN6_FE_NPC.I_46\: XOR2 port map (
Y => I_46,
A => N_15_0,
B => FE_PC(18));
\UN6_FE_NPC.I_45\: AND3 port map (
Y => N_15_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => FE_PC(17));
\UN6_FE_NPC.I_44\: AND2 port map (
Y => DWACT_FINC_E(10),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9));
\UN6_FE_NPC.I_43\: XOR2 port map (
Y => I_43,
A => N_16,
B => FE_PC(17));
\UN6_FE_NPC.I_42\: AND3 port map (
Y => N_16,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(9));
\UN6_FE_NPC.I_41\: AND3 port map (
Y => DWACT_FINC_E(9),
A => FE_PC(14),
B => FE_PC(15),
C => FE_PC(16));
\UN6_FE_NPC.I_40\: XOR2 port map (
Y => I_40,
A => N_17,
B => FE_PC(16));
\UN6_FE_NPC.I_39\: AND3 port map (
Y => N_17,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(8));
\UN6_FE_NPC.I_38\: AND2 port map (
Y => DWACT_FINC_E(8),
A => FE_PC(14),
B => FE_PC(15));
\UN6_FE_NPC.I_37\: XOR2 port map (
Y => I_37,
A => N_18_0,
B => FE_PC(15));
\UN6_FE_NPC.I_36\: AND3 port map (
Y => N_18_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => FE_PC(14));
\UN6_FE_NPC.I_35\: XOR2 port map (
Y => I_35,
A => N_19,
B => FE_PC(14));
\UN6_FE_NPC.I_33\: AND3 port map (
Y => DWACT_FINC_E(7),
A => FE_PC(11),
B => FE_PC(12),
C => FE_PC(13));
\UN6_FE_NPC.I_32\: XOR2 port map (
Y => I_32,
A => N_20,
B => FE_PC(13));
\UN6_FE_NPC.I_31\: AND3 port map (
Y => N_20,
A => DWACT_FINC_E(6),
B => FE_PC(11),
C => FE_PC(12));
\UN6_FE_NPC.I_30\: AND3 port map (
Y => DWACT_FINC_E(6),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN6_FE_NPC.I_29\: AND3 port map (
Y => DWACT_FINC_E(5),
A => FE_PC(8),
B => FE_PC(9),
C => FE_PC(10));
\UN6_FE_NPC.I_28\: XOR2 port map (
Y => I_28,
A => N_21,
B => FE_PC(12));
\UN6_FE_NPC.I_27\: AND3 port map (
Y => N_21,
A => DWACT_FINC_E(4),
B => FE_PC(10),
C => FE_PC(11));
\UN6_FE_NPC.I_26\: XOR2 port map (
Y => I_26,
A => N_22,
B => FE_PC(11));
\UN6_FE_NPC.I_24\: AND3 port map (
Y => DWACT_FINC_E(4),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN6_FE_NPC.I_23\: XOR2 port map (
Y => I_23,
A => N_23,
B => FE_PC(10));
\UN6_FE_NPC.I_22\: AND3 port map (
Y => N_23,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN6_FE_NPC.I_21\: AND2 port map (
Y => DWACT_FINC_E(3),
A => FE_PC(8),
B => FE_PC(9));
\UN6_FE_NPC.I_20\: XOR2 port map (
Y => I_20,
A => N_24,
B => FE_PC(9));
\UN6_FE_NPC.I_19\: AND3 port map (
Y => N_24,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => FE_PC(8));
\UN6_FE_NPC.I_18\: AND3 port map (
Y => DWACT_FINC_E(2),
A => FE_PC(5),
B => FE_PC(6),
C => FE_PC(7));
\UN6_FE_NPC.I_17\: XOR2 port map (
Y => I_17,
A => N_25,
B => FE_PC(8));
\UN6_FE_NPC.I_16\: AND3 port map (
Y => N_25,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(1),
C => FE_PC(7));
\UN6_FE_NPC.I_15\: AND2 port map (
Y => DWACT_FINC_E(1),
A => FE_PC(5),
B => FE_PC(6));
\UN6_FE_NPC.I_14\: XOR2 port map (
Y => I_14_0,
A => N_26,
B => FE_PC(7));
\UN6_FE_NPC.I_13\: AND3 port map (
Y => N_26,
A => DWACT_FINC_E(0),
B => FE_PC(5),
C => FE_PC(6));
\UN6_FE_NPC.I_12\: XOR2 port map (
Y => I_12,
A => N_27,
B => FE_PC(6));
\UN6_FE_NPC.I_10\: AND3 port map (
Y => DWACT_FINC_E(0),
A => FE_PC(2),
B => FE_PC(3),
C => FE_PC(4));
\UN6_FE_NPC.I_9\: XOR2 port map (
Y => I_9,
A => N_28,
B => FE_PC(5));
\UN6_FE_NPC.I_8\: AND3 port map (
Y => N_28,
A => FE_PC(2),
B => FE_PC(3),
C => FE_PC(4));
\UN6_FE_NPC.I_7\: XOR2 port map (
Y => I_7,
A => N_29,
B => FE_PC(4));
\UN6_FE_NPC.I_5\: XOR2 port map (
Y => I_5,
A => FE_PC(2),
B => FE_PC(3));
\UN1_R.W.S.CWP.I_14\: XOR2 port map (
Y => I_14,
A => CWP_0(2),
B => DWACT_ADD_CI_0_G_ARRAY_1(0));
\UN1_R.W.S.CWP.I_13\: XOR2 port map (
Y => I_13,
A => CWP(1),
B => DWACT_ADD_CI_0_TMP(0));
\UN1_R.W.S.CWP.I_9\: XOR2 port map (
Y => DWACT_ADD_CI_0_PARTIAL_SUM(0),
A => CWP_0(0),
B => RSTATE_RNIDRMJB2(1));
\UN1_R.W.S.CWP.I_1\: AND2 port map (
Y => DWACT_ADD_CI_0_TMP(0),
A => CWP_0(0),
B => RSTATE_RNIDRMJB2(1));
VCC_I: VCC port map (
Y => NN_152);
GND_I: GND port map (
Y => NN_151);
size_0_0 <= NN_164;
size_1 <= NN_165;
wdata(0) <= NN_150;
wdata(1) <= WDATA_38;
wdata(2) <= WDATA_39;
wdata(3) <= WDATA_40;
wdata(4) <= WDATA_41;
wdata(5) <= WDATA_42;
wdata(6) <= WDATA_43;
wdata(7) <= WDATA_44;
wdata(8) <= WDATA_45;
wdata(9) <= WDATA_46;
wdata(10) <= WDATA_47;
wdata(11) <= WDATA_48;
wdata(12) <= WDATA_49;
wdata(13) <= WDATA_50;
wdata(14) <= WDATA_51;
wdata(15) <= WDATA_52;
wdata(16) <= WDATA_53;
wdata(17) <= WDATA_54;
wdata(18) <= WDATA_55;
wdata(19) <= WDATA_56;
wdata(20) <= WDATA_57;
wdata(21) <= WDATA_58;
wdata(22) <= WDATA_59;
wdata(23) <= WDATA_60;
wdata(24) <= WDATA_61;
wdata(25) <= WDATA_62;
wdata(26) <= WDATA_63;
wdata(27) <= WDATA_64;
wdata(28) <= WDATA_65;
wdata(29) <= WDATA_66;
wdata(30) <= WDATA_67;
wdata(31) <= WDATA_68;
irl_0(2) <= NN_137;
irl_0(3) <= IRL_70;
maddress(0) <= NN_38;
maddress(1) <= MADDRESS_72;
maddress(2) <= MADDRESS_73;
maddress(3) <= MADDRESS_74;
maddress(4) <= MADDRESS_75;
maddress(5) <= MADDRESS_76;
maddress(6) <= MADDRESS_77;
maddress(7) <= MADDRESS_78;
maddress(8) <= MADDRESS_79;
maddress(9) <= MADDRESS_80;
maddress(10) <= MADDRESS_81;
maddress(11) <= MADDRESS_82;
maddress(12) <= MADDRESS_83;
maddress(13) <= MADDRESS_84;
maddress(14) <= MADDRESS_85;
maddress(15) <= MADDRESS_86;
maddress(16) <= MADDRESS_87;
maddress(17) <= MADDRESS_88;
maddress(18) <= MADDRESS_89;
maddress(19) <= MADDRESS_90;
maddress(20) <= MADDRESS_91;
maddress(21) <= MADDRESS_92;
maddress(22) <= MADDRESS_93;
maddress(23) <= MADDRESS_94;
maddress(24) <= MADDRESS_95;
maddress(25) <= MADDRESS_96;
maddress(26) <= MADDRESS_97;
maddress(27) <= MADDRESS_98;
maddress(28) <= MADDRESS_99;
maddress(29) <= MADDRESS_100;
maddress(30) <= MADDRESS_101;
maddress(31) <= MADDRESS_102;
fpc(2) <= NN_96;
fpc(3) <= FPC_104;
fpc(4) <= FPC_105;
fpc(5) <= FPC_106;
fpc(6) <= FPC_107;
fpc(7) <= FPC_108;
fpc(8) <= FPC_109;
fpc(9) <= FPC_110;
fpc(10) <= FPC_111;
fpc(11) <= FPC_112;
fpc(12) <= FPC_113;
fpc(13) <= FPC_114;
fpc(14) <= FPC_115;
fpc(15) <= FPC_116;
fpc(16) <= FPC_117;
fpc(17) <= FPC_118;
fpc(18) <= FPC_119;
fpc(19) <= FPC_120;
fpc(20) <= FPC_121;
fpc(21) <= FPC_122;
fpc(22) <= FPC_123;
fpc(23) <= FPC_124;
fpc(24) <= FPC_125;
fpc(25) <= FPC_126;
fpc(26) <= FPC_127;
fpc(27) <= FPC_128;
fpc(28) <= FPC_129;
fpc(29) <= FPC_130;
fpc(30) <= FPC_131;
fpc(31) <= FPC_132;
irl(0) <= NN_110;
irl(1) <= IRL_134;
crdy_1z <= CRDY_135;
eenaddr <= EENADDR_136;
nullify2_0_sqmuxa <= NULLIFY2_0_SQMUXA_137;
casa <= CASA_138;
tstop <= TSTOP_139;
un1_addout <= UN1_ADDOUT_140;
nullify_0_sqmuxa_0 <= NULLIFY_0_SQMUXA_141;
pwd_0 <= PWD_142;
data_9_sqmuxa_2 <= DATA_9_SQMUXA_143;
dsuen <= DSUEN_144;
N_5485_1 <= N_5485_145;
nobpmiss <= NOBPMISS_146;
enaddr <= ENADDR_147;
un5_trap <= UN5_TRAP_148;
annul_2_i_0 <= ANNUL_2_I_149;
xc_inull_1_sqmuxa <= XC_INULL_1_SQMUXA_150;
nullify_1_sqmuxa_2_2 <= NULLIFY_1_SQMUXA_2_151;
annul_all_1 <= ANNUL_ALL_152;
inull <= INULL_153;
errorn_i_4 <= ERRORN_I_154;
fbranch <= FBRANCH_155;
rbranch <= RBRANCH_156;
I19_un5_CO1 <= I19_UN5_CO1_157;
ADD_30x30_slow_I19_CO1_0 <= ADD_30X30_SLOW_I19_CO1_158;
hold_pc <= HOLD_PC_159;
annul_all13 <= ANNUL_ALL13_160;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity regfile_3p_l3_10_8_32_1_136_0 is
port(
data1 : out std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
raddr2 : in std_logic_vector(7 downto 0);
wren :  in std_logic;
de_ren1_1_iv :  in std_logic;
ramclk_c :  in std_logic;
de_ren2_1_iv :  in std_logic);
end regfile_3p_l3_10_8_32_1_136_0;

architecture beh of regfile_3p_l3_10_8_32_1_136_0 is
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component regfile_3p_10_8_32_1_136_0_16
port(
raddr2 : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
waddr : in std_logic_vector(7 downto 0);
wdata_0 : in std_logic_vector(31 downto 0);
data1 : out std_logic_vector(31 downto 0);
de_ren2_1_iv :  in std_logic;
ramclk_c :  in std_logic;
de_ren1_1_iv :  in std_logic;
wren_0 :  in std_logic  );
end component;
begin
\S1.RHU\: regfile_3p_10_8_32_1_136_0_16 port map (
raddr2(7 downto 0) => raddr2(7 downto 0),
data2(31 downto 0) => data2(31 downto 0),
raddr1(7 downto 0) => raddr1(7 downto 0),
waddr(7 downto 0) => waddr(7 downto 0),
wdata_0(31 downto 0) => wdata(31 downto 0),
data1(31 downto 0) => data1(31 downto 0),
de_ren2_1_iv => de_ren2_1_iv,
ramclk_c => ramclk_c,
de_ren1_1_iv => de_ren1_1_iv,
wren_0 => wren);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity proc3_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_1_0_0_0_0 is
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
haddr : out std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
daddr : in std_logic_vector(23 downto 2);
ddata : in std_logic_vector(31 downto 0);
data1 : in std_logic_vector(31 downto 0);
data_0_iv_8 : out std_logic_vector(5 downto 5);
data_0_iv_7 : out std_logic_vector(5 downto 5);
irl_0 : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_1 :  out std_logic;
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_1_iv_5 : out std_logic_vector(25 downto 25);
data2 : in std_logic_vector(31 downto 0);
irl : inout std_logic_vector(3 downto 0) := (others => 'Z');
waddr : out std_logic_vector(7 downto 0);
data_6 :  out std_logic;
data_7 :  out std_logic;
data_9 :  out std_logic;
data_8 :  out std_logic;
data_11 :  out std_logic;
data_10 :  out std_logic;
data_15 :  out std_logic;
data_13 :  out std_logic;
data_16 :  out std_logic;
data_4 :  out std_logic;
data_2 :  out std_logic;
data_28 :  out std_logic;
data_3 :  out std_logic;
data_0 :  out std_logic;
data_1 :  out std_logic;
wdata : out std_logic_vector(31 downto 0);
raddr1 : out std_logic_vector(7 downto 0);
raddr2 : out std_logic_vector(7 downto 0);
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
burst :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
hwrite :  out std_logic;
un1_hready_0 :  in std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
N_5256 :  out std_logic;
un1_hready_1 :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
N_5122_1 :  out std_logic;
ramclk_c :  in std_logic;
annul_all13 :  out std_logic;
rst :  in std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_N_14 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
r_N_3_mux_4 :  in std_logic;
errorn_i_4_i :  out std_logic;
errorn_i_4 :  out std_logic;
N_5420_1 :  in std_logic;
dbreak :  in std_logic;
berror :  in std_logic;
btrapa :  in std_logic;
N_137 :  in std_logic;
btrape :  in std_logic;
bsoft :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
halt :  in std_logic;
pwd :  out std_logic;
tstop :  out std_logic;
intack :  out std_logic;
wren :  out std_logic;
bwatch :  in std_logic;
reset :  in std_logic;
dwrite :  in std_logic;
step :  in std_logic;
de_ren2_1_iv :  out std_logic;
de_ren1_1_iv :  out std_logic;
crdy :  out std_logic);
end proc3_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_1_0_0_0_0;

architecture beh of proc3_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_1_0_0_0_0 is
signal ASI : std_logic_vector(4 downto 0);
signal SIZE : std_logic_vector(1 downto 0);
signal RDATAV_0_1_0 : std_logic_vector(22 downto 20);
signal EDATA2_IV : std_logic_vector(31 downto 24);
signal MADDRESS : std_logic_vector(31 downto 0);
signal FPC : std_logic_vector(31 downto 2);
signal DATA_0_0 : std_logic_vector(31 downto 4);
signal EDATA2_0_IV : std_logic_vector(23 downto 0);
signal DCO_I_3 : std_logic_vector(132 to 132);
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
signal NN_5 : std_logic ;
signal NN_6 : std_logic ;
signal NN_7 : std_logic ;
signal NN_8 : std_logic ;
signal NN_9 : std_logic ;
signal NN_10 : std_logic ;
signal NN_11 : std_logic ;
signal NN_12 : std_logic ;
signal NN_13 : std_logic ;
signal NN_14 : std_logic ;
signal NN_15 : std_logic ;
signal NN_16 : std_logic ;
signal NN_17 : std_logic ;
signal NN_18 : std_logic ;
signal NN_19 : std_logic ;
signal NN_20 : std_logic ;
signal NN_21 : std_logic ;
signal NN_22 : std_logic ;
signal NN_23 : std_logic ;
signal NN_24 : std_logic ;
signal NN_25 : std_logic ;
signal NN_26 : std_logic ;
signal NN_27 : std_logic ;
signal NN_28 : std_logic ;
signal NN_29 : std_logic ;
signal NN_30 : std_logic ;
signal NN_31 : std_logic ;
signal NN_32 : std_logic ;
signal READ : std_logic ;
signal MEXC : std_logic ;
signal WERR : std_logic ;
signal EENADDR : std_logic ;
signal BPMISS : std_logic ;
signal LOCK : std_logic ;
signal MEXC_0 : std_logic ;
signal N_4005 : std_logic ;
signal NULLIFY2_0_SQMUXA : std_logic ;
signal CASA : std_logic ;
signal UN1_ADDOUT : std_logic ;
signal NULLIFY : std_logic ;
signal DIAGRDY : std_logic ;
signal NULLIFY_0_SQMUXA_0 : std_logic ;
signal DSUEN : std_logic ;
signal N_5485_1 : std_logic ;
signal NOBPMISS : std_logic ;
signal ENADDR : std_logic ;
signal UN5_TRAP : std_logic ;
signal ANNUL_2_I_0 : std_logic ;
signal XC_INULL_1_SQMUXA : std_logic ;
signal NULLIFY_1_SQMUXA_2_2 : std_logic ;
signal N_3941 : std_logic ;
signal N_3944 : std_logic ;
signal N_3942 : std_logic ;
signal RDATAV_0_0_SQMUXA_1_0 : std_logic ;
signal N_3160_0 : std_logic ;
signal N_3943 : std_logic ;
signal ANNUL_ALL_1 : std_logic ;
signal INULL : std_logic ;
signal FBRANCH : std_logic ;
signal RBRANCH : std_logic ;
signal MDS_1_1 : std_logic ;
signal READY : std_logic ;
signal HOLD_PC : std_logic ;
signal HOLDN : std_logic ;
signal HTRANS_0_INTERNAL : std_logic ;
signal ANNUL_ALL13_220 : std_logic ;
signal NN_33 : std_logic ;
signal NN_34 : std_logic ;
component iu3_8_1_1_0_0_0_0_1_0_2_0_0_1_1_0_0_2_1_0_0_10_0_1_0_0_0_0
port(
asi_1 : out std_logic_vector(4 downto 0);
raddr2 : out std_logic_vector(7 downto 0);
raddr1 : out std_logic_vector(7 downto 0);
size_0_0 :  out std_logic;
size_1 :  out std_logic;
wdata : out std_logic_vector(31 downto 0);
data_0_2_9 :  in std_logic;
data_0_2_17 :  in std_logic;
data_0_2_0 :  in std_logic;
data_0_2_8 :  in std_logic;
data_0_2_24 :  in std_logic;
data_0_2_10 :  in std_logic;
data_0_2_21 :  in std_logic;
data_0_2_19 :  in std_logic;
data_0_2_4 :  in std_logic;
data_0_2_2 :  in std_logic;
data_0_2_13 :  in std_logic;
data_0_2_12 :  in std_logic;
data_0_2_27 :  in std_logic;
data_0_2_23 :  in std_logic;
data_0_2_22 :  in std_logic;
data_0_2_15 :  in std_logic;
data_0_2_14 :  in std_logic;
data_0_2_11 :  in std_logic;
data_0_2_7 :  in std_logic;
data_0_2_6 :  in std_logic;
data_0_2_5 :  in std_logic;
data_0_2_3 :  in std_logic;
rdatav_0_1_0_0 :  in std_logic;
rdatav_0_1_0_2 :  in std_logic;
data_1 :  out std_logic;
data_0_d0 :  out std_logic;
data_3 :  out std_logic;
data_28 :  out std_logic;
data_2 :  out std_logic;
data_4 :  out std_logic;
data_16 :  out std_logic;
data_13 :  out std_logic;
data_15 :  out std_logic;
data_10 :  out std_logic;
data_11 :  out std_logic;
data_8 :  out std_logic;
data_9 :  out std_logic;
data_7 :  out std_logic;
data_6 :  out std_logic;
edata2_iv : out std_logic_vector(31 downto 24);
waddr : out std_logic_vector(7 downto 0);
irl_0 : inout std_logic_vector(3 downto 0);
maddress : out std_logic_vector(31 downto 0);
data2 : in std_logic_vector(31 downto 0);
data_1_iv_5 : out std_logic_vector(25 downto 25);
data_1_iv_6 : out std_logic_vector(25 downto 25);
fpc : out std_logic_vector(31 downto 2);
data_0_iv_3_18 :  out std_logic;
data_0_iv_3_27 :  out std_logic;
data_0_iv_3_19 :  out std_logic;
data_0_iv_3_17 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_23 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_27 :  out std_logic;
data_0_iv_4_24 :  out std_logic;
data_0_iv_4_29 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_21 :  out std_logic;
data_0_iv_4_20 :  out std_logic;
data_0_iv_4_31 :  out std_logic;
data_0_iv_4_26 :  out std_logic;
data_0_iv_4_30 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_22 :  out std_logic;
data_0_iv_5_21 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_22 :  out std_logic;
data_0_iv_5_27 :  out std_logic;
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_29 :  out std_logic;
data_0_iv_5_24 :  out std_logic;
data_0_iv_5_28 :  out std_logic;
data_0_iv_5_20 :  out std_logic;
irl : inout std_logic_vector(3 downto 0);
data_0_iv_7_0 :  out std_logic;
data_0_iv_8_0 :  out std_logic;
data_0_0_3 :  in std_logic;
data_0_0_22 :  in std_logic;
data_0_0_29 :  in std_logic;
data_0_0_24 :  in std_logic;
data_0_0_5 :  in std_logic;
data_0_0_2 :  in std_logic;
data_0_0_1 :  in std_logic;
data_0_0_0 :  in std_logic;
data_0_0_13 :  in std_logic;
data_0_0_12 :  in std_logic;
data_0_0_10 :  in std_logic;
data_0_0_16 :  in std_logic;
data_0_0_4 :  in std_logic;
data_0_0_7 :  in std_logic;
data_0_0_6 :  in std_logic;
data_0_0_23 :  in std_logic;
data_0_0_14 :  in std_logic;
data_0_0_8 :  in std_logic;
data_0_0_17 :  in std_logic;
data_0_0_19 :  in std_logic;
data_0_0_26 :  in std_logic;
data_0_0_28 :  in std_logic;
data_0_30 :  in std_logic;
data_0_20 :  in std_logic;
data_0_15 :  in std_logic;
data_0_9 :  in std_logic;
data_0_5 :  in std_logic;
data_0_21 :  in std_logic;
data_0_29 :  in std_logic;
data_0_24 :  in std_logic;
data_0_11 :  in std_logic;
data_0_18 :  in std_logic;
data_0_27 :  in std_logic;
data_0_25 :  in std_logic;
data_0_31 :  in std_logic;
edata2_0_iv : out std_logic_vector(23 downto 0);
data1 : in std_logic_vector(31 downto 0);
ddata : in std_logic_vector(31 downto 0);
daddr : in std_logic_vector(23 downto 2);
dco_i_3 : in std_logic_vector(132 downto 132);
crdy_1z :  out std_logic;
read_0 :  out std_logic;
mexc_2 :  in std_logic;
werr :  in std_logic;
de_ren1_1_iv :  out std_logic;
de_ren2_1_iv :  out std_logic;
eenaddr :  out std_logic;
bpmiss :  in std_logic;
lock_0 :  out std_logic;
step :  in std_logic;
dwrite :  in std_logic;
reset :  in std_logic;
bwatch :  in std_logic;
wren :  out std_logic;
mexc_0 :  in std_logic;
N_4005 :  in std_logic;
intack_2 :  out std_logic;
nullify2_0_sqmuxa :  out std_logic;
casa :  out std_logic;
tstop :  out std_logic;
un1_addout :  out std_logic;
nullify :  out std_logic;
diagrdy :  in std_logic;
nullify_0_sqmuxa_0 :  out std_logic;
pwd_0 :  out std_logic;
halt :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
dsuen :  out std_logic;
N_5485_1 :  out std_logic;
nobpmiss :  out std_logic;
bsoft :  in std_logic;
btrape :  in std_logic;
enaddr :  out std_logic;
N_137 :  in std_logic;
btrapa :  in std_logic;
berror :  in std_logic;
un5_trap :  out std_logic;
dbreak :  in std_logic;
annul_2_i_0 :  out std_logic;
xc_inull_1_sqmuxa :  out std_logic;
nullify_1_sqmuxa_2_2 :  out std_logic;
N_3941 :  in std_logic;
N_3944 :  in std_logic;
N_3942 :  in std_logic;
rdatav_0_0_sqmuxa_1_0 :  in std_logic;
N_3160_0 :  in std_logic;
N_3943 :  in std_logic;
annul_all_1 :  out std_logic;
inull :  out std_logic;
N_5420_1 :  in std_logic;
errorn_i_4 :  out std_logic;
errorn_i_4_i :  out std_logic;
fbranch :  out std_logic;
rbranch :  out std_logic;
r_N_3_mux_4 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_N_14 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
mds_1_1 :  in std_logic;
ready :  in std_logic;
hold_pc :  out std_logic;
rst :  in std_logic;
annul_all13 :  out std_logic;
holdn :  in std_logic;
ramclk_c :  in std_logic  );
end component;
component mmu_cache_0_10_10_1_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_2_2_1_1_0_0_0_0_0_0
port(
nbo_5_0 : out std_logic_vector(0 downto 0);
htrans_0 : out std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
hsize : out std_logic_vector(1 downto 0);
hwdata : out std_logic_vector(31 downto 0);
haddr : out std_logic_vector(31 downto 0);
maddress : in std_logic_vector(31 downto 0);
asi : in std_logic_vector(4 downto 0);
size_0 : in std_logic_vector(1 downto 0);
rdatav_0_1_0_0 :  out std_logic;
rdatav_0_1_0_2 :  out std_logic;
data_0_0_17 :  out std_logic;
data_0_0_24 :  out std_logic;
data_0_0_27 :  out std_logic;
data_0_0_25 :  out std_logic;
data_0_0_23 :  out std_logic;
data_0_0_22 :  out std_logic;
data_0_0_21 :  out std_logic;
data_0_0_20 :  out std_logic;
data_0_0_19 :  out std_logic;
data_0_0_15 :  out std_logic;
data_0_0_14 :  out std_logic;
data_0_0_11 :  out std_logic;
data_0_0_10 :  out std_logic;
data_0_0_9 :  out std_logic;
data_0_0_8 :  out std_logic;
data_0_0_6 :  out std_logic;
data_0_0_5 :  out std_logic;
data_0_0_4 :  out std_logic;
data_0_0_1 :  out std_logic;
data_0_0_2 :  out std_logic;
data_0_0_3 :  out std_logic;
data_0_0_7 :  out std_logic;
data_0_0_13 :  out std_logic;
data_0_0_12 :  out std_logic;
data_0_0_0 :  out std_logic;
edata2_0_iv : in std_logic_vector(23 downto 0);
edata2_iv : in std_logic_vector(31 downto 24);
dco_i_3 : out std_logic_vector(132 downto 132);
fpc : in std_logic_vector(31 downto 2);
data_0 : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
N_5122_1 :  out std_logic;
un1_hready :  in std_logic;
defslv :  in std_logic;
cfgsel :  in std_logic;
un1_hready_1 :  in std_logic;
N_5256 :  out std_logic;
hbusreq :  out std_logic;
N_5447 :  in std_logic;
un1_hready_0 :  in std_logic;
mexc_1 :  out std_logic;
hwrite :  out std_logic;
hlock :  out std_logic;
N_4 :  in std_logic;
werr :  out std_logic;
N_3160_0 :  out std_logic;
rdatav_0_0_sqmuxa_1_0 :  out std_logic;
enaddr :  in std_logic;
holdn :  out std_logic;
lock_0 :  in std_logic;
dsuen :  in std_logic;
read_0 :  in std_logic;
nullify2_0_sqmuxa :  in std_logic;
annul_all13 :  in std_logic;
casa :  in std_logic;
N_5485_1 :  in std_logic;
nullify_1_sqmuxa_2_2 :  in std_logic;
nullify_0_sqmuxa_0 :  in std_logic;
un5_trap :  in std_logic;
annul_2_i_0 :  in std_logic;
mexc_0 :  out std_logic;
nullify :  in std_logic;
un1_addout :  in std_logic;
N_3941 :  out std_logic;
N_3942 :  out std_logic;
N_3943 :  out std_logic;
N_4005 :  out std_logic;
N_3944 :  out std_logic;
eenaddr :  in std_logic;
rst :  in std_logic;
rbranch :  in std_logic;
fbranch :  in std_logic;
ready :  out std_logic;
inull :  in std_logic;
xc_inull_1_sqmuxa :  in std_logic;
mds_1_1 :  out std_logic;
annul_all_1 :  in std_logic;
hold_pc :  in std_logic;
N_5285 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5261 :  in std_logic;
N_5260 :  in std_logic;
N_126 :  in std_logic;
burst :  out std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
bpmiss :  out std_logic;
nobpmiss :  in std_logic;
N_5277 :  in std_logic;
N_5284 :  in std_logic;
N_5280 :  in std_logic;
diagrdy :  out std_logic;
ramclk_c :  in std_logic  );
end component;
begin
IU: iu3_8_1_1_0_0_0_0_1_0_2_0_0_1_1_0_0_2_1_0_0_10_0_1_0_0_0_0 port map (
asi_1(4 downto 0) => ASI(4 downto 0),
raddr2(7 downto 0) => raddr2(7 downto 0),
raddr1(7 downto 0) => raddr1(7 downto 0),
size_0_0 => SIZE(0),
size_1 => SIZE(1),
wdata(31 downto 0) => wdata(31 downto 0),
data_0_2_9 => NN_1,
data_0_2_17 => NN_2,
data_0_2_0 => NN_3,
data_0_2_8 => NN_4,
data_0_2_24 => NN_5,
data_0_2_10 => NN_6,
data_0_2_21 => NN_7,
data_0_2_19 => NN_8,
data_0_2_4 => NN_9,
data_0_2_2 => NN_10,
data_0_2_13 => NN_11,
data_0_2_12 => NN_12,
data_0_2_27 => NN_13,
data_0_2_23 => NN_14,
data_0_2_22 => NN_15,
data_0_2_15 => NN_16,
data_0_2_14 => NN_17,
data_0_2_11 => NN_18,
data_0_2_7 => NN_19,
data_0_2_6 => NN_20,
data_0_2_5 => NN_21,
data_0_2_3 => NN_22,
rdatav_0_1_0_0 => RDATAV_0_1_0(20),
rdatav_0_1_0_2 => RDATAV_0_1_0(22),
data_1 => data_1,
data_0_d0 => data_0,
data_3 => data_3,
data_28 => data_28,
data_2 => data_2,
data_4 => data_4,
data_16 => data_16,
data_13 => data_13,
data_15 => data_15,
data_10 => data_10,
data_11 => data_11,
data_8 => data_8,
data_9 => data_9,
data_7 => data_7,
data_6 => data_6,
edata2_iv(31 downto 24) => EDATA2_IV(31 downto 24),
waddr(7 downto 0) => waddr(7 downto 0),
irl_0(3 downto 0) => irl(3 downto 0),
maddress(31 downto 0) => MADDRESS(31 downto 0),
data2(31 downto 0) => data2(31 downto 0),
data_1_iv_5(25) => data_1_iv_5(25),
data_1_iv_6(25) => data_1_iv_6(25),
fpc(31 downto 2) => FPC(31 downto 2),
data_0_iv_3_18 => data_0_iv_3_1,
data_0_iv_3_27 => data_0_iv_3_10,
data_0_iv_3_19 => data_0_iv_3_2,
data_0_iv_3_17 => data_0_iv_3_0,
data_0_iv_4_18 => data_0_iv_4_6,
data_0_iv_4_23 => data_0_iv_4_11,
data_0_iv_4_14 => data_0_iv_4_2,
data_0_iv_4_27 => data_0_iv_4_15,
data_0_iv_4_24 => data_0_iv_4_12,
data_0_iv_4_29 => data_0_iv_4_17,
data_0_iv_4_12 => data_0_iv_4_0,
data_0_iv_4_19 => data_0_iv_4_7,
data_0_iv_4_21 => data_0_iv_4_9,
data_0_iv_4_20 => data_0_iv_4_8,
data_0_iv_4_31 => data_0_iv_4_19,
data_0_iv_4_26 => data_0_iv_4_14,
data_0_iv_4_30 => data_0_iv_4_18,
data_0_iv_4_17 => data_0_iv_4_5,
data_0_iv_4_22 => data_0_iv_4_10,
data_0_iv_5_21 => data_0_iv_5_11,
data_0_iv_5_12 => data_0_iv_5_2,
data_0_iv_5_22 => data_0_iv_5_12,
data_0_iv_5_27 => data_0_iv_5_17,
data_0_iv_5_10 => data_0_iv_5_0,
data_0_iv_5_19 => data_0_iv_5_9,
data_0_iv_5_18 => data_0_iv_5_8,
data_0_iv_5_29 => data_0_iv_5_19,
data_0_iv_5_24 => data_0_iv_5_14,
data_0_iv_5_28 => data_0_iv_5_18,
data_0_iv_5_20 => data_0_iv_5_10,
irl(3 downto 0) => irl_0(3 downto 0),
data_0_iv_7_0 => data_0_iv_7(5),
data_0_iv_8_0 => data_0_iv_8(5),
data_0_0_3 => NN_23,
data_0_0_22 => NN_24,
data_0_0_29 => NN_25,
data_0_0_24 => NN_26,
data_0_0_5 => NN_27,
data_0_0_2 => NN_28,
data_0_0_1 => NN_29,
data_0_0_0 => NN_30,
data_0_0_13 => DATA_0_0(13),
data_0_0_12 => DATA_0_0(12),
data_0_0_10 => DATA_0_0(10),
data_0_0_16 => DATA_0_0(16),
data_0_0_4 => DATA_0_0(4),
data_0_0_7 => DATA_0_0(7),
data_0_0_6 => DATA_0_0(6),
data_0_0_23 => DATA_0_0(23),
data_0_0_14 => DATA_0_0(14),
data_0_0_8 => DATA_0_0(8),
data_0_0_17 => DATA_0_0(17),
data_0_0_19 => DATA_0_0(19),
data_0_0_26 => DATA_0_0(26),
data_0_0_28 => DATA_0_0(28),
data_0_30 => NN_31,
data_0_20 => NN_32,
data_0_15 => DATA_0_0(15),
data_0_9 => DATA_0_0(9),
data_0_5 => DATA_0_0(5),
data_0_21 => DATA_0_0(21),
data_0_29 => DATA_0_0(29),
data_0_24 => DATA_0_0(24),
data_0_11 => DATA_0_0(11),
data_0_18 => DATA_0_0(18),
data_0_27 => DATA_0_0(27),
data_0_25 => DATA_0_0(25),
data_0_31 => DATA_0_0(31),
edata2_0_iv(23 downto 0) => EDATA2_0_IV(23 downto 0),
data1(31 downto 0) => data1(31 downto 0),
ddata(31 downto 0) => ddata(31 downto 0),
daddr(23 downto 2) => daddr(23 downto 2),
dco_i_3(132) => DCO_I_3(132),
crdy_1z => crdy,
read_0 => READ,
mexc_2 => MEXC,
werr => WERR,
de_ren1_1_iv => de_ren1_1_iv,
de_ren2_1_iv => de_ren2_1_iv,
eenaddr => EENADDR,
bpmiss => BPMISS,
lock_0 => LOCK,
step => step,
dwrite => dwrite,
reset => reset,
bwatch => bwatch,
wren => wren,
mexc_0 => MEXC_0,
N_4005 => N_4005,
intack_2 => intack,
nullify2_0_sqmuxa => NULLIFY2_0_SQMUXA,
casa => CASA,
tstop => tstop,
un1_addout => UN1_ADDOUT,
nullify => NULLIFY,
diagrdy => DIAGRDY,
nullify_0_sqmuxa_0 => NULLIFY_0_SQMUXA_0,
pwd_0 => pwd,
halt => halt,
data_9_sqmuxa_2 => data_9_sqmuxa_2,
dsuen => DSUEN,
N_5485_1 => N_5485_1,
nobpmiss => NOBPMISS,
bsoft => bsoft,
btrape => btrape,
enaddr => ENADDR,
N_137 => N_137,
btrapa => btrapa,
berror => berror,
un5_trap => UN5_TRAP,
dbreak => dbreak,
annul_2_i_0 => ANNUL_2_I_0,
xc_inull_1_sqmuxa => XC_INULL_1_SQMUXA,
nullify_1_sqmuxa_2_2 => NULLIFY_1_SQMUXA_2_2,
N_3941 => N_3941,
N_3944 => N_3944,
N_3942 => N_3942,
rdatav_0_0_sqmuxa_1_0 => RDATAV_0_0_SQMUXA_1_0,
N_3160_0 => N_3160_0,
N_3943 => N_3943,
annul_all_1 => ANNUL_ALL_1,
inull => INULL,
N_5420_1 => N_5420_1,
errorn_i_4 => errorn_i_4,
errorn_i_4_i => errorn_i_4_i,
fbranch => FBRANCH,
rbranch => RBRANCH,
r_N_3_mux_4 => r_N_3_mux_4,
ADD_m8_0_0 => ADD_m8_0_0,
d_m6_0_N_7 => d_m6_0_N_7,
ADD_N_14 => ADD_N_14,
I19_un5_CO1 => I19_un5_CO1,
ADD_30x30_slow_I19_CO1_0 => ADD_30x30_slow_I19_CO1_0,
mds_1_1 => MDS_1_1,
ready => READY,
hold_pc => HOLD_PC,
rst => rst,
annul_all13 => ANNUL_ALL13_220,
holdn => HOLDN,
ramclk_c => ramclk_c);
C0MMU: mmu_cache_0_10_10_1_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_2_2_1_1_0_0_0_0_0_0 port map (
nbo_5_0(0) => nbo_5_0(0),
htrans_0(1) => htrans(1),
htrans(1) =>  HTRANS_0_INTERNAL ,
htrans(0) => htrans(0),
hsize(1 downto 0) => hsize(1 downto 0),
hwdata(31 downto 0) => hwdata(31 downto 0),
haddr(31 downto 0) => haddr(31 downto 0),
maddress(31 downto 0) => MADDRESS(31 downto 0),
asi(4 downto 0) => ASI(4 downto 0),
size_0(1 downto 0) => SIZE(1 downto 0),
rdatav_0_1_0_0 => RDATAV_0_1_0(20),
rdatav_0_1_0_2 => RDATAV_0_1_0(22),
data_0_0_17 => DATA_0_0(21),
data_0_0_24 => DATA_0_0(28),
data_0_0_27 => DATA_0_0(31),
data_0_0_25 => DATA_0_0(29),
data_0_0_23 => DATA_0_0(27),
data_0_0_22 => DATA_0_0(26),
data_0_0_21 => DATA_0_0(25),
data_0_0_20 => DATA_0_0(24),
data_0_0_19 => DATA_0_0(23),
data_0_0_15 => DATA_0_0(19),
data_0_0_14 => DATA_0_0(18),
data_0_0_11 => DATA_0_0(15),
data_0_0_10 => DATA_0_0(14),
data_0_0_9 => DATA_0_0(13),
data_0_0_8 => DATA_0_0(12),
data_0_0_6 => DATA_0_0(10),
data_0_0_5 => DATA_0_0(9),
data_0_0_4 => DATA_0_0(8),
data_0_0_1 => DATA_0_0(5),
data_0_0_2 => DATA_0_0(6),
data_0_0_3 => DATA_0_0(7),
data_0_0_7 => DATA_0_0(11),
data_0_0_13 => DATA_0_0(17),
data_0_0_12 => DATA_0_0(16),
data_0_0_0 => DATA_0_0(4),
edata2_0_iv(23 downto 0) => EDATA2_0_IV(23 downto 0),
edata2_iv(31 downto 24) => EDATA2_IV(31 downto 24),
dco_i_3(132) => DCO_I_3(132),
fpc(31 downto 2) => FPC(31 downto 2),
data_0(31) =>  NN_13 ,
data_0(30) =>  NN_31 ,
data_0(29) =>  NN_25 ,
data_0(28) =>  NN_5 ,
data_0(27) =>  NN_14 ,
data_0(26) =>  NN_15 ,
data_0(25) =>  NN_7 ,
data_0(24) =>  NN_26 ,
data_0(23) =>  NN_8 ,
data_0(22) =>  NN_24 ,
data_0(21) =>  NN_2 ,
data_0(20) =>  NN_32 ,
data_0(19) =>  NN_16 ,
data_0(18) =>  NN_17 ,
data_0(17) =>  NN_11 ,
data_0(16) =>  NN_12 ,
data_0(15) =>  NN_18 ,
data_0(14) =>  NN_6 ,
data_0(13) =>  NN_1 ,
data_0(12) =>  NN_4 ,
data_0(11) =>  NN_19 ,
data_0(10) =>  NN_20 ,
data_0(9) =>  NN_21 ,
data_0(8) =>  NN_9 ,
data_0(7) =>  NN_22 ,
data_0(6) =>  NN_10 ,
data_0(5) =>  NN_27 ,
data_0(4) =>  NN_3 ,
data_0(3) =>  NN_23 ,
data_0(2) =>  NN_28 ,
data_0(1) =>  NN_29 ,
data_0(0) =>  NN_30 ,
hrdata_0 => hrdata_0,
hrdata_1 => hrdata_1,
hrdata_4 => hrdata_4,
hrdata_6 => hrdata_6,
hrdata_8 => hrdata_8,
hrdata_9 => hrdata_9,
hrdata_10 => hrdata_10,
hrdata_14 => hrdata_14,
hrdata_23 => hrdata_23,
hrdata_28 => hrdata_28,
hrdata_30 => hrdata_30,
hrdata_15 => hrdata_15,
hrdata_16 => hrdata_16,
hrdata_5 => hrdata_5,
hrdata_7 => hrdata_7,
hrdata_13 => hrdata_13,
hrdata_27 => hrdata_27,
hrdata_11 => hrdata_11,
hrdata_3 => hrdata_3,
hrdata_12 => hrdata_12,
N_5122_1 => N_5122_1,
un1_hready => un1_hready,
defslv => defslv,
cfgsel => cfgsel,
un1_hready_1 => un1_hready_1,
N_5256 => N_5256,
hbusreq => hbusreq,
N_5447 => N_5447,
un1_hready_0 => un1_hready_0,
mexc_1 => MEXC,
hwrite => hwrite,
hlock => hlock,
N_4 => N_4,
werr => WERR,
N_3160_0 => N_3160_0,
rdatav_0_0_sqmuxa_1_0 => RDATAV_0_0_SQMUXA_1_0,
enaddr => ENADDR,
holdn => HOLDN,
lock_0 => LOCK,
dsuen => DSUEN,
read_0 => READ,
nullify2_0_sqmuxa => NULLIFY2_0_SQMUXA,
annul_all13 => ANNUL_ALL13_220,
casa => CASA,
N_5485_1 => N_5485_1,
nullify_1_sqmuxa_2_2 => NULLIFY_1_SQMUXA_2_2,
nullify_0_sqmuxa_0 => NULLIFY_0_SQMUXA_0,
un5_trap => UN5_TRAP,
annul_2_i_0 => ANNUL_2_I_0,
mexc_0 => MEXC_0,
nullify => NULLIFY,
un1_addout => UN1_ADDOUT,
N_3941 => N_3941,
N_3942 => N_3942,
N_3943 => N_3943,
N_4005 => N_4005,
N_3944 => N_3944,
eenaddr => EENADDR,
rst => rst,
rbranch => RBRANCH,
fbranch => FBRANCH,
ready => READY,
inull => INULL,
xc_inull_1_sqmuxa => XC_INULL_1_SQMUXA,
mds_1_1 => MDS_1_1,
annul_all_1 => ANNUL_ALL_1,
hold_pc => HOLD_PC,
N_5285 => N_5285,
N_5283 => N_5283,
N_5282 => N_5282,
N_5281 => N_5281,
N_5261 => N_5261,
N_5260 => N_5260,
N_126 => N_126,
burst => burst,
N_5278 => N_5278,
N_5279 => N_5279,
bpmiss => BPMISS,
nobpmiss => NOBPMISS,
N_5277 => N_5277,
N_5284 => N_5284,
N_5280 => N_5280,
diagrdy => DIAGRDY,
ramclk_c => ramclk_c);
VCC_I: VCC port map (
Y => NN_34);
GND_I: GND port map (
Y => NN_33);
annul_all13 <= ANNUL_ALL13_220;
HTRANS_0_INTERNAL <= htrans_0(1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity dcom is
port(
un1_dcom0 : in std_logic_vector(36 downto 36);
hwdata : out std_logic_vector(31 downto 0);
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
state_5 :  out std_logic;
data : in std_logic_vector(7 downto 0);
haddr : out std_logic_vector(31 downto 0);
flash_rpn_c :  in std_logic;
N_5260 :  in std_logic;
N_5280 :  in std_logic;
active :  in std_logic;
hbusreq_i_3 :  out std_logic;
N_5279 :  in std_logic;
N_126 :  in std_logic;
N_5261 :  in std_logic;
N_5277 :  in std_logic;
N_5278 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5284 :  in std_logic;
N_5285 :  in std_logic;
hwrite :  out std_logic;
N_289 :  out std_logic;
thempty :  in std_logic;
write :  out std_logic;
dready :  in std_logic;
N_494 :  in std_logic;
ramclk_c :  in std_logic);
end dcom;

architecture beh of dcom is
signal STATE_0 : std_logic_vector(4 downto 3);
signal STATE : std_logic_vector(4 downto 0);
signal DWACT_FINC_E : std_logic_vector(34 downto 0);
signal LEN : std_logic_vector(5 downto 0);
signal DWACT_FDEC_E : std_logic_vector(0 to 0);
signal CLEN_1_I_0 : std_logic_vector(1 downto 0);
signal CLEN_1_I_A2_0_0 : std_logic_vector(1 downto 0);
signal CLEN : std_logic_vector(1 to 1);
signal STATE_3_SQMUXA : std_logic ;
signal STATE_1_SQMUXA_6 : std_logic ;
signal DATA_0_SQMUXA_1_0 : std_logic ;
signal DATA_0_SQMUXA_1_0_0 : std_logic ;
signal STATE_3_0 : std_logic ;
signal STATE_3_0_0_1 : std_logic ;
signal N_282_1 : std_logic ;
signal N_602 : std_logic ;
signal N_282_0 : std_logic ;
signal N_29 : std_logic ;
signal N_27 : std_logic ;
signal N_22 : std_logic ;
signal N_19 : std_logic ;
signal N_5 : std_logic ;
signal N_3 : std_logic ;
signal WRITE_0_SQMUXA_0_0 : std_logic ;
signal N_491 : std_logic ;
signal WRITE_358 : std_logic ;
signal WRITE_0_SQMUXA : std_logic ;
signal N_290 : std_logic ;
signal STATE_1_SQMUXA_6_0_0_2_TZ_0 : std_logic ;
signal WRITE_1_SQMUXA : std_logic ;
signal NN_7 : std_logic ;
signal NN_1 : std_logic ;
signal N_403_I_0 : std_logic ;
signal NN_2 : std_logic ;
signal N_179 : std_logic ;
signal N_377 : std_logic ;
signal N_378 : std_logic ;
signal N_376 : std_logic ;
signal N_217 : std_logic ;
signal N_582 : std_logic ;
signal N_583 : std_logic ;
signal N_581 : std_logic ;
signal N_215 : std_logic ;
signal N_579 : std_logic ;
signal N_580 : std_logic ;
signal N_578 : std_logic ;
signal N_147 : std_logic ;
signal N_558 : std_logic ;
signal N_559 : std_logic ;
signal N_557 : std_logic ;
signal N_197 : std_logic ;
signal N_406 : std_logic ;
signal N_407 : std_logic ;
signal N_405 : std_logic ;
signal N_66 : std_logic ;
signal N_449 : std_logic ;
signal N_453 : std_logic ;
signal N_447 : std_logic ;
signal N_181 : std_logic ;
signal N_380 : std_logic ;
signal N_381 : std_logic ;
signal N_379 : std_logic ;
signal N_145 : std_logic ;
signal N_554 : std_logic ;
signal N_555 : std_logic ;
signal N_553 : std_logic ;
signal N_151 : std_logic ;
signal N_562 : std_logic ;
signal N_563 : std_logic ;
signal N_560 : std_logic ;
signal N_185 : std_logic ;
signal N_386 : std_logic ;
signal N_387 : std_logic ;
signal N_385 : std_logic ;
signal N_153 : std_logic ;
signal N_566 : std_logic ;
signal N_371 : std_logic ;
signal N_564 : std_logic ;
signal N_193 : std_logic ;
signal N_398 : std_logic ;
signal N_399 : std_logic ;
signal N_397 : std_logic ;
signal N_204 : std_logic ;
signal N_442 : std_logic ;
signal N_444 : std_logic ;
signal N_434 : std_logic ;
signal N_14 : std_logic ;
signal N_464 : std_logic ;
signal N_477 : std_logic ;
signal N_457 : std_logic ;
signal N_199 : std_logic ;
signal N_409 : std_logic ;
signal N_410 : std_logic ;
signal N_408 : std_logic ;
signal N_187 : std_logic ;
signal N_389 : std_logic ;
signal N_390 : std_logic ;
signal N_388 : std_logic ;
signal N_221 : std_logic ;
signal N_588 : std_logic ;
signal N_589 : std_logic ;
signal N_587 : std_logic ;
signal N_219 : std_logic ;
signal N_585 : std_logic ;
signal N_586 : std_logic ;
signal N_584 : std_logic ;
signal N_195 : std_logic ;
signal N_401 : std_logic ;
signal N_402 : std_logic ;
signal N_400 : std_logic ;
signal N_62 : std_logic ;
signal N_432 : std_logic ;
signal N_433 : std_logic ;
signal N_411 : std_logic ;
signal N_420 : std_logic ;
signal N_490 : std_logic ;
signal N_572 : std_logic ;
signal N_488 : std_logic ;
signal N_223 : std_logic ;
signal N_591 : std_logic ;
signal N_592 : std_logic ;
signal N_590 : std_logic ;
signal N_189 : std_logic ;
signal N_392 : std_logic ;
signal N_393 : std_logic ;
signal N_391 : std_logic ;
signal N_225 : std_logic ;
signal N_594 : std_logic ;
signal N_595 : std_logic ;
signal N_593 : std_logic ;
signal N_18 : std_logic ;
signal N_374 : std_logic ;
signal N_375 : std_logic ;
signal N_373 : std_logic ;
signal N_183 : std_logic ;
signal N_383 : std_logic ;
signal N_384 : std_logic ;
signal N_382 : std_logic ;
signal N_419 : std_logic ;
signal N_486 : std_logic ;
signal N_487 : std_logic ;
signal N_485 : std_logic ;
signal N_16 : std_logic ;
signal N_483 : std_logic ;
signal N_484 : std_logic ;
signal N_480 : std_logic ;
signal N_191 : std_logic ;
signal N_395 : std_logic ;
signal N_396 : std_logic ;
signal N_394 : std_logic ;
signal N_421 : std_logic ;
signal N_575 : std_logic ;
signal N_576 : std_logic ;
signal N_574 : std_logic ;
signal DATA_0_SQMUXA_1 : std_logic ;
signal WRITE_0_SQMUXA_0 : std_logic ;
signal N_598 : std_logic ;
signal UN1_RESET_ALL : std_logic ;
signal N_546 : std_logic ;
signal N_492 : std_logic ;
signal N_544 : std_logic ;
signal STATE_3 : std_logic ;
signal N_143 : std_logic ;
signal N_143_2 : std_logic ;
signal N_551 : std_logic ;
signal N_141 : std_logic ;
signal N_548 : std_logic ;
signal STATE_1_SQMUXA_6_0_0_2_TZ : std_logic ;
signal STATE_1_SQMUXA_6_0_A2_1_0 : std_logic ;
signal STATE_1_SQMUXA_6_0_0_A2_0 : std_logic ;
signal N_357 : std_logic ;
signal N_291 : std_logic ;
signal STATE_4_SQMUXA : std_logic ;
signal I_43_2 : std_logic ;
signal I_62_0 : std_logic ;
signal N_282 : std_logic ;
signal I_46_2 : std_logic ;
signal HADDR_334 : std_logic ;
signal I_49_2 : std_logic ;
signal I_59_0 : std_logic ;
signal I_65_0 : std_logic ;
signal I_74_0 : std_logic ;
signal HADDR_342 : std_logic ;
signal I_82_0 : std_logic ;
signal I_89_0 : std_logic ;
signal HADDR_346 : std_logic ;
signal I_70_0 : std_logic ;
signal HADDR_341 : std_logic ;
signal I_86_0 : std_logic ;
signal I_92_0 : std_logic ;
signal HADDR_347 : std_logic ;
signal HADDR_327 : std_logic ;
signal I_5_2 : std_logic ;
signal I_12_2 : std_logic ;
signal I_23_2 : std_logic ;
signal HADDR_326 : std_logic ;
signal I_28_2 : std_logic ;
signal N_43 : std_logic ;
signal STATE_2_SQMUXA_2 : std_logic ;
signal N_545_1 : std_logic ;
signal HWRITE_356 : std_logic ;
signal N_155 : std_logic ;
signal N_499 : std_logic ;
signal N_159 : std_logic ;
signal N_10 : std_logic ;
signal I_14_5 : std_logic ;
signal N_500 : std_logic ;
signal N_501 : std_logic ;
signal N_502 : std_logic ;
signal N_503 : std_logic ;
signal N_505 : std_logic ;
signal N_506 : std_logic ;
signal N_507 : std_logic ;
signal N_512 : std_logic ;
signal I_12_3 : std_logic ;
signal N_513 : std_logic ;
signal N_515 : std_logic ;
signal I_5_3 : std_logic ;
signal N_516 : std_logic ;
signal N_517 : std_logic ;
signal N_518 : std_logic ;
signal N_519 : std_logic ;
signal N_523 : std_logic ;
signal N_525 : std_logic ;
signal N_526 : std_logic ;
signal N_527 : std_logic ;
signal N_528 : std_logic ;
signal N_531 : std_logic ;
signal N_533 : std_logic ;
signal N_534 : std_logic ;
signal N_536 : std_logic ;
signal N_537 : std_logic ;
signal N_538 : std_logic ;
signal N_539 : std_logic ;
signal N_614 : std_logic ;
signal N_532 : std_logic ;
signal N_524 : std_logic ;
signal N_510 : std_logic ;
signal I_7_3 : std_logic ;
signal N_511 : std_logic ;
signal I_9_3 : std_logic ;
signal N_514 : std_logic ;
signal I_26_2 : std_logic ;
signal HADDR_335 : std_logic ;
signal I_17_2 : std_logic ;
signal HADDR_343 : std_logic ;
signal I_77_0 : std_logic ;
signal N_530 : std_logic ;
signal HADDR_339 : std_logic ;
signal I_37_2 : std_logic ;
signal N_522 : std_logic ;
signal HADDR_344 : std_logic ;
signal I_53_0 : std_logic ;
signal HADDR_336 : std_logic ;
signal HADDR_330 : std_logic ;
signal I_35_2 : std_logic ;
signal HADDR_338 : std_logic ;
signal I_32_2 : std_logic ;
signal HADDR_329 : std_logic ;
signal HADDR_331 : std_logic ;
signal I_14_4 : std_logic ;
signal N_496 : std_logic ;
signal I_9_2 : std_logic ;
signal I_7_2 : std_logic ;
signal HADDR_328 : std_logic ;
signal HADDR_332 : std_logic ;
signal I_40_2 : std_logic ;
signal HADDR_340 : std_logic ;
signal I_20_2 : std_logic ;
signal HADDR_333 : std_logic ;
signal N_520 : std_logic ;
signal N_504 : std_logic ;
signal N_529 : std_logic ;
signal N_521 : std_logic ;
signal HADDR_337 : std_logic ;
signal I_56_0 : std_logic ;
signal HADDR_345 : std_logic ;
signal N_535 : std_logic ;
signal NN_3 : std_logic ;
signal HADDR_325 : std_logic ;
signal HADDR_348 : std_logic ;
signal HADDR_349 : std_logic ;
signal HADDR_350 : std_logic ;
signal HADDR_351 : std_logic ;
signal HADDR_352 : std_logic ;
signal HADDR_353 : std_logic ;
signal HADDR_354 : std_logic ;
signal HADDR_355 : std_logic ;
signal NN_4 : std_logic ;
signal HWDATA_300 : std_logic ;
signal HWDATA_301 : std_logic ;
signal HWDATA_302 : std_logic ;
signal HWDATA_303 : std_logic ;
signal HWDATA_304 : std_logic ;
signal HWDATA_305 : std_logic ;
signal HWDATA_306 : std_logic ;
signal HWDATA_307 : std_logic ;
signal HWDATA_308 : std_logic ;
signal HWDATA_309 : std_logic ;
signal HWDATA_310 : std_logic ;
signal HWDATA_311 : std_logic ;
signal HWDATA_312 : std_logic ;
signal HWDATA_313 : std_logic ;
signal HWDATA_314 : std_logic ;
signal HWDATA_315 : std_logic ;
signal HWDATA_316 : std_logic ;
signal HWDATA_317 : std_logic ;
signal HWDATA_318 : std_logic ;
signal HWDATA_319 : std_logic ;
signal HWDATA_320 : std_logic ;
signal HWDATA_321 : std_logic ;
signal HWDATA_322 : std_logic ;
signal N_2 : std_logic ;
signal N_4 : std_logic ;
signal N_2_0 : std_logic ;
signal N_3_0 : std_logic ;
signal N_4_0 : std_logic ;
signal N_5_0 : std_logic ;
signal N_6 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_9 : std_logic ;
signal N_10_0 : std_logic ;
signal N_11 : std_logic ;
signal N_12 : std_logic ;
signal N_13 : std_logic ;
signal N_14_0 : std_logic ;
signal N_15 : std_logic ;
signal N_16_0 : std_logic ;
signal N_17 : std_logic ;
signal N_18_0 : std_logic ;
signal N_20 : std_logic ;
signal N_21 : std_logic ;
signal N_23 : std_logic ;
signal N_24 : std_logic ;
signal N_25 : std_logic ;
signal N_26 : std_logic ;
signal N_28 : std_logic ;
signal NN_5 : std_logic ;
signal NN_6 : std_logic ;
begin
\R.STATE_0[3]_REG_Z509\: DFN1E0 port map (
Q => STATE_0(3),
CLK => ramclk_c,
D => STATE_3_SQMUXA,
E => STATE_1_SQMUXA_6);
\R.STATE_0_RNIT8K38[3]\: AO1A port map (
Y => DATA_0_SQMUXA_1_0,
A => N_494,
B => STATE_0(3),
C => DATA_0_SQMUXA_1_0_0);
\R.STATE_RNI6N5M1[1]\: AO1A port map (
Y => STATE_3_0,
A => dready,
B => STATE(4),
C => STATE_3_0_0_1);
\R.STATE_RNI07M98_0[0]\: AO1A port map (
Y => N_282_1,
A => N_494,
B => STATE(0),
C => N_602);
\R.STATE_RNI07M98[0]\: AO1A port map (
Y => N_282_0,
A => N_494,
B => STATE(0),
C => N_602);
\R.STATE_RNIQU5D[4]\: CLKINT port map (
Y => STATE(4),
A => STATE_0(4));
\UN5_NEWADDR.I_6\: NOR2B port map (
Y => N_29,
A => HADDR_327,
B => HADDR_326);
\UN5_NEWADDR.I_11\: NOR2B port map (
Y => N_27,
A => HADDR_329,
B => DWACT_FINC_E(0));
\UN5_NEWADDR.I_25\: NOR2B port map (
Y => N_22,
A => HADDR_334,
B => DWACT_FINC_E(4));
\UN5_NEWADDR.I_34\: NOR2B port map (
Y => N_19,
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(6));
\UN5_NEWLEN.I_6\: OR2 port map (
Y => N_5,
A => LEN(1),
B => LEN(0));
\UN5_NEWLEN.I_11\: OR2 port map (
Y => N_3,
A => LEN(3),
B => DWACT_FDEC_E(0));
\R.STATE_RNI31691[1]\: AO1 port map (
Y => DATA_0_SQMUXA_1_0_0,
A => STATE(1),
B => dready,
C => WRITE_358);
\R.STATE_RNIMFVK1[5]\: AO1A port map (
Y => WRITE_0_SQMUXA_0_0,
A => N_491,
B => WRITE_358,
C => WRITE_0_SQMUXA);
\R.CLEN_RNO_0[1]\: AO1A port map (
Y => CLEN_1_I_0(1),
A => dready,
B => CLEN_1_I_A2_0_0(1),
C => N_290);
\R.CLEN_RNO_1[0]\: AO1A port map (
Y => CLEN_1_I_0(0),
A => dready,
B => CLEN_1_I_A2_0_0(0),
C => N_290);
\R.STATE_RNIMA1F1[5]\: AO1A port map (
Y => STATE_1_SQMUXA_6_0_0_2_TZ_0,
A => data(7),
B => NN_7,
C => WRITE_1_SQMUXA);
\R.STATE_RNIBPH71[1]\: OR3 port map (
Y => STATE_3_0_0_1,
A => NN_7,
B => STATE(1),
C => NN_1);
\R.CLEN_RNO_2[0]\: NOR2 port map (
Y => CLEN_1_I_A2_0_0(0),
A => N_403_I_0,
B => NN_2);
\R.CLEN_RNO_2[1]\: NOR2 port map (
Y => CLEN_1_I_A2_0_0(1),
A => CLEN(1),
B => NN_2);
\R.ADDR_RNO[14]\: OR3 port map (
Y => N_179,
A => N_377,
B => N_378,
C => N_376);
\R.ADDR_RNO[10]\: OR3 port map (
Y => N_217,
A => N_582,
B => N_583,
C => N_581);
\R.ADDR_RNO[8]\: OR3 port map (
Y => N_215,
A => N_579,
B => N_580,
C => N_578);
\R.ADDR_RNO[15]\: NOR3 port map (
Y => N_147,
A => N_558,
B => N_559,
C => N_557);
\R.ADDR_RNO[28]\: OR3 port map (
Y => N_197,
A => N_406,
B => N_407,
C => N_405);
\R.ADDR_RNO[31]\: NOR3 port map (
Y => N_66,
A => N_449,
B => N_453,
C => N_447);
\R.ADDR_RNO[16]\: OR3 port map (
Y => N_181,
A => N_380,
B => N_381,
C => N_379);
\R.ADDR_RNO[9]\: NOR3 port map (
Y => N_145,
A => N_554,
B => N_555,
C => N_553);
\R.ADDR_RNO[17]\: NOR3 port map (
Y => N_151,
A => N_562,
B => N_563,
C => N_560);
\R.ADDR_RNO[19]\: OR3 port map (
Y => N_185,
A => N_386,
B => N_387,
C => N_385);
\R.ADDR_RNO[23]\: NOR3 port map (
Y => N_153,
A => N_566,
B => N_371,
C => N_564);
\R.ADDR_RNO[26]\: OR3 port map (
Y => N_193,
A => N_398,
B => N_399,
C => N_397);
\R.ADDR_RNO[29]\: OR3 port map (
Y => N_204,
A => N_442,
B => N_444,
C => N_434);
\R.ADDR_RNO[2]\: NOR3 port map (
Y => N_14,
A => N_464,
B => N_477,
C => N_457);
\R.ADDR_RNO[30]\: OR3 port map (
Y => N_199,
A => N_409,
B => N_410,
C => N_408);
\R.ADDR_RNO[20]\: OR3 port map (
Y => N_187,
A => N_389,
B => N_390,
C => N_388);
\R.ADDR_RNO[12]\: OR3 port map (
Y => N_221,
A => N_588,
B => N_589,
C => N_587);
\R.ADDR_RNO[11]\: OR3 port map (
Y => N_219,
A => N_585,
B => N_586,
C => N_584);
\R.ADDR_RNO[27]\: OR3 port map (
Y => N_195,
A => N_401,
B => N_402,
C => N_400);
\R.ADDR_RNO[25]\: NOR3 port map (
Y => N_62,
A => N_432,
B => N_433,
C => N_411);
\R.ADDR_RNO[5]\: NOR3 port map (
Y => N_420,
A => N_490,
B => N_572,
C => N_488);
\R.ADDR_RNO[13]\: OR3 port map (
Y => N_223,
A => N_591,
B => N_592,
C => N_590);
\R.ADDR_RNO[22]\: OR3 port map (
Y => N_189,
A => N_392,
B => N_393,
C => N_391);
\R.ADDR_RNO[21]\: OR3 port map (
Y => N_225,
A => N_594,
B => N_595,
C => N_593);
\R.ADDR_RNO[7]\: NOR3 port map (
Y => N_18,
A => N_374,
B => N_375,
C => N_373);
\R.ADDR_RNO[18]\: OR3 port map (
Y => N_183,
A => N_383,
B => N_384,
C => N_382);
\R.ADDR_RNO[4]\: NOR3 port map (
Y => N_419,
A => N_486,
B => N_487,
C => N_485);
\R.ADDR_RNO[3]\: NOR3 port map (
Y => N_16,
A => N_483,
B => N_484,
C => N_480);
\R.ADDR_RNO[24]\: OR3 port map (
Y => N_191,
A => N_395,
B => N_396,
C => N_394);
\R.ADDR_RNO[6]\: NOR3 port map (
Y => N_421,
A => N_575,
B => N_576,
C => N_574);
\R.STATE_RNIESGC8[3]\: AO1A port map (
Y => DATA_0_SQMUXA_1,
A => N_494,
B => NN_1,
C => DATA_0_SQMUXA_1_0_0);
\R.STATE_RNIU7AO8[0]\: AO1A port map (
Y => WRITE_0_SQMUXA_0,
A => N_494,
B => STATE(0),
C => WRITE_0_SQMUXA_0_0);
\R.STATE_RNI8EB28[0]\: NOR3C port map (
Y => N_598,
A => UN1_RESET_ALL,
B => N_290,
C => N_494);
\R.STATE_RNIVB243[2]\: NOR3C port map (
Y => N_546,
A => N_492,
B => NN_2,
C => UN1_RESET_ALL);
\R.STATE_RNO_0[1]\: NOR3C port map (
Y => N_544,
A => N_492,
B => STATE(0),
C => UN1_RESET_ALL);
\R.STATE_RNI6N5M1_0[1]\: AO1A port map (
Y => STATE_3,
A => dready,
B => STATE(4),
C => STATE_3_0_0_1);
\R.STATE_RNIOEB61[0]\: NOR3A port map (
Y => N_602,
A => thempty,
B => STATE(0),
C => N_491);
\R.CLEN_RNO[1]\: NOR3 port map (
Y => N_143,
A => N_143_2,
B => CLEN_1_I_0(1),
C => N_551);
\R.CLEN_RNO[0]\: NOR3 port map (
Y => N_141,
A => N_548,
B => CLEN_1_I_0(0),
C => N_143_2);
\R.STATE_RNIR5CB4[2]\: OR3 port map (
Y => STATE_1_SQMUXA_6_0_0_2_TZ,
A => STATE_1_SQMUXA_6_0_A2_1_0,
B => STATE_1_SQMUXA_6_0_0_2_TZ_0,
C => STATE_1_SQMUXA_6_0_0_A2_0);
\R.STATE_RNIDPV81[5]\: OA1B port map (
Y => STATE_1_SQMUXA_6_0_A2_1_0,
A => NN_7,
B => N_357,
C => dready);
\R.STATE_RNIO1BJ1[2]\: OA1 port map (
Y => STATE_1_SQMUXA_6_0_0_A2_0,
A => NN_2,
B => N_357,
C => N_491);
\R.STATE_RNIACIVC[0]\: AO1 port map (
Y => STATE_1_SQMUXA_6,
A => UN1_RESET_ALL,
B => STATE_1_SQMUXA_6_0_0_2_TZ,
C => N_598);
\R.WRITE_RNO_0\: MX2 port map (
Y => N_291,
A => HWRITE_356,
B => data(6),
S => WRITE_0_SQMUXA);
\R.STATE_RNO[2]\: NOR3B port map (
Y => STATE_4_SQMUXA,
A => NN_1,
B => UN1_RESET_ALL,
C => N_494);
\R.ADDR_RNO_2[17]\: NOR3 port map (
Y => N_560,
A => STATE(4),
B => N_282_1,
C => HADDR_341);
\R.ADDR_RNO_0[17]\: NOR3A port map (
Y => N_562,
A => N_282_1,
B => STATE(4),
C => I_43_2);
\R.ADDR_RNO_1[17]\: NOR2A port map (
Y => N_563,
A => STATE(4),
B => HADDR_333);
\R.ADDR_RNO_2[23]\: NOR3 port map (
Y => N_564,
A => STATE(4),
B => N_282_1,
C => HADDR_347);
\R.ADDR_RNO_0[23]\: NOR3A port map (
Y => N_566,
A => N_282_1,
B => STATE(4),
C => I_62_0);
\R.ADDR_RNO_1[23]\: NOR2A port map (
Y => N_371,
A => STATE(4),
B => HADDR_339);
\R.ADDR_RNO_2[18]\: NOR3A port map (
Y => N_382,
A => HADDR_342,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[18]\: NOR3B port map (
Y => N_383,
A => N_282_0,
B => I_46_2,
C => STATE(4));
\R.ADDR_RNO_1[18]\: NOR2B port map (
Y => N_384,
A => HADDR_334,
B => STATE(4));
\R.ADDR_RNO_2[19]\: NOR3A port map (
Y => N_385,
A => HADDR_343,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[19]\: NOR3B port map (
Y => N_386,
A => N_282_0,
B => I_49_2,
C => STATE(4));
\R.ADDR_RNO_1[19]\: NOR2B port map (
Y => N_387,
A => HADDR_335,
B => STATE(4));
\R.ADDR_RNO_2[22]\: NOR3A port map (
Y => N_391,
A => HADDR_346,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[22]\: NOR3B port map (
Y => N_392,
A => N_282_1,
B => I_59_0,
C => STATE(4));
\R.ADDR_RNO_1[22]\: NOR2B port map (
Y => N_393,
A => HADDR_338,
B => STATE(4));
\R.ADDR_RNO_2[24]\: NOR3A port map (
Y => N_394,
A => HADDR_348,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[24]\: NOR3B port map (
Y => N_395,
A => N_282_1,
B => I_65_0,
C => STATE(4));
\R.ADDR_RNO_1[24]\: NOR2B port map (
Y => N_396,
A => HADDR_340,
B => STATE(4));
\R.ADDR_RNO_2[26]\: NOR3A port map (
Y => N_397,
A => HADDR_350,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[26]\: NOR3B port map (
Y => N_398,
A => N_282_1,
B => I_74_0,
C => STATE(4));
\R.ADDR_RNO_1[26]\: NOR2B port map (
Y => N_399,
A => HADDR_342,
B => STATE(4));
\R.ADDR_RNO_2[28]\: NOR3A port map (
Y => N_405,
A => HADDR_352,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[28]\: NOR3B port map (
Y => N_406,
A => N_282_1,
B => I_82_0,
C => STATE(4));
\R.ADDR_RNO_1[28]\: NOR2B port map (
Y => N_407,
A => HADDR_344,
B => STATE(4));
\R.ADDR_RNO_2[30]\: NOR3A port map (
Y => N_408,
A => HADDR_354,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[30]\: NOR3B port map (
Y => N_409,
A => N_282_1,
B => I_89_0,
C => STATE(4));
\R.ADDR_RNO_1[30]\: NOR2B port map (
Y => N_410,
A => HADDR_346,
B => STATE(4));
\R.ADDR_RNO_2[25]\: NOR3 port map (
Y => N_411,
A => STATE(4),
B => N_282,
C => HADDR_349);
\R.ADDR_RNO_0[25]\: NOR3A port map (
Y => N_432,
A => N_282_0,
B => STATE(4),
C => I_70_0);
\R.ADDR_RNO_1[25]\: NOR2A port map (
Y => N_433,
A => STATE(4),
B => HADDR_341);
\R.ADDR_RNO_2[29]\: NOR3A port map (
Y => N_434,
A => HADDR_353,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[29]\: NOR3B port map (
Y => N_442,
A => N_282_1,
B => I_86_0,
C => STATE(4));
\R.ADDR_RNO_1[29]\: NOR2B port map (
Y => N_444,
A => HADDR_345,
B => STATE(4));
\R.ADDR_RNO_2[31]\: NOR3 port map (
Y => N_447,
A => STATE(4),
B => N_282,
C => HADDR_355);
\R.ADDR_RNO_0[31]\: NOR3A port map (
Y => N_449,
A => N_282_0,
B => STATE(4),
C => I_92_0);
\R.ADDR_RNO_1[31]\: NOR2A port map (
Y => N_453,
A => STATE(4),
B => HADDR_347);
\R.ADDR_RNO_2[3]\: NOR3 port map (
Y => N_480,
A => STATE(4),
B => N_282_0,
C => HADDR_327);
\R.ADDR_RNO_0[3]\: NOR3A port map (
Y => N_483,
A => N_282_1,
B => STATE(4),
C => I_5_2);
\R.ADDR_RNO_1[3]\: NOR2A port map (
Y => N_484,
A => STATE(4),
B => data(3));
\R.ADDR_RNO_2[6]\: NOR3 port map (
Y => N_574,
A => STATE(4),
B => N_282_0,
C => HADDR_330);
\R.ADDR_RNO_0[6]\: NOR3A port map (
Y => N_575,
A => N_282_1,
B => STATE(4),
C => I_12_2);
\R.ADDR_RNO_1[6]\: NOR2A port map (
Y => N_576,
A => STATE(4),
B => data(6));
\R.ADDR_RNO_2[10]\: NOR3A port map (
Y => N_581,
A => HADDR_334,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[10]\: NOR3B port map (
Y => N_582,
A => N_282_0,
B => I_23_2,
C => STATE(4));
\R.ADDR_RNO_1[10]\: NOR2B port map (
Y => N_583,
A => HADDR_326,
B => STATE(4));
\R.ADDR_RNO_2[12]\: NOR3A port map (
Y => N_587,
A => HADDR_336,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[12]\: NOR3B port map (
Y => N_588,
A => N_282_0,
B => I_28_2,
C => STATE(4));
\R.ADDR_RNO_1[12]\: NOR2B port map (
Y => N_589,
A => HADDR_328,
B => STATE(4));
\R.STATE_RNO[0]\: NOR2B port map (
Y => N_43,
A => STATE(1),
B => UN1_RESET_ALL);
\R.STATE_RNO[1]\: AO1 port map (
Y => STATE_2_SQMUXA_2,
A => N_545_1,
B => HWRITE_356,
C => N_544);
\R.WRITE_RNIO0D64\: AO1A port map (
Y => STATE_3_SQMUXA,
A => HWRITE_356,
B => N_545_1,
C => N_546);
\R.STATE_RNO[5]\: AO1C port map (
Y => N_155,
A => N_492,
B => N_499,
C => UN1_RESET_ALL);
\R.WRITE_RNO\: NOR2B port map (
Y => N_159,
A => N_291,
B => UN1_RESET_ALL);
\R.STATE_RNO[4]\: NOR2B port map (
Y => N_10,
A => UN1_RESET_ALL,
B => NN_7);
\R.STATE_RNI07M98_1[0]\: AO1A port map (
Y => N_282,
A => N_494,
B => STATE(0),
C => N_602);
\R.LEN_RNI0N152[5]\: OR2A port map (
Y => N_492,
A => I_14_5,
B => LEN(5));
\R.DATA_RNO[0]\: MX2B port map (
Y => N_500,
A => data(0),
B => N_5285,
S => NN_1);
\R.DATA_RNO[1]\: MX2 port map (
Y => N_501,
A => data(1),
B => hrdata_0,
S => NN_1);
\R.DATA_RNO[2]\: MX2 port map (
Y => N_502,
A => data(2),
B => hrdata_1,
S => NN_1);
\R.DATA_RNO[3]\: MX2B port map (
Y => N_503,
A => data(3),
B => N_5284,
S => NN_1);
\R.DATA_RNO[5]\: MX2 port map (
Y => N_505,
A => data(5),
B => hrdata_4,
S => NN_1);
\R.DATA_RNO[6]\: MX2 port map (
Y => N_506,
A => data(6),
B => hrdata_5,
S => NN_1);
\R.DATA_RNO[7]\: MX2 port map (
Y => N_507,
A => data(7),
B => hrdata_6,
S => NN_1);
\R.LEN_RNO[4]\: MX2 port map (
Y => N_512,
A => I_12_3,
B => data(4),
S => NN_7);
\R.LEN_RNO[5]\: MX2 port map (
Y => N_513,
A => I_14_5,
B => data(5),
S => NN_7);
\R.LEN_RNO[1]\: MX2 port map (
Y => N_515,
A => I_5_3,
B => data(1),
S => NN_7);
\R.DATA_RNO[8]\: MX2 port map (
Y => N_516,
A => NN_4,
B => hrdata_7,
S => NN_1);
\R.DATA_RNO[9]\: MX2 port map (
Y => N_517,
A => HWDATA_300,
B => hrdata_8,
S => NN_1);
\R.DATA_RNO[10]\: MX2 port map (
Y => N_518,
A => HWDATA_301,
B => hrdata_9,
S => STATE_0(3));
\R.DATA_RNO[11]\: MX2 port map (
Y => N_519,
A => HWDATA_302,
B => hrdata_10,
S => STATE_0(3));
\R.DATA_RNO[15]\: MX2 port map (
Y => N_523,
A => HWDATA_306,
B => hrdata_14,
S => STATE_0(3));
\R.DATA_RNO[17]\: MX2 port map (
Y => N_525,
A => HWDATA_308,
B => hrdata_16,
S => STATE_0(3));
\R.DATA_RNO[18]\: MX2B port map (
Y => N_526,
A => HWDATA_309,
B => N_5283,
S => STATE_0(3));
\R.DATA_RNO[19]\: MX2B port map (
Y => N_527,
A => HWDATA_310,
B => N_5282,
S => STATE_0(3));
\R.DATA_RNO[20]\: MX2B port map (
Y => N_528,
A => HWDATA_311,
B => N_5281,
S => STATE_0(3));
\R.DATA_RNO[23]\: MX2B port map (
Y => N_531,
A => HWDATA_314,
B => N_5278,
S => STATE_0(3));
\R.DATA_RNO[25]\: MX2B port map (
Y => N_533,
A => HWDATA_316,
B => N_5277,
S => STATE_0(3));
\R.DATA_RNO[26]\: MX2B port map (
Y => N_534,
A => HWDATA_317,
B => N_5261,
S => STATE_0(3));
\R.DATA_RNO[28]\: MX2 port map (
Y => N_536,
A => HWDATA_319,
B => hrdata_27,
S => NN_1);
\R.DATA_RNO[29]\: MX2 port map (
Y => N_537,
A => HWDATA_320,
B => hrdata_28,
S => NN_1);
\R.DATA_RNO[30]\: MX2B port map (
Y => N_538,
A => HWDATA_321,
B => N_126,
S => NN_1);
\R.DATA_RNO[31]\: MX2 port map (
Y => N_539,
A => HWDATA_322,
B => hrdata_30,
S => NN_1);
\R.STATE_RNI0MB32[4]\: NOR2A port map (
Y => N_614,
A => STATE(4),
B => STATE_3);
\R.DATA_RNO[24]\: MX2 port map (
Y => N_532,
A => HWDATA_315,
B => hrdata_23,
S => STATE_0(3));
\R.DATA_RNO[16]\: MX2 port map (
Y => N_524,
A => HWDATA_307,
B => hrdata_15,
S => STATE_0(3));
\R.LEN_RNO[2]\: MX2 port map (
Y => N_510,
A => I_7_3,
B => data(2),
S => NN_7);
\R.LEN_RNO[3]\: MX2 port map (
Y => N_511,
A => I_9_3,
B => data(3),
S => NN_7);
\R.LEN_RNO[0]\: MX2A port map (
Y => N_514,
A => LEN(0),
B => data(0),
S => NN_7);
\R.STATE_RNI4NNK1[2]\: AO1D port map (
Y => N_143_2,
A => N_357,
B => NN_2,
C => NN_7);
\R.ADDR_RNO_1[11]\: NOR2B port map (
Y => N_586,
A => HADDR_327,
B => STATE(4));
\R.ADDR_RNO_0[11]\: NOR3B port map (
Y => N_585,
A => N_282_0,
B => I_26_2,
C => STATE(4));
\R.ADDR_RNO_2[11]\: NOR3A port map (
Y => N_584,
A => HADDR_335,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_1[8]\: NOR2B port map (
Y => N_580,
A => NN_3,
B => STATE(4));
\R.ADDR_RNO_0[8]\: NOR3B port map (
Y => N_579,
A => N_282_0,
B => I_17_2,
C => STATE(4));
\R.ADDR_RNO_2[8]\: NOR3A port map (
Y => N_578,
A => HADDR_332,
B => STATE(4),
C => N_282_0);
\R.ADDR_RNO_1[27]\: NOR2B port map (
Y => N_402,
A => HADDR_343,
B => STATE(4));
\R.ADDR_RNO_0[27]\: NOR3B port map (
Y => N_401,
A => N_282_1,
B => I_77_0,
C => STATE(4));
\R.ADDR_RNO_2[27]\: NOR3A port map (
Y => N_400,
A => HADDR_351,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_1[2]\: NOR2A port map (
Y => N_477,
A => STATE(4),
B => data(2));
\R.ADDR_RNO_0[2]\: NOR3B port map (
Y => N_464,
A => N_282_1,
B => HADDR_326,
C => STATE(4));
\R.ADDR_RNO_2[2]\: NOR3 port map (
Y => N_457,
A => STATE(4),
B => N_282_0,
C => HADDR_326);
\R.DATA_RNO[22]\: MX2B port map (
Y => N_530,
A => HWDATA_313,
B => N_5279,
S => STATE_0(3));
\R.ADDR_RNO_2[15]\: NOR3 port map (
Y => N_557,
A => STATE(4),
B => N_282_1,
C => HADDR_339);
\R.ADDR_RNO_0[15]\: NOR3A port map (
Y => N_558,
A => N_282_1,
B => STATE(4),
C => I_37_2);
\R.ADDR_RNO_1[15]\: NOR2A port map (
Y => N_559,
A => STATE(4),
B => HADDR_331);
\R.DATA_RNO[14]\: MX2 port map (
Y => N_522,
A => HWDATA_305,
B => hrdata_13,
S => STATE_0(3));
\R.ADDR_RNO_2[20]\: NOR3A port map (
Y => N_388,
A => HADDR_344,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[20]\: NOR3B port map (
Y => N_389,
A => N_282_1,
B => I_53_0,
C => STATE(4));
\R.ADDR_RNO_1[20]\: NOR2B port map (
Y => N_390,
A => HADDR_336,
B => STATE(4));
\R.STATE_RNI1N0V[4]\: NOR2B port map (
Y => N_545_1,
A => UN1_RESET_ALL,
B => STATE(4));
\R.ADDR_RNO_1[14]\: NOR2B port map (
Y => N_378,
A => HADDR_330,
B => STATE(4));
\R.ADDR_RNO_0[14]\: NOR3B port map (
Y => N_377,
A => N_282_0,
B => I_35_2,
C => STATE(4));
\R.ADDR_RNO_2[14]\: NOR3A port map (
Y => N_376,
A => HADDR_338,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_2[13]\: NOR3A port map (
Y => N_590,
A => HADDR_337,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_0[13]\: NOR3B port map (
Y => N_591,
A => N_282_0,
B => I_32_2,
C => STATE(4));
\R.ADDR_RNO_1[13]\: NOR2B port map (
Y => N_592,
A => HADDR_329,
B => STATE(4));
\R.ADDR_RNO_2[7]\: NOR3 port map (
Y => N_373,
A => STATE(4),
B => N_282_0,
C => HADDR_331);
\R.ADDR_RNO_0[7]\: NOR3A port map (
Y => N_374,
A => N_282,
B => STATE(4),
C => I_14_4);
\R.ADDR_RNO_1[7]\: NOR2A port map (
Y => N_375,
A => STATE(4),
B => data(7));
\R.STATE_RNIIPPR[1]\: OR2A port map (
Y => N_496,
A => N_357,
B => dready);
\R.CLEN_RNIFAPB[1]\: OR2B port map (
Y => N_491,
A => N_403_I_0,
B => CLEN(1));
\R.STATE_RNIHQBQ[1]\: OR2 port map (
Y => N_357,
A => STATE(1),
B => STATE(4));
\R.STATE_RNIKGB11[0]\: OR2A port map (
Y => hbusreq_i_3,
A => N_290,
B => active);
\R.CLEN_RNO_1[1]\: AXOI2 port map (
Y => N_551,
A => N_496,
B => N_403_I_0,
C => CLEN(1));
\R.CLEN_RNO_0[0]\: NOR2B port map (
Y => N_548,
A => N_496,
B => N_403_I_0);
\R.STATE_RNISUJE[5]\: NOR2B port map (
Y => WRITE_0_SQMUXA,
A => dready,
B => NN_7);
\R.STATE_RNO_0[5]\: OR2 port map (
Y => N_499,
A => NN_2,
B => STATE(0));
\R.STATE_RNIFOBQ[0]\: OR2 port map (
Y => N_290,
A => STATE(0),
B => NN_1);
\R.STATE_RNIB6IQ[2]\: NOR2B port map (
Y => WRITE_358,
A => thempty,
B => NN_2);
\R.STATE_RNIB6IQ_0[2]\: NOR2A port map (
Y => WRITE_1_SQMUXA,
A => NN_2,
B => thempty);
\R.ADDR_RNO_1[5]\: NOR2A port map (
Y => N_572,
A => STATE(4),
B => data(5));
\R.ADDR_RNO_0[5]\: NOR3A port map (
Y => N_490,
A => N_282_1,
B => STATE(4),
C => I_9_2);
\R.ADDR_RNO_2[5]\: NOR3 port map (
Y => N_488,
A => STATE(4),
B => N_282_0,
C => HADDR_329);
\R.ADDR_RNO_1[4]\: NOR2A port map (
Y => N_487,
A => STATE(4),
B => data(4));
\R.ADDR_RNO_0[4]\: NOR3A port map (
Y => N_486,
A => N_282_1,
B => STATE(4),
C => I_7_2);
\R.ADDR_RNO_2[4]\: NOR3 port map (
Y => N_485,
A => STATE(4),
B => N_282_0,
C => HADDR_328);
\R.ADDR_RNO_1[16]\: NOR2B port map (
Y => N_381,
A => HADDR_332,
B => STATE(4));
\R.ADDR_RNO_0[16]\: NOR3B port map (
Y => N_380,
A => N_282_0,
B => I_40_2,
C => STATE(4));
\R.ADDR_RNO_2[16]\: NOR3A port map (
Y => N_379,
A => HADDR_340,
B => STATE(4),
C => N_282);
\R.ADDR_RNO_1[9]\: NOR2A port map (
Y => N_555,
A => STATE(4),
B => HADDR_325);
\R.ADDR_RNO_0[9]\: NOR3A port map (
Y => N_554,
A => N_282_0,
B => STATE(4),
C => I_20_2);
\R.ADDR_RNO_2[9]\: NOR3 port map (
Y => N_553,
A => STATE(4),
B => N_282_0,
C => HADDR_333);
\R.DATA_RNO[12]\: MX2 port map (
Y => N_520,
A => HWDATA_303,
B => hrdata_11,
S => STATE_0(3));
\R.DATA_RNO[4]\: MX2 port map (
Y => N_504,
A => data(4),
B => hrdata_3,
S => NN_1);
\R.DATA_RNO[21]\: MX2B port map (
Y => N_529,
A => HWDATA_312,
B => N_5280,
S => STATE_0(3));
\R.DATA_RNO[13]\: MX2 port map (
Y => N_521,
A => HWDATA_304,
B => hrdata_12,
S => STATE_0(3));
\R.ADDR_RNO_1[21]\: NOR2B port map (
Y => N_595,
A => HADDR_337,
B => STATE(4));
\R.ADDR_RNO_0[21]\: NOR3B port map (
Y => N_594,
A => N_282_1,
B => I_56_0,
C => STATE(4));
\R.ADDR_RNO_2[21]\: NOR3A port map (
Y => N_593,
A => HADDR_345,
B => STATE(4),
C => N_282);
\R.DATA_RNO[27]\: MX2B port map (
Y => N_535,
A => HWDATA_318,
B => N_5260,
S => STATE_0(3));
\COMB.UN1_RESET_ALL\: NOR2B port map (
Y => UN1_RESET_ALL,
A => un1_dcom0(36),
B => flash_rpn_c);
\R.WRITE_REG_Z726\: DFN1 port map (
Q => HWRITE_356,
CLK => ramclk_c,
D => N_159);
\R.STATE[5]_REG_Z728\: DFN1E0 port map (
Q => NN_7,
CLK => ramclk_c,
D => N_155,
E => STATE_1_SQMUXA_6);
\R.STATE[4]_REG_Z730\: DFN1E0 port map (
Q => STATE_0(4),
CLK => ramclk_c,
D => N_10,
E => STATE_1_SQMUXA_6);
\R.STATE[3]_REG_Z732\: DFN1E0 port map (
Q => NN_1,
CLK => ramclk_c,
D => STATE_3_SQMUXA,
E => STATE_1_SQMUXA_6);
\R.STATE[2]_REG_Z734\: DFN1E0 port map (
Q => NN_2,
CLK => ramclk_c,
D => STATE_4_SQMUXA,
E => STATE_1_SQMUXA_6);
\R.STATE[1]_REG_Z736\: DFN1E0 port map (
Q => STATE(1),
CLK => ramclk_c,
D => STATE_2_SQMUXA_2,
E => STATE_1_SQMUXA_6);
\R.STATE[0]_REG_Z738\: DFN1E0 port map (
Q => STATE(0),
CLK => ramclk_c,
D => N_43,
E => STATE_1_SQMUXA_6);
\R.ADDR[0]_REG_Z740\: DFN1E1 port map (
Q => NN_3,
CLK => ramclk_c,
D => data(0),
E => N_614);
\R.ADDR[1]_REG_Z742\: DFN1E1 port map (
Q => HADDR_325,
CLK => ramclk_c,
D => data(1),
E => N_614);
\R.ADDR[2]_REG_Z744\: DFN1E0 port map (
Q => HADDR_326,
CLK => ramclk_c,
D => N_14,
E => STATE_3_0);
\R.ADDR[3]_REG_Z746\: DFN1E0 port map (
Q => HADDR_327,
CLK => ramclk_c,
D => N_16,
E => STATE_3_0);
\R.ADDR[4]_REG_Z748\: DFN1E0 port map (
Q => HADDR_328,
CLK => ramclk_c,
D => N_419,
E => STATE_3_0);
\R.ADDR[5]_REG_Z750\: DFN1E0 port map (
Q => HADDR_329,
CLK => ramclk_c,
D => N_420,
E => STATE_3_0);
\R.ADDR[6]_REG_Z752\: DFN1E0 port map (
Q => HADDR_330,
CLK => ramclk_c,
D => N_421,
E => STATE_3_0);
\R.ADDR[7]_REG_Z754\: DFN1E0 port map (
Q => HADDR_331,
CLK => ramclk_c,
D => N_18,
E => STATE_3_0);
\R.ADDR[8]_REG_Z756\: DFN1E0 port map (
Q => HADDR_332,
CLK => ramclk_c,
D => N_215,
E => STATE_3_0);
\R.ADDR[9]_REG_Z758\: DFN1E0 port map (
Q => HADDR_333,
CLK => ramclk_c,
D => N_145,
E => STATE_3_0);
\R.ADDR[10]_REG_Z760\: DFN1E0 port map (
Q => HADDR_334,
CLK => ramclk_c,
D => N_217,
E => STATE_3_0);
\R.ADDR[11]_REG_Z762\: DFN1E0 port map (
Q => HADDR_335,
CLK => ramclk_c,
D => N_219,
E => STATE_3_0);
\R.ADDR[12]_REG_Z764\: DFN1E0 port map (
Q => HADDR_336,
CLK => ramclk_c,
D => N_221,
E => STATE_3_0);
\R.ADDR[13]_REG_Z766\: DFN1E0 port map (
Q => HADDR_337,
CLK => ramclk_c,
D => N_223,
E => STATE_3_0);
\R.ADDR[14]_REG_Z768\: DFN1E0 port map (
Q => HADDR_338,
CLK => ramclk_c,
D => N_179,
E => STATE_3_0);
\R.ADDR[15]_REG_Z770\: DFN1E0 port map (
Q => HADDR_339,
CLK => ramclk_c,
D => N_147,
E => STATE_3_0);
\R.ADDR[16]_REG_Z772\: DFN1E0 port map (
Q => HADDR_340,
CLK => ramclk_c,
D => N_181,
E => STATE_3_0);
\R.ADDR[17]_REG_Z774\: DFN1E0 port map (
Q => HADDR_341,
CLK => ramclk_c,
D => N_151,
E => STATE_3_0);
\R.ADDR[18]_REG_Z776\: DFN1E0 port map (
Q => HADDR_342,
CLK => ramclk_c,
D => N_183,
E => STATE_3);
\R.ADDR[19]_REG_Z778\: DFN1E0 port map (
Q => HADDR_343,
CLK => ramclk_c,
D => N_185,
E => STATE_3);
\R.ADDR[20]_REG_Z780\: DFN1E0 port map (
Q => HADDR_344,
CLK => ramclk_c,
D => N_187,
E => STATE_3);
\R.ADDR[21]_REG_Z782\: DFN1E0 port map (
Q => HADDR_345,
CLK => ramclk_c,
D => N_225,
E => STATE_3);
\R.ADDR[22]_REG_Z784\: DFN1E0 port map (
Q => HADDR_346,
CLK => ramclk_c,
D => N_189,
E => STATE_3);
\R.ADDR[23]_REG_Z786\: DFN1E0 port map (
Q => HADDR_347,
CLK => ramclk_c,
D => N_153,
E => STATE_3);
\R.ADDR[24]_REG_Z788\: DFN1E0 port map (
Q => HADDR_348,
CLK => ramclk_c,
D => N_191,
E => STATE_3);
\R.ADDR[25]_REG_Z790\: DFN1E0 port map (
Q => HADDR_349,
CLK => ramclk_c,
D => N_62,
E => STATE_3);
\R.ADDR[26]_REG_Z792\: DFN1E0 port map (
Q => HADDR_350,
CLK => ramclk_c,
D => N_193,
E => STATE_3);
\R.ADDR[27]_REG_Z794\: DFN1E0 port map (
Q => HADDR_351,
CLK => ramclk_c,
D => N_195,
E => STATE_3);
\R.ADDR[28]_REG_Z796\: DFN1E0 port map (
Q => HADDR_352,
CLK => ramclk_c,
D => N_197,
E => STATE_3);
\R.ADDR[29]_REG_Z798\: DFN1E0 port map (
Q => HADDR_353,
CLK => ramclk_c,
D => N_204,
E => STATE_3);
\R.ADDR[30]_REG_Z800\: DFN1E0 port map (
Q => HADDR_354,
CLK => ramclk_c,
D => N_199,
E => STATE_3);
\R.ADDR[31]_REG_Z802\: DFN1E0 port map (
Q => HADDR_355,
CLK => ramclk_c,
D => N_66,
E => STATE_3);
\R.LEN[0]_REG_Z804\: DFN1E1 port map (
Q => LEN(0),
CLK => ramclk_c,
D => N_514,
E => WRITE_0_SQMUXA_0);
\R.LEN[1]_REG_Z806\: DFN1E1 port map (
Q => LEN(1),
CLK => ramclk_c,
D => N_515,
E => WRITE_0_SQMUXA_0);
\R.LEN[2]_REG_Z808\: DFN1E1 port map (
Q => LEN(2),
CLK => ramclk_c,
D => N_510,
E => WRITE_0_SQMUXA_0);
\R.LEN[3]_REG_Z810\: DFN1E1 port map (
Q => LEN(3),
CLK => ramclk_c,
D => N_511,
E => WRITE_0_SQMUXA_0);
\R.LEN[4]_REG_Z812\: DFN1E1 port map (
Q => LEN(4),
CLK => ramclk_c,
D => N_512,
E => WRITE_0_SQMUXA_0);
\R.LEN[5]_REG_Z814\: DFN1E1 port map (
Q => LEN(5),
CLK => ramclk_c,
D => N_513,
E => WRITE_0_SQMUXA_0);
\R.CLEN[0]_REG_Z816\: DFN1E0 port map (
Q => N_403_I_0,
CLK => ramclk_c,
D => N_141,
E => WRITE_1_SQMUXA);
\R.CLEN[1]_REG_Z818\: DFN1E0 port map (
Q => CLEN(1),
CLK => ramclk_c,
D => N_143,
E => WRITE_1_SQMUXA);
\R.DATA[0]_REG_Z820\: DFN1E1 port map (
Q => NN_4,
CLK => ramclk_c,
D => N_500,
E => DATA_0_SQMUXA_1);
\R.DATA[1]_REG_Z822\: DFN1E1 port map (
Q => HWDATA_300,
CLK => ramclk_c,
D => N_501,
E => DATA_0_SQMUXA_1);
\R.DATA[2]_REG_Z824\: DFN1E1 port map (
Q => HWDATA_301,
CLK => ramclk_c,
D => N_502,
E => DATA_0_SQMUXA_1);
\R.DATA[3]_REG_Z826\: DFN1E1 port map (
Q => HWDATA_302,
CLK => ramclk_c,
D => N_503,
E => DATA_0_SQMUXA_1);
\R.DATA[4]_REG_Z828\: DFN1E1 port map (
Q => HWDATA_303,
CLK => ramclk_c,
D => N_504,
E => DATA_0_SQMUXA_1);
\R.DATA[5]_REG_Z830\: DFN1E1 port map (
Q => HWDATA_304,
CLK => ramclk_c,
D => N_505,
E => DATA_0_SQMUXA_1);
\R.DATA[6]_REG_Z832\: DFN1E1 port map (
Q => HWDATA_305,
CLK => ramclk_c,
D => N_506,
E => DATA_0_SQMUXA_1);
\R.DATA[7]_REG_Z834\: DFN1E1 port map (
Q => HWDATA_306,
CLK => ramclk_c,
D => N_507,
E => DATA_0_SQMUXA_1);
\R.DATA[8]_REG_Z836\: DFN1E1 port map (
Q => HWDATA_307,
CLK => ramclk_c,
D => N_516,
E => DATA_0_SQMUXA_1);
\R.DATA[9]_REG_Z838\: DFN1E1 port map (
Q => HWDATA_308,
CLK => ramclk_c,
D => N_517,
E => DATA_0_SQMUXA_1);
\R.DATA[10]_REG_Z840\: DFN1E1 port map (
Q => HWDATA_309,
CLK => ramclk_c,
D => N_518,
E => DATA_0_SQMUXA_1_0);
\R.DATA[11]_REG_Z842\: DFN1E1 port map (
Q => HWDATA_310,
CLK => ramclk_c,
D => N_519,
E => DATA_0_SQMUXA_1_0);
\R.DATA[12]_REG_Z844\: DFN1E1 port map (
Q => HWDATA_311,
CLK => ramclk_c,
D => N_520,
E => DATA_0_SQMUXA_1_0);
\R.DATA[13]_REG_Z846\: DFN1E1 port map (
Q => HWDATA_312,
CLK => ramclk_c,
D => N_521,
E => DATA_0_SQMUXA_1_0);
\R.DATA[14]_REG_Z848\: DFN1E1 port map (
Q => HWDATA_313,
CLK => ramclk_c,
D => N_522,
E => DATA_0_SQMUXA_1_0);
\R.DATA[15]_REG_Z850\: DFN1E1 port map (
Q => HWDATA_314,
CLK => ramclk_c,
D => N_523,
E => DATA_0_SQMUXA_1_0);
\R.DATA[16]_REG_Z852\: DFN1E1 port map (
Q => HWDATA_315,
CLK => ramclk_c,
D => N_524,
E => DATA_0_SQMUXA_1_0);
\R.DATA[17]_REG_Z854\: DFN1E1 port map (
Q => HWDATA_316,
CLK => ramclk_c,
D => N_525,
E => DATA_0_SQMUXA_1_0);
\R.DATA[18]_REG_Z856\: DFN1E1 port map (
Q => HWDATA_317,
CLK => ramclk_c,
D => N_526,
E => DATA_0_SQMUXA_1_0);
\R.DATA[19]_REG_Z858\: DFN1E1 port map (
Q => HWDATA_318,
CLK => ramclk_c,
D => N_527,
E => DATA_0_SQMUXA_1_0);
\R.DATA[20]_REG_Z860\: DFN1E1 port map (
Q => HWDATA_319,
CLK => ramclk_c,
D => N_528,
E => DATA_0_SQMUXA_1_0);
\R.DATA[21]_REG_Z862\: DFN1E1 port map (
Q => HWDATA_320,
CLK => ramclk_c,
D => N_529,
E => DATA_0_SQMUXA_1_0);
\R.DATA[22]_REG_Z864\: DFN1E1 port map (
Q => HWDATA_321,
CLK => ramclk_c,
D => N_530,
E => DATA_0_SQMUXA_1_0);
\R.DATA[23]_REG_Z866\: DFN1E1 port map (
Q => HWDATA_322,
CLK => ramclk_c,
D => N_531,
E => DATA_0_SQMUXA_1_0);
\R.DATA[24]_REG_Z868\: DFN1E1 port map (
Q => hwdata(24),
CLK => ramclk_c,
D => N_532,
E => DATA_0_SQMUXA_1_0);
\R.DATA[25]_REG_Z870\: DFN1E1 port map (
Q => hwdata(25),
CLK => ramclk_c,
D => N_533,
E => DATA_0_SQMUXA_1_0);
\R.DATA[26]_REG_Z872\: DFN1E1 port map (
Q => hwdata(26),
CLK => ramclk_c,
D => N_534,
E => DATA_0_SQMUXA_1);
\R.DATA[27]_REG_Z874\: DFN1E1 port map (
Q => hwdata(27),
CLK => ramclk_c,
D => N_535,
E => DATA_0_SQMUXA_1);
\R.DATA[28]_REG_Z876\: DFN1E1 port map (
Q => hwdata(28),
CLK => ramclk_c,
D => N_536,
E => DATA_0_SQMUXA_1);
\R.DATA[29]_REG_Z878\: DFN1E1 port map (
Q => hwdata(29),
CLK => ramclk_c,
D => N_537,
E => DATA_0_SQMUXA_1);
\R.DATA[30]_REG_Z880\: DFN1E1 port map (
Q => hwdata(30),
CLK => ramclk_c,
D => N_538,
E => DATA_0_SQMUXA_1);
\R.DATA[31]_REG_Z882\: DFN1E1 port map (
Q => hwdata(31),
CLK => ramclk_c,
D => N_539,
E => DATA_0_SQMUXA_1);
\UN5_NEWLEN.I_14\: XNOR2 port map (
Y => I_14_5,
A => N_2,
B => LEN(5));
\UN5_NEWLEN.I_13\: OR3 port map (
Y => N_2,
A => DWACT_FDEC_E(0),
B => LEN(3),
C => LEN(4));
\UN5_NEWLEN.I_12\: XNOR2 port map (
Y => I_12_3,
A => N_3,
B => LEN(4));
\UN5_NEWLEN.I_10\: OR3 port map (
Y => DWACT_FDEC_E(0),
A => LEN(0),
B => LEN(1),
C => LEN(2));
\UN5_NEWLEN.I_9\: XNOR2 port map (
Y => I_9_3,
A => N_4,
B => LEN(3));
\UN5_NEWLEN.I_8\: OR3 port map (
Y => N_4,
A => LEN(0),
B => LEN(1),
C => LEN(2));
\UN5_NEWLEN.I_7\: XNOR2 port map (
Y => I_7_3,
A => N_5,
B => LEN(2));
\UN5_NEWLEN.I_5\: XNOR2 port map (
Y => I_5_3,
A => LEN(0),
B => LEN(1));
\UN5_NEWADDR.I_92\: XOR2 port map (
Y => I_92_0,
A => N_2_0,
B => HADDR_355);
\UN5_NEWADDR.I_91\: AND3 port map (
Y => N_2_0,
A => DWACT_FINC_E(24),
B => DWACT_FINC_E(23),
C => DWACT_FINC_E(25));
\UN5_NEWADDR.I_90\: AND2 port map (
Y => DWACT_FINC_E(25),
A => HADDR_353,
B => HADDR_354);
\UN5_NEWADDR.I_89\: XOR2 port map (
Y => I_89_0,
A => N_3_0,
B => HADDR_354);
\UN5_NEWADDR.I_88\: AND3 port map (
Y => N_3_0,
A => DWACT_FINC_E(24),
B => DWACT_FINC_E(23),
C => HADDR_353);
\UN5_NEWADDR.I_87\: AND2 port map (
Y => DWACT_FINC_E(24),
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30));
\UN5_NEWADDR.I_86\: XOR2 port map (
Y => I_86_0,
A => N_4_0,
B => HADDR_353);
\UN5_NEWADDR.I_85\: AND3 port map (
Y => N_4_0,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30),
C => DWACT_FINC_E(23));
\UN5_NEWADDR.I_84\: AND3 port map (
Y => DWACT_FINC_E(23),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => DWACT_FINC_E(22));
\UN5_NEWADDR.I_83\: AND3 port map (
Y => DWACT_FINC_E(22),
A => HADDR_350,
B => HADDR_351,
C => HADDR_352);
\UN5_NEWADDR.I_82\: XOR2 port map (
Y => I_82_0,
A => N_5_0,
B => HADDR_352);
\UN5_NEWADDR.I_81\: AND3 port map (
Y => N_5_0,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(30),
C => DWACT_FINC_E(21));
\UN5_NEWADDR.I_80\: AND3 port map (
Y => DWACT_FINC_E(30),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9),
C => DWACT_FINC_E(12));
\UN5_NEWADDR.I_79\: AND3 port map (
Y => DWACT_FINC_E(21),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => DWACT_FINC_E(20));
\UN5_NEWADDR.I_78\: AND2 port map (
Y => DWACT_FINC_E(20),
A => HADDR_350,
B => HADDR_351);
\UN5_NEWADDR.I_77\: XOR2 port map (
Y => I_77_0,
A => N_6,
B => HADDR_351);
\UN5_NEWADDR.I_76\: AND3 port map (
Y => N_6,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(19));
\UN5_NEWADDR.I_75\: AND3 port map (
Y => DWACT_FINC_E(19),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17),
C => HADDR_350);
\UN5_NEWADDR.I_74\: XOR2 port map (
Y => I_74_0,
A => N_7,
B => HADDR_350);
\UN5_NEWADDR.I_73\: AND3 port map (
Y => N_7,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(18));
\UN5_NEWADDR.I_72\: AND2 port map (
Y => DWACT_FINC_E(18),
A => DWACT_FINC_E(15),
B => DWACT_FINC_E(17));
\UN5_NEWADDR.I_71\: AND3 port map (
Y => DWACT_FINC_E(17),
A => HADDR_347,
B => HADDR_348,
C => HADDR_349);
\UN5_NEWADDR.I_70\: XOR2 port map (
Y => I_70_0,
A => N_8,
B => HADDR_349);
\UN5_NEWADDR.I_69\: AND3 port map (
Y => N_8,
A => DWACT_FINC_E(29),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(33));
\UN5_NEWADDR.I_68\: AND3 port map (
Y => DWACT_FINC_E(29),
A => DWACT_FINC_E(34),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN5_NEWADDR.I_67\: AND3 port map (
Y => DWACT_FINC_E(34),
A => HADDR_326,
B => HADDR_327,
C => HADDR_328);
\UN5_NEWADDR.I_66\: AND3 port map (
Y => DWACT_FINC_E(33),
A => DWACT_FINC_E(15),
B => HADDR_347,
C => HADDR_348);
\UN5_NEWADDR.I_65\: XOR2 port map (
Y => I_65_0,
A => N_9,
B => HADDR_348);
\UN5_NEWADDR.I_64\: AND3 port map (
Y => N_9,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(16));
\UN5_NEWADDR.I_63\: AND2 port map (
Y => DWACT_FINC_E(16),
A => DWACT_FINC_E(15),
B => HADDR_347);
\UN5_NEWADDR.I_62\: XOR2 port map (
Y => I_62_0,
A => N_10_0,
B => HADDR_347);
\UN5_NEWADDR.I_61\: AND3 port map (
Y => N_10_0,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(15));
\UN5_NEWADDR.I_60\: AND3 port map (
Y => DWACT_FINC_E(15),
A => HADDR_344,
B => HADDR_345,
C => HADDR_346);
\UN5_NEWADDR.I_59\: XOR2 port map (
Y => I_59_0,
A => N_11,
B => HADDR_346);
\UN5_NEWADDR.I_58\: AND3 port map (
Y => N_11,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => DWACT_FINC_E(14));
\UN5_NEWADDR.I_57\: AND2 port map (
Y => DWACT_FINC_E(14),
A => HADDR_344,
B => HADDR_345);
\UN5_NEWADDR.I_56\: XOR2 port map (
Y => I_56_0,
A => N_12,
B => HADDR_345);
\UN5_NEWADDR.I_55\: AND3 port map (
Y => N_12,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(13),
C => HADDR_344);
\UN5_NEWADDR.I_54\: AND3 port map (
Y => DWACT_FINC_E(13),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9),
C => DWACT_FINC_E(12));
\UN5_NEWADDR.I_53\: XOR2 port map (
Y => I_53_0,
A => N_13,
B => HADDR_344);
\UN5_NEWADDR.I_52\: AND3 port map (
Y => N_13,
A => DWACT_FINC_E(28),
B => DWACT_FINC_E(10),
C => DWACT_FINC_E(12));
\UN5_NEWADDR.I_51\: AND3 port map (
Y => DWACT_FINC_E(28),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN5_NEWADDR.I_50\: AND3 port map (
Y => DWACT_FINC_E(12),
A => HADDR_341,
B => HADDR_342,
C => HADDR_343);
\UN5_NEWADDR.I_49\: XOR2 port map (
Y => I_49_2,
A => N_14_0,
B => HADDR_343);
\UN5_NEWADDR.I_48\: AND3 port map (
Y => N_14_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => DWACT_FINC_E(11));
\UN5_NEWADDR.I_47\: AND2 port map (
Y => DWACT_FINC_E(11),
A => HADDR_341,
B => HADDR_342);
\UN5_NEWADDR.I_46\: XOR2 port map (
Y => I_46_2,
A => N_15,
B => HADDR_342);
\UN5_NEWADDR.I_45\: AND3 port map (
Y => N_15,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => HADDR_341);
\UN5_NEWADDR.I_44\: AND2 port map (
Y => DWACT_FINC_E(10),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9));
\UN5_NEWADDR.I_43\: XOR2 port map (
Y => I_43_2,
A => N_16_0,
B => HADDR_341);
\UN5_NEWADDR.I_42\: AND3 port map (
Y => N_16_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(9));
\UN5_NEWADDR.I_41\: AND3 port map (
Y => DWACT_FINC_E(9),
A => HADDR_338,
B => HADDR_339,
C => HADDR_340);
\UN5_NEWADDR.I_40\: XOR2 port map (
Y => I_40_2,
A => N_17,
B => HADDR_340);
\UN5_NEWADDR.I_39\: AND3 port map (
Y => N_17,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(8));
\UN5_NEWADDR.I_38\: AND2 port map (
Y => DWACT_FINC_E(8),
A => HADDR_338,
B => HADDR_339);
\UN5_NEWADDR.I_37\: XOR2 port map (
Y => I_37_2,
A => N_18_0,
B => HADDR_339);
\UN5_NEWADDR.I_36\: AND3 port map (
Y => N_18_0,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => HADDR_338);
\UN5_NEWADDR.I_35\: XOR2 port map (
Y => I_35_2,
A => N_19,
B => HADDR_338);
\UN5_NEWADDR.I_33\: AND3 port map (
Y => DWACT_FINC_E(7),
A => HADDR_335,
B => HADDR_336,
C => HADDR_337);
\UN5_NEWADDR.I_32\: XOR2 port map (
Y => I_32_2,
A => N_20,
B => HADDR_337);
\UN5_NEWADDR.I_31\: AND3 port map (
Y => N_20,
A => DWACT_FINC_E(6),
B => HADDR_335,
C => HADDR_336);
\UN5_NEWADDR.I_30\: AND3 port map (
Y => DWACT_FINC_E(6),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN5_NEWADDR.I_29\: AND3 port map (
Y => DWACT_FINC_E(5),
A => HADDR_332,
B => HADDR_333,
C => HADDR_334);
\UN5_NEWADDR.I_28\: XOR2 port map (
Y => I_28_2,
A => N_21,
B => HADDR_336);
\UN5_NEWADDR.I_27\: AND3 port map (
Y => N_21,
A => DWACT_FINC_E(4),
B => HADDR_334,
C => HADDR_335);
\UN5_NEWADDR.I_26\: XOR2 port map (
Y => I_26_2,
A => N_22,
B => HADDR_335);
\UN5_NEWADDR.I_24\: AND3 port map (
Y => DWACT_FINC_E(4),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN5_NEWADDR.I_23\: XOR2 port map (
Y => I_23_2,
A => N_23,
B => HADDR_334);
\UN5_NEWADDR.I_22\: AND3 port map (
Y => N_23,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN5_NEWADDR.I_21\: AND2 port map (
Y => DWACT_FINC_E(3),
A => HADDR_332,
B => HADDR_333);
\UN5_NEWADDR.I_20\: XOR2 port map (
Y => I_20_2,
A => N_24,
B => HADDR_333);
\UN5_NEWADDR.I_19\: AND3 port map (
Y => N_24,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => HADDR_332);
\UN5_NEWADDR.I_18\: AND3 port map (
Y => DWACT_FINC_E(2),
A => HADDR_329,
B => HADDR_330,
C => HADDR_331);
\UN5_NEWADDR.I_17\: XOR2 port map (
Y => I_17_2,
A => N_25,
B => HADDR_332);
\UN5_NEWADDR.I_16\: AND3 port map (
Y => N_25,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(1),
C => HADDR_331);
\UN5_NEWADDR.I_15\: AND2 port map (
Y => DWACT_FINC_E(1),
A => HADDR_329,
B => HADDR_330);
\UN5_NEWADDR.I_14\: XOR2 port map (
Y => I_14_4,
A => N_26,
B => HADDR_331);
\UN5_NEWADDR.I_13\: AND3 port map (
Y => N_26,
A => DWACT_FINC_E(0),
B => HADDR_329,
C => HADDR_330);
\UN5_NEWADDR.I_12\: XOR2 port map (
Y => I_12_2,
A => N_27,
B => HADDR_330);
\UN5_NEWADDR.I_10\: AND3 port map (
Y => DWACT_FINC_E(0),
A => HADDR_326,
B => HADDR_327,
C => HADDR_328);
\UN5_NEWADDR.I_9\: XOR2 port map (
Y => I_9_2,
A => N_28,
B => HADDR_329);
\UN5_NEWADDR.I_8\: AND3 port map (
Y => N_28,
A => HADDR_326,
B => HADDR_327,
C => HADDR_328);
\UN5_NEWADDR.I_7\: XOR2 port map (
Y => I_7_2,
A => N_29,
B => HADDR_328);
\UN5_NEWADDR.I_5\: XOR2 port map (
Y => I_5_2,
A => HADDR_326,
B => HADDR_327);
VCC_I: VCC port map (
Y => NN_6);
GND_I: GND port map (
Y => NN_5);
hwdata(0) <= NN_4;
hwdata(1) <= HWDATA_300;
hwdata(2) <= HWDATA_301;
hwdata(3) <= HWDATA_302;
hwdata(4) <= HWDATA_303;
hwdata(5) <= HWDATA_304;
hwdata(6) <= HWDATA_305;
hwdata(7) <= HWDATA_306;
hwdata(8) <= HWDATA_307;
hwdata(9) <= HWDATA_308;
hwdata(10) <= HWDATA_309;
hwdata(11) <= HWDATA_310;
hwdata(12) <= HWDATA_311;
hwdata(13) <= HWDATA_312;
hwdata(14) <= HWDATA_313;
hwdata(15) <= HWDATA_314;
hwdata(16) <= HWDATA_315;
hwdata(17) <= HWDATA_316;
hwdata(18) <= HWDATA_317;
hwdata(19) <= HWDATA_318;
hwdata(20) <= HWDATA_319;
hwdata(21) <= HWDATA_320;
hwdata(22) <= HWDATA_321;
hwdata(23) <= HWDATA_322;
state_5 <= NN_7;
haddr(0) <= NN_3;
haddr(1) <= HADDR_325;
haddr(2) <= HADDR_326;
haddr(3) <= HADDR_327;
haddr(4) <= HADDR_328;
haddr(5) <= HADDR_329;
haddr(6) <= HADDR_330;
haddr(7) <= HADDR_331;
haddr(8) <= HADDR_332;
haddr(9) <= HADDR_333;
haddr(10) <= HADDR_334;
haddr(11) <= HADDR_335;
haddr(12) <= HADDR_336;
haddr(13) <= HADDR_337;
haddr(14) <= HADDR_338;
haddr(15) <= HADDR_339;
haddr(16) <= HADDR_340;
haddr(17) <= HADDR_341;
haddr(18) <= HADDR_342;
haddr(19) <= HADDR_343;
haddr(20) <= HADDR_344;
haddr(21) <= HADDR_345;
haddr(22) <= HADDR_346;
haddr(23) <= HADDR_347;
haddr(24) <= HADDR_348;
haddr(25) <= HADDR_349;
haddr(26) <= HADDR_350;
haddr(27) <= HADDR_351;
haddr(28) <= HADDR_352;
haddr(29) <= HADDR_353;
haddr(30) <= HADDR_354;
haddr(31) <= HADDR_355;
hwrite <= HWRITE_356;
N_289 <= N_357;
write <= WRITE_358;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity dcom_uart_7_7_4095 is
port(
hwdata : in std_logic_vector(31 downto 24);
data : out std_logic_vector(7 downto 0);
pwdata_0 : in std_logic_vector(4 downto 4);
prdata : out std_logic_vector(1 downto 1);
state : in std_logic_vector(5 downto 5);
paddr_1 :  in std_logic;
paddr_0 :  in std_logic;
paddr_7 :  in std_logic;
un1_dcom0_16 :  out std_logic;
un1_dcom0_15 :  out std_logic;
un1_dcom0_13 :  out std_logic;
un1_dcom0_11 :  out std_logic;
un1_dcom0_5 :  out std_logic;
un1_dcom0_17 :  out std_logic;
un1_dcom0_14 :  out std_logic;
un1_dcom0_10 :  out std_logic;
un1_dcom0_12 :  out std_logic;
un1_dcom0_34 :  out std_logic;
pwdata : in std_logic_vector(17 downto 0);
dsurx_c :  in std_logic;
ramclk_c :  in std_logic;
N_348 :  out std_logic;
N_353 :  out std_logic;
rdata62_1 :  in std_logic;
N_354 :  out std_logic;
N_352 :  out std_logic;
N_350 :  out std_logic;
N_349 :  out std_logic;
N_177 :  out std_logic;
N_176 :  out std_logic;
readdata60_1 :  in std_logic;
N_170 :  out std_logic;
un1_rdata23 :  out std_logic;
N_169 :  out std_logic;
write :  in std_logic;
N_289 :  in std_logic;
dready :  out std_logic;
thempty :  out std_logic;
enable :  out std_logic;
N_244 :  in std_logic;
flash_rpn_c :  in std_logic;
N_231 :  in std_logic;
pwrite :  in std_logic;
penable :  in std_logic;
dsutx_c :  out std_logic;
dsutx_c_i :  out std_logic;
N_64 :  out std_logic);
end dcom_uart_7_7_4095;

architecture beh of dcom_uart_7_7_4095 is
signal UN1_DCOM0_0 : std_logic_vector(36 to 36);
signal TCNT : std_logic_vector(1 downto 0);
signal SCALER : std_logic_vector(17 downto 0);
signal DWACT_FINC_E : std_logic_vector(11 downto 0);
signal DWACT_FDEC_E : std_logic_vector(11 downto 0);
signal RXSTATE : std_logic_vector(1 downto 0);
signal RXDB : std_logic_vector(1 downto 0);
signal SCALER_I_M : std_logic_vector(17 downto 0);
signal UN3_TXCLK_M : std_logic_vector(0 to 0);
signal TXCLK : std_logic_vector(2 downto 0);
signal TXCLK_1 : std_logic_vector(2 downto 0);
signal BRATE_1_IV : std_logic_vector(13 downto 0);
signal BRATE_1_IV_0 : std_logic_vector(17 downto 2);
signal APBI_I_M : std_logic_vector(67 downto 50);
signal SCALER_1_IV_0 : std_logic_vector(17 downto 0);
signal SCALER_1_IV_1 : std_logic_vector(13 downto 1);
signal SCALER_I_M_0 : std_logic_vector(17 downto 3);
signal BRATE_I_M : std_logic_vector(17 downto 0);
signal SCALER_M : std_logic_vector(6 to 6);
signal APBI_M : std_logic_vector(52 to 52);
signal BRATE_M : std_logic_vector(2 to 2);
signal UN1_DCOM0 : std_logic_vector(11 downto 2);
signal SCALER_I_M_1 : std_logic_vector(17 downto 5);
signal RXCLK : std_logic_vector(2 downto 0);
signal RXSTATE_1_0_I_0 : std_logic_vector(1 downto 0);
signal TXSTATE_1_I_A4_0_1 : std_logic_vector(0 to 0);
signal TXSTATE : std_logic_vector(0 to 0);
signal TSHIFT : std_logic_vector(9 downto 1);
signal RSHIFT : std_logic_vector(7 downto 0);
signal SCALER_1_IV : std_logic_vector(17 downto 0);
signal SCALER_0 : std_logic_vector(17 downto 0);
signal SCALER_1 : std_logic_vector(2 to 2);
signal UN14_SCALER_I_M : std_logic_vector(0 to 0);
signal SCALER_I_M_0_0 : std_logic_vector(6 downto 4);
signal BRATE_1 : std_logic_vector(17 downto 14);
signal TXSTATE_RNO : std_logic_vector(0 to 0);
signal RXSTATE_RNO : std_logic_vector(0 to 0);
signal RXDB_1 : std_logic_vector(0 to 0);
signal RXF : std_logic_vector(4 downto 0);
signal SCALER7 : std_logic_vector(0 to 0);
signal RXCLK_1 : std_logic_vector(2 downto 0);
signal TSHIFT_9 : std_logic_vector(0 to 0);
signal THOLD : std_logic_vector(7 downto 0);
signal TSHIFT_1 : std_logic_vector(0 to 0);
signal BRATE13 : std_logic_vector(0 to 0);
signal RSHIFT_RNO : std_logic_vector(7 downto 0);
signal RDATA_3 : std_logic_vector(1 to 1);
signal TCNT_RNO : std_logic_vector(1 downto 0);
signal DWACT_ADD_CI_0_PARTIAL_SUM : std_logic_vector(0 to 0);
signal DWACT_COMP0_E : std_logic_vector(2 downto 0);
signal DWACT_CMPLE_PO2_DWACT_COMP0_E : std_logic_vector(2 downto 0);
signal ACT_LT3_E : std_logic_vector(5 downto 0);
signal DWACT_BL_EQUAL_0_E : std_logic_vector(5 downto 0);
signal DWACT_CMPLE_PO0_DWACT_COMP0_E : std_logic_vector(2 downto 0);
signal ACT_LT4_E : std_logic_vector(10 downto 0);
signal ACT_LT2_E : std_logic_vector(2 downto 0);
signal DWACT_BL_EQUAL_0_E_0 : std_logic_vector(2 downto 0);
signal DWACT_BL_EQUAL_0_DWACT_ANDTREE_E : std_logic_vector(1 downto 0);
signal DWACT_BL_EQUAL_0_E_1 : std_logic_vector(1 downto 0);
signal DWACT_ADD_CI_0_TMP : std_logic_vector(0 to 0);
signal BRATE_1_SQMUXA_0 : std_logic ;
signal UN1_APBI : std_logic ;
signal N_17 : std_logic ;
signal N_15 : std_logic ;
signal N_10 : std_logic ;
signal N_7 : std_logic ;
signal N_17_0 : std_logic ;
signal N_15_0 : std_logic ;
signal N_10_0 : std_logic ;
signal N_7_0 : std_logic ;
signal N_137_I : std_logic ;
signal RXTICK : std_logic ;
signal N_229 : std_logic ;
signal BRATE_1_SQMUXA_3 : std_logic ;
signal TXCLK_1_SQMUXA : std_logic ;
signal TICK_M : std_logic ;
signal DREADY_1_0_A2_0_0 : std_logic ;
signal TSEMPTY_0_SQMUXA : std_logic ;
signal TICK_M_0 : std_logic ;
signal SCALER_2_SQMUXA : std_logic ;
signal SCALER_M_0 : std_logic ;
signal SCALER_1_M_0 : std_logic ;
signal SCALER_0_SQMUXA_1 : std_logic ;
signal BREAK_0_SQMUXA : std_logic ;
signal TCNT_0_SQMUXA_1_0 : std_logic ;
signal RXDB_3 : std_logic ;
signal TCNT9 : std_logic ;
signal SCALER_2_SQMUXA_1_0_0 : std_logic ;
signal BREAK_1_SQMUXA_1_0 : std_logic ;
signal BREAK_1_SQMUXA : std_logic ;
signal RXEN_0_SQMUXA_2_0 : std_logic ;
signal RXTICK_0_I_0 : std_logic ;
signal TICK : std_logic ;
signal UN1_APBI_2 : std_logic ;
signal UN1_APBI_1 : std_logic ;
signal TCNT8_NE_10 : std_logic ;
signal TCNT8_NE_1 : std_logic ;
signal TCNT8_NE_0 : std_logic ;
signal TCNT8_NE_6 : std_logic ;
signal TCNT8_NE_9 : std_logic ;
signal TCNT8_2 : std_logic ;
signal TCNT8_9 : std_logic ;
signal TCNT8_NE_5 : std_logic ;
signal TCNT8_NE_8 : std_logic ;
signal TCNT8_0 : std_logic ;
signal TCNT8_1 : std_logic ;
signal TCNT8_NE_3 : std_logic ;
signal TCNT8_11 : std_logic ;
signal TCNT8_5 : std_logic ;
signal TCNT8_12 : std_logic ;
signal TCNT8_3 : std_logic ;
signal TCNT8_7 : std_logic ;
signal N_147 : std_logic ;
signal N_228 : std_logic ;
signal N_148 : std_logic ;
signal TXTICK_0_0 : std_logic ;
signal FRAME_1_SQMUXA_0 : std_logic ;
signal BREAK_1_SQMUXA_2_0_A2_0 : std_logic ;
signal TXTICK : std_logic ;
signal BREAK10_0_A2_5 : std_logic ;
signal BREAK10_0_A2_3 : std_logic ;
signal BREAK10_0_A2_4 : std_logic ;
signal BREAK10_0_A2_1 : std_logic ;
signal TSHIFT8_7_5 : std_logic ;
signal TSHIFT8_7_3 : std_logic ;
signal TSHIFT8_7_4 : std_logic ;
signal TSHIFT8_7_1 : std_logic ;
signal SCALER_1_SQMUXA : std_logic ;
signal SCALER_1_M : std_logic ;
signal NN_5 : std_logic ;
signal SCALER_2_SQMUXA_1 : std_logic ;
signal TCNT_1_SQMUXA : std_logic ;
signal BRATE2 : std_logic ;
signal BREAK_1_SQMUXA_1 : std_logic ;
signal FRAME_0_SQMUXA : std_logic ;
signal RXEN_0_SQMUXA_2 : std_logic ;
signal N_611 : std_logic ;
signal RXSTATE_0_SQMUXA : std_logic ;
signal N_164 : std_logic ;
signal N_166 : std_logic ;
signal TCNT_0_SQMUXA : std_logic ;
signal N_40 : std_logic ;
signal CO1 : std_logic ;
signal N_391 : std_logic ;
signal N_392 : std_logic ;
signal TXTICK_RNO : std_logic ;
signal CO1_0 : std_logic ;
signal BREAK10 : std_logic ;
signal TXTICK_0 : std_logic ;
signal TSHIFT8_7 : std_logic ;
signal RSEMPTY : std_logic ;
signal N_173 : std_logic ;
signal N_33 : std_logic ;
signal OVF_2_0_A2_0_1 : std_logic ;
signal N_230 : std_logic ;
signal DREADY_294 : std_logic ;
signal N_146 : std_logic ;
signal DREADY_1_0_0_TZ : std_logic ;
signal N_231_0 : std_logic ;
signal OVF_RNO : std_logic ;
signal N_463 : std_logic ;
signal DREADY_RNO : std_logic ;
signal N_145 : std_logic ;
signal N_18 : std_logic ;
signal N_141 : std_logic ;
signal FEDGE_0_SQMUXA_I_0 : std_logic ;
signal UN1_DCOM0_292 : std_logic ;
signal N_425 : std_logic ;
signal FEDGE : std_logic ;
signal N_443 : std_logic ;
signal UN1_DCOM0_288 : std_logic ;
signal BRATE_2_SQMUXA : std_logic ;
signal N_203 : std_logic ;
signal N_48 : std_logic ;
signal SCALER_4_SQMUXA : std_logic ;
signal SCALER_2_SQMUXA_1_0 : std_logic ;
signal ENABLE_296 : std_logic ;
signal N_4 : std_logic ;
signal TXCLK_1_SQMUXA_1 : std_logic ;
signal N_194 : std_logic ;
signal N_434 : std_logic ;
signal N_183 : std_logic ;
signal N_472 : std_logic ;
signal TSEMPTY : std_logic ;
signal TXSTATE_1 : std_logic ;
signal N_602 : std_logic ;
signal RXCLK_1_SQMUXA_1 : std_logic ;
signal N_367 : std_logic ;
signal TSHIFT_9_SN_N_5 : std_logic ;
signal DSUTX_C_297 : std_logic ;
signal N_375 : std_logic ;
signal N_374 : std_logic ;
signal N_373 : std_logic ;
signal N_372 : std_logic ;
signal N_371 : std_logic ;
signal N_370 : std_logic ;
signal N_369 : std_logic ;
signal N_368 : std_logic ;
signal N_205 : std_logic ;
signal N_408 : std_logic ;
signal I_5_1 : std_logic ;
signal I_5_0 : std_logic ;
signal N_184 : std_logic ;
signal N_462 : std_logic ;
signal THEMPTY_295 : std_logic ;
signal N_445 : std_logic ;
signal RHOLD13 : std_logic ;
signal N_185 : std_logic ;
signal BRATE_1_SQMUXA_2 : std_logic ;
signal BRATE_1_SQMUXA_1 : std_logic ;
signal BRATE_1_SQMUXA : std_logic ;
signal NN_1 : std_logic ;
signal BREAK : std_logic ;
signal SCALER_0_SQMUXA : std_logic ;
signal TICK_2 : std_logic ;
signal N_150 : std_logic ;
signal N_225 : std_logic ;
signal N_444 : std_logic ;
signal BREAK_1 : std_logic ;
signal N_46 : std_logic ;
signal N_188 : std_logic ;
signal N_428 : std_logic ;
signal N_407 : std_logic ;
signal N_409 : std_logic ;
signal N_412 : std_logic ;
signal N_413 : std_logic ;
signal N_414 : std_logic ;
signal N_415 : std_logic ;
signal N_416 : std_logic ;
signal N_417 : std_logic ;
signal N_418 : std_logic ;
signal N_419 : std_logic ;
signal N_420 : std_logic ;
signal N_422 : std_logic ;
signal N_423 : std_logic ;
signal N_424 : std_logic ;
signal N_426 : std_logic ;
signal N_427 : std_logic ;
signal N_429 : std_logic ;
signal N_430 : std_logic ;
signal N_431 : std_logic ;
signal N_432 : std_logic ;
signal N_433 : std_logic ;
signal N_435 : std_logic ;
signal N_436 : std_logic ;
signal UN1_DCOM0_290 : std_logic ;
signal N_437 : std_logic ;
signal N_438 : std_logic ;
signal UN1_DCOM0_291 : std_logic ;
signal N_439 : std_logic ;
signal N_440 : std_logic ;
signal UN1_DCOM0_289 : std_logic ;
signal N_441 : std_logic ;
signal N_466 : std_logic ;
signal RSHIFT_0_SQMUXA : std_logic ;
signal UN1_RDATA23_293 : std_logic ;
signal FRAME : std_logic ;
signal N_186 : std_logic ;
signal N_187 : std_logic ;
signal N_189 : std_logic ;
signal N_190 : std_logic ;
signal N_191 : std_logic ;
signal N_192 : std_logic ;
signal N_193 : std_logic ;
signal N_195 : std_logic ;
signal N_196 : std_logic ;
signal N_197 : std_logic ;
signal N_198 : std_logic ;
signal N_199 : std_logic ;
signal N_200 : std_logic ;
signal N_201 : std_logic ;
signal N_204 : std_logic ;
signal N_208 : std_logic ;
signal N_209 : std_logic ;
signal N_210 : std_logic ;
signal N_211 : std_logic ;
signal N_212 : std_logic ;
signal N_213 : std_logic ;
signal N_214 : std_logic ;
signal N_215 : std_logic ;
signal N_216 : std_logic ;
signal N_218 : std_logic ;
signal N_219 : std_logic ;
signal N_220 : std_logic ;
signal N_56 : std_logic ;
signal UN1_DCOM0_287 : std_logic ;
signal UN1_DCOM0_285 : std_logic ;
signal I_14_3 : std_logic ;
signal I_14_2 : std_logic ;
signal I_17_1 : std_logic ;
signal I_17_0 : std_logic ;
signal I_20_1 : std_logic ;
signal I_20_0 : std_logic ;
signal I_23_1 : std_logic ;
signal I_23_0 : std_logic ;
signal I_26_1 : std_logic ;
signal I_26_0 : std_logic ;
signal I_37_1 : std_logic ;
signal I_37_0 : std_logic ;
signal I_49_1 : std_logic ;
signal I_49_0 : std_logic ;
signal UN1_DCOM0_286 : std_logic ;
signal UN1_DCOM0_284 : std_logic ;
signal NN_6 : std_logic ;
signal I_7_1 : std_logic ;
signal I_7_0 : std_logic ;
signal I_28_1 : std_logic ;
signal I_28_0 : std_logic ;
signal I_32_1 : std_logic ;
signal I_32_0 : std_logic ;
signal N_347 : std_logic ;
signal OVF : std_logic ;
signal I_35_1 : std_logic ;
signal I_35_0 : std_logic ;
signal I_46_1 : std_logic ;
signal I_46_0 : std_logic ;
signal I_40_1 : std_logic ;
signal I_40_0 : std_logic ;
signal N_217 : std_logic ;
signal N_421 : std_logic ;
signal N_144 : std_logic ;
signal N_168 : std_logic ;
signal RXEN_1_SQMUXA_2 : std_logic ;
signal N_140 : std_logic ;
signal RXEN_RNO : std_logic ;
signal N_453 : std_logic ;
signal RXEN_0_SQMUXA_3 : std_logic ;
signal RXEN_1 : std_logic ;
signal I_10 : std_logic ;
signal N_470 : std_logic ;
signal N_469 : std_logic ;
signal N_468 : std_logic ;
signal N_467 : std_logic ;
signal N_465 : std_logic ;
signal N_464 : std_logic ;
signal N_603 : std_logic ;
signal N_442 : std_logic ;
signal N_202 : std_logic ;
signal I_12_1 : std_logic ;
signal I_12_0 : std_logic ;
signal N_207 : std_logic ;
signal N_411 : std_logic ;
signal N_206 : std_logic ;
signal N_410 : std_logic ;
signal I_9_1 : std_logic ;
signal I_9_0 : std_logic ;
signal N_471 : std_logic ;
signal DREADY_0_SQMUXA : std_logic ;
signal NN_2 : std_logic ;
signal N_159 : std_logic ;
signal FRAME_1 : std_logic ;
signal FRAME_1_SQMUXA_1 : std_logic ;
signal I_43_1 : std_logic ;
signal I_43_0 : std_logic ;
signal N_44 : std_logic ;
signal N_452 : std_logic ;
signal N_167 : std_logic ;
signal TCNT_1_SQMUXA_1 : std_logic ;
signal N_298 : std_logic ;
signal N_11 : std_logic ;
signal N_10_1 : std_logic ;
signal N_9 : std_logic ;
signal N_6 : std_logic ;
signal N_8 : std_logic ;
signal N_7_1 : std_logic ;
signal N_5 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_4_0 : std_logic ;
signal N_2_0 : std_logic ;
signal N_3_0 : std_logic ;
signal N_4_1 : std_logic ;
signal N_5_0 : std_logic ;
signal N_6_0 : std_logic ;
signal N_8_0 : std_logic ;
signal N_9_0 : std_logic ;
signal N_11_0 : std_logic ;
signal N_12 : std_logic ;
signal N_13 : std_logic ;
signal N_14 : std_logic ;
signal N_16 : std_logic ;
signal N_2_1 : std_logic ;
signal N_3_1 : std_logic ;
signal N_4_2 : std_logic ;
signal N_5_1 : std_logic ;
signal N_6_1 : std_logic ;
signal N_8_1 : std_logic ;
signal N_9_1 : std_logic ;
signal N_11_1 : std_logic ;
signal N_12_0 : std_logic ;
signal N_13_0 : std_logic ;
signal N_14_0 : std_logic ;
signal N_16_0 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\R.TCNT_RNIJHRC_1[0]\: NOR2B port map (
Y => UN1_DCOM0_0(36),
A => TCNT(0),
B => TCNT(1));
\V.BRATE_1_SQMUXA_0\: NOR2B port map (
Y => BRATE_1_SQMUXA_0,
A => UN1_APBI,
B => N_298);
\UN14_SCALER.I_6\: NOR2B port map (
Y => N_17,
A => SCALER(1),
B => SCALER(0));
\UN14_SCALER.I_11\: NOR2B port map (
Y => N_15,
A => SCALER(3),
B => DWACT_FINC_E(0));
\UN14_SCALER.I_25\: NOR2B port map (
Y => N_10,
A => SCALER(8),
B => DWACT_FINC_E(4));
\UN14_SCALER.I_34\: NOR2B port map (
Y => N_7,
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(6));
\UN4_SCALER.I_6\: OR2 port map (
Y => N_17_0,
A => SCALER(1),
B => SCALER(0));
\UN4_SCALER.I_11\: OR2 port map (
Y => N_15_0,
A => SCALER(3),
B => DWACT_FDEC_E(0));
\UN4_SCALER.I_25\: OR2 port map (
Y => N_10_0,
A => SCALER(8),
B => DWACT_FDEC_E(4));
\UN4_SCALER.I_34\: OR2 port map (
Y => N_7_0,
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(6));
\R.TSHIFT_RNI2A51[0]\: INV port map (
Y => dsutx_c_i,
A => DSUTX_C_297);
\UN1_V.RSHIFT_0_SQMUXA_0_O2\: NOR2B port map (
Y => N_137_I,
A => RXSTATE(1),
B => RXTICK);
\UN1_V.DREADY_0_SQMUXA_0_A2_1\: AND2 port map (
Y => N_229,
A => RXSTATE(0),
B => RXDB(0));
\UARTOP.V.BRATE_1_IV_RNO[2]\: NOR2A port map (
Y => SCALER_I_M(2),
A => BRATE_1_SQMUXA_3,
B => SCALER(2));
\UARTOP.V.TXCLK_1_IV_RNO[0]\: NOR2A port map (
Y => UN3_TXCLK_M(0),
A => TXCLK_1_SQMUXA,
B => TXCLK(0));
\UARTOP.V.TXCLK_1_IV[0]\: OR2 port map (
Y => TXCLK_1(0),
A => UN3_TXCLK_M(0),
B => TICK_M);
\R.DREADY_1_0_A2_0_0\: AND2 port map (
Y => DREADY_1_0_A2_0_0,
A => N_137_I,
B => N_229);
\UARTOP.V.BRATE_1_IV[2]\: OR2 port map (
Y => BRATE_1_IV(2),
A => SCALER_I_M(2),
B => BRATE_1_IV_0(2));
\UARTOP.V.TXCLK_1_IV_RNO_0[0]\: AND2 port map (
Y => TICK_M,
A => TSEMPTY_0_SQMUXA,
B => TICK_M_0);
\UARTOP.V.BRATE_1_IV_0[2]\: OR2 port map (
Y => BRATE_1_IV_0(2),
A => SCALER_I_M(6),
B => APBI_I_M(52));
\R.SCALER_RNO_3[14]\: OR2 port map (
Y => SCALER_1_IV_0(14),
A => APBI_I_M(64),
B => SCALER_2_SQMUXA);
\R.SCALER_RNO_3[16]\: OR2 port map (
Y => SCALER_1_IV_0(16),
A => APBI_I_M(66),
B => SCALER_2_SQMUXA);
\R.SCALER_RNO_3[10]\: OR3 port map (
Y => SCALER_1_IV_1(10),
A => SCALER_I_M_0(14),
B => APBI_I_M(60),
C => BRATE_I_M(10));
\R.SCALER_RNO_3[12]\: OR3 port map (
Y => SCALER_1_IV_1(12),
A => SCALER_M_0,
B => APBI_I_M(62),
C => BRATE_I_M(12));
\R.SCALER_RNO_2[5]\: AO1A port map (
Y => SCALER_1_IV_0(5),
A => SCALER(9),
B => SCALER_2_SQMUXA,
C => APBI_I_M(55));
\R.SCALER_RNO_3[17]\: OR2 port map (
Y => SCALER_1_IV_0(17),
A => APBI_I_M(67),
B => SCALER_2_SQMUXA);
\R.SCALER_RNO_3[15]\: OR2 port map (
Y => SCALER_1_IV_0(15),
A => APBI_I_M(65),
B => SCALER_2_SQMUXA);
\R.SCALER_RNO_3[2]\: OR3 port map (
Y => SCALER_1_IV_1(2),
A => SCALER_M(6),
B => APBI_M(52),
C => BRATE_M(2));
\R.SCALER_RNO_2[3]\: AO1A port map (
Y => SCALER_1_IV_0(3),
A => SCALER(7),
B => SCALER_2_SQMUXA,
C => APBI_I_M(53));
\R.SCALER_RNO_2[4]\: AO1A port map (
Y => SCALER_1_IV_0(4),
A => SCALER(8),
B => SCALER_2_SQMUXA,
C => APBI_I_M(54));
\R.SCALER_RNO_3[11]\: OR3 port map (
Y => SCALER_1_IV_1(11),
A => SCALER_1_M_0,
B => APBI_I_M(61),
C => BRATE_I_M(11));
\R.SCALER_RNO_3[13]\: OR3 port map (
Y => SCALER_1_IV_1(13),
A => SCALER_I_M_0(17),
B => APBI_I_M(63),
C => BRATE_I_M(13));
\R.SCALER_RNO_2[8]\: AO1A port map (
Y => SCALER_1_IV_0(8),
A => SCALER(12),
B => SCALER_2_SQMUXA,
C => APBI_I_M(58));
\R.SCALER_RNO_3[1]\: AO1A port map (
Y => SCALER_1_IV_1(1),
A => UN1_DCOM0(3),
B => SCALER_0_SQMUXA_1,
C => SCALER_1_IV_0(1));
\R.SCALER_RNO_4[1]\: AO1A port map (
Y => SCALER_1_IV_0(1),
A => SCALER(5),
B => SCALER_2_SQMUXA,
C => APBI_I_M(51));
\R.SCALER_RNO_2[0]\: AO1A port map (
Y => SCALER_1_IV_0(0),
A => SCALER(4),
B => SCALER_2_SQMUXA,
C => APBI_I_M(50));
\R.SCALER_RNO_2[9]\: AO1A port map (
Y => SCALER_1_IV_0(9),
A => SCALER(13),
B => SCALER_2_SQMUXA,
C => APBI_I_M(59));
\R.SCALER_RNO_3[7]\: OR3 port map (
Y => SCALER_1_IV_1(7),
A => SCALER_I_M_1(11),
B => APBI_I_M(57),
C => BRATE_I_M(7));
\R.SCALER_RNO_2[6]\: AO1A port map (
Y => SCALER_1_IV_0(6),
A => SCALER(10),
B => SCALER_2_SQMUXA,
C => APBI_I_M(56));
\R.BRATE_RNO_2[16]\: MX2 port map (
Y => BRATE_1_IV_0(16),
A => BREAK_0_SQMUXA,
B => pwdata(16),
S => BRATE_1_SQMUXA_0);
\R.BRATE_RNO_2[14]\: MX2 port map (
Y => BRATE_1_IV_0(14),
A => BREAK_0_SQMUXA,
B => pwdata(14),
S => BRATE_1_SQMUXA_0);
\R.BRATE_RNO_2[17]\: MX2 port map (
Y => BRATE_1_IV_0(17),
A => BREAK_0_SQMUXA,
B => pwdata(17),
S => BRATE_1_SQMUXA_0);
\R.BRATE_RNO_2[15]\: MX2 port map (
Y => BRATE_1_IV_0(15),
A => BREAK_0_SQMUXA,
B => pwdata(15),
S => BRATE_1_SQMUXA_0);
\R.FEDGE_RNITAI69\: OA1C port map (
Y => TCNT_0_SQMUXA_1_0,
A => RXDB_3,
B => TCNT9,
C => UN1_DCOM0_0(36));
\R.FEDGE_RNINOOU\: NOR2 port map (
Y => SCALER_2_SQMUXA_1_0_0,
A => UN1_DCOM0_292,
B => RXDB_3);
\R.BREAK_RNO_3\: NOR2 port map (
Y => BREAK_1_SQMUXA_1_0,
A => BREAK_1_SQMUXA,
B => BREAK_0_SQMUXA);
\R.TCNT_RNIDVAO[0]\: NOR2A port map (
Y => RXEN_0_SQMUXA_2_0,
A => RXDB_3,
B => TCNT(0));
\R.RXTICK_RNO_0\: OR2B port map (
Y => RXTICK_0_I_0,
A => RXCLK(2),
B => TICK);
\UARTOP.UN1_APBI_2\: NOR3C port map (
Y => UN1_APBI_2,
A => penable,
B => paddr_7,
C => UN1_APBI_1);
\UARTOP.UN1_APBI_1\: NOR2B port map (
Y => UN1_APBI_1,
A => pwrite,
B => N_231);
\UARTOP.V.TXCLK_1_IV_RNO_1[0]\: NOR2B port map (
Y => TICK_M_0,
A => TICK,
B => flash_rpn_c);
\R.BRATE_RNIECTH3[12]\: OR3 port map (
Y => TCNT8_NE_10,
A => TCNT8_NE_1,
B => TCNT8_NE_0,
C => TCNT8_NE_6);
\R.BRATE_RNIMJLA2[6]\: OR3 port map (
Y => TCNT8_NE_9,
A => TCNT8_2,
B => TCNT8_9,
C => TCNT8_NE_5);
\R.BRATE_RNI2I6B2[4]\: OR3 port map (
Y => TCNT8_NE_8,
A => TCNT8_0,
B => TCNT8_1,
C => TCNT8_NE_3);
\R.BRATE_RNI2T461[12]\: XO1 port map (
Y => TCNT8_NE_6,
A => SCALER(12),
B => UN1_DCOM0_291,
C => TCNT8_11);
\R.BRATE_RNII7251[8]\: XO1 port map (
Y => TCNT8_NE_5,
A => SCALER(8),
B => UN1_DCOM0(10),
C => TCNT8_5);
\R.BRATE_RNI0R461[10]\: XO1 port map (
Y => TCNT8_NE_3,
A => SCALER(10),
B => UN1_DCOM0_290,
C => TCNT8_12);
\R.BRATE_RNI8GJ51[14]\: XO1 port map (
Y => TCNT8_NE_1,
A => SCALER(14),
B => UN1_DCOM0_289,
C => TCNT8_3);
\R.BRATE_RNI4V461[17]\: XO1 port map (
Y => TCNT8_NE_0,
A => SCALER(17),
B => UN1_DCOM0_288,
C => TCNT8_7);
\R.RXSTATE_RNO_0[1]\: AXO3 port map (
Y => RXSTATE_1_0_I_0(1),
A => RXDB(0),
B => RXSTATE(1),
C => N_147);
\R.RXSTATE_RNO_1[0]\: AO1B port map (
Y => RXSTATE_1_0_I_0(0),
A => N_228,
B => N_148,
C => N_147);
\R.TXTICK_RNO_0\: NOR2B port map (
Y => TXTICK_0_0,
A => TXCLK(2),
B => TICK);
\R.RXTICK_RNIKN1A1\: NOR3C port map (
Y => FRAME_1_SQMUXA_0,
A => RXSTATE(0),
B => BREAK_1_SQMUXA_2_0_A2_0,
C => RXTICK);
\R.TXSTATE_RNO_2[0]\: NOR3B port map (
Y => TXSTATE_1_I_A4_0_1(0),
A => TXTICK,
B => TXSTATE(0),
C => TSHIFT(1));
\R.RSHIFT_RNIAIJT1[2]\: NOR3A port map (
Y => BREAK10_0_A2_5,
A => BREAK10_0_A2_3,
B => RSHIFT(3),
C => RSHIFT(2));
\R.RSHIFT_RNIIQJT1[5]\: NOR3A port map (
Y => BREAK10_0_A2_4,
A => BREAK10_0_A2_1,
B => RSHIFT(7),
C => RSHIFT(5));
\R.RSHIFT_RNI5PPU[1]\: NOR2 port map (
Y => BREAK10_0_A2_3,
A => RSHIFT(1),
B => RSHIFT(4));
\R.RSHIFT_RNI6QPU[0]\: NOR2 port map (
Y => BREAK10_0_A2_1,
A => RSHIFT(6),
B => RSHIFT(0));
\R.RXDB_RNISQCJ_0[0]\: NOR2A port map (
Y => BREAK_1_SQMUXA_2_0_A2_0,
A => RXSTATE(1),
B => RXDB(0));
\R.TSHIFT_RNIMML4[2]\: NOR3C port map (
Y => TSHIFT8_7_5,
A => TSHIFT(3),
B => TSHIFT(2),
C => TSHIFT8_7_3);
\R.TSHIFT_RNI67M4[6]\: NOR3C port map (
Y => TSHIFT8_7_4,
A => TSHIFT(7),
B => TSHIFT(6),
C => TSHIFT8_7_1);
\R.TSHIFT_RNIDTA2[4]\: NOR2B port map (
Y => TSHIFT8_7_3,
A => TSHIFT(4),
B => TSHIFT(5));
\R.TSHIFT_RNIL5B2[8]\: NOR2B port map (
Y => TSHIFT8_7_1,
A => TSHIFT(8),
B => TSHIFT(9));
\R.SCALER_RNO_1[15]\: OR3 port map (
Y => SCALER_1_IV(15),
A => BRATE_I_M(15),
B => SCALER_1_IV_0(15),
C => SCALER_I_M(15));
\R.SCALER_RNO_1[17]\: OR3 port map (
Y => SCALER_1_IV(17),
A => BRATE_I_M(17),
B => SCALER_1_IV_0(17),
C => SCALER_I_M(17));
\R.SCALER_RNO_1[13]\: AO1A port map (
Y => SCALER_1_IV(13),
A => SCALER_0(13),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(13));
\R.SCALER_RNO_1[1]\: AO1A port map (
Y => SCALER_1_IV(1),
A => SCALER_0(1),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(1));
\R.SCALER_RNO_1[6]\: OR3 port map (
Y => SCALER_1_IV(6),
A => SCALER_1_IV_0(6),
B => BRATE_I_M(6),
C => SCALER_I_M_0(6));
\R.SCALER_RNO_1[2]\: AO1 port map (
Y => SCALER_1(2),
A => SCALER_0(2),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(2));
\R.SCALER_RNO_1[14]\: OR3 port map (
Y => SCALER_1_IV(14),
A => BRATE_I_M(14),
B => SCALER_1_IV_0(14),
C => SCALER_I_M(14));
\R.SCALER_RNO_1[5]\: OR3 port map (
Y => SCALER_1_IV(5),
A => SCALER_1_IV_0(5),
B => BRATE_I_M(5),
C => SCALER_I_M(5));
\R.SCALER_RNO_1[9]\: OR3 port map (
Y => SCALER_1_IV(9),
A => SCALER_1_IV_0(9),
B => BRATE_I_M(9),
C => SCALER_I_M(9));
\R.SCALER_RNO_1[3]\: OR3 port map (
Y => SCALER_1_IV(3),
A => SCALER_1_IV_0(3),
B => BRATE_I_M(3),
C => SCALER_I_M(3));
\R.SCALER_RNO_1[4]\: OR3 port map (
Y => SCALER_1_IV(4),
A => SCALER_1_IV_0(4),
B => BRATE_I_M(4),
C => SCALER_I_M(4));
\R.SCALER_RNO_1[12]\: AO1A port map (
Y => SCALER_1_IV(12),
A => SCALER_0(12),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(12));
\R.SCALER_RNO_1[10]\: AO1A port map (
Y => SCALER_1_IV(10),
A => SCALER_0(10),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(10));
\R.SCALER_RNO_1[8]\: OR3 port map (
Y => SCALER_1_IV(8),
A => SCALER_1_IV_0(8),
B => BRATE_I_M(8),
C => SCALER_I_M(8));
\R.SCALER_RNO_1[16]\: OR3 port map (
Y => SCALER_1_IV(16),
A => BRATE_I_M(16),
B => SCALER_1_IV_0(16),
C => SCALER_I_M(16));
\R.SCALER_RNO_1[11]\: AO1A port map (
Y => SCALER_1_IV(11),
A => SCALER(11),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(11));
\R.SCALER_RNO_1[0]\: OR3 port map (
Y => SCALER_1_IV(0),
A => SCALER_1_IV_0(0),
B => BRATE_I_M(0),
C => UN14_SCALER_I_M(0));
\R.SCALER_RNO_1[7]\: AO1A port map (
Y => SCALER_1_IV(7),
A => SCALER_0(7),
B => SCALER_1_SQMUXA,
C => SCALER_1_IV_1(7));
\R.BRATE_RNO_1[8]\: OR3 port map (
Y => BRATE_1_IV(8),
A => SCALER_I_M(12),
B => APBI_I_M(58),
C => SCALER_I_M_0(8));
\R.BRATE_RNO_1[9]\: OR3 port map (
Y => BRATE_1_IV(9),
A => SCALER_I_M(13),
B => APBI_I_M(59),
C => SCALER_I_M_0(9));
\R.BRATE_RNO_1[11]\: OR3 port map (
Y => BRATE_1_IV(11),
A => SCALER_1_M,
B => APBI_I_M(61),
C => SCALER_I_M_0(11));
\R.BRATE_RNO_1[12]\: OR3 port map (
Y => BRATE_1_IV(12),
A => NN_5,
B => APBI_I_M(62),
C => SCALER_I_M_0(12));
\R.BRATE_RNO_1[3]\: OR3 port map (
Y => BRATE_1_IV(3),
A => SCALER_I_M(7),
B => APBI_I_M(53),
C => SCALER_I_M_0(3));
\R.BRATE_RNO_1[5]\: OR3 port map (
Y => BRATE_1_IV(5),
A => SCALER_I_M_1(9),
B => APBI_I_M(55),
C => SCALER_I_M_0(5));
\R.BRATE_RNO_1[1]\: OR3 port map (
Y => BRATE_1_IV(1),
A => SCALER_I_M_1(5),
B => APBI_I_M(51),
C => SCALER_I_M(1));
\R.BRATE_RNO_1[10]\: OR3 port map (
Y => BRATE_1_IV(10),
A => SCALER_I_M_1(14),
B => APBI_I_M(60),
C => SCALER_I_M_0(10));
\R.BRATE_RNO_1[0]\: OR3 port map (
Y => BRATE_1_IV(0),
A => SCALER_I_M_0(4),
B => APBI_I_M(50),
C => SCALER_I_M(0));
\R.BRATE_RNO_1[6]\: OR3 port map (
Y => BRATE_1_IV(6),
A => SCALER_I_M(10),
B => APBI_I_M(56),
C => SCALER_I_M_0_0(6));
\R.BRATE_RNO_1[4]\: OR3 port map (
Y => BRATE_1_IV(4),
A => SCALER_I_M_1(8),
B => APBI_I_M(54),
C => SCALER_I_M_0_0(4));
\R.BRATE_RNO_1[13]\: OR3 port map (
Y => BRATE_1_IV(13),
A => SCALER_I_M_1(17),
B => APBI_I_M(63),
C => SCALER_I_M_0(13));
\R.BRATE_RNO_1[7]\: OR3 port map (
Y => BRATE_1_IV(7),
A => SCALER_I_M(11),
B => APBI_I_M(57),
C => SCALER_I_M_0(7));
\R.BRATE_RNO_1[16]\: AO1 port map (
Y => BRATE_1(16),
A => SCALER(16),
B => BRATE_1_SQMUXA_3,
C => BRATE_1_IV_0(16));
\R.BRATE_RNO_1[14]\: AO1 port map (
Y => BRATE_1(14),
A => SCALER(14),
B => BRATE_1_SQMUXA_3,
C => BRATE_1_IV_0(14));
\R.BRATE_RNO_1[17]\: AO1 port map (
Y => BRATE_1(17),
A => SCALER(17),
B => BRATE_1_SQMUXA_3,
C => BRATE_1_IV_0(17));
\R.BRATE_RNO_1[15]\: AO1 port map (
Y => BRATE_1(15),
A => SCALER(15),
B => BRATE_1_SQMUXA_3,
C => BRATE_1_IV_0(15));
\R.SCALER_RNILN4V7[16]\: OA1A port map (
Y => SCALER_2_SQMUXA_1,
A => SCALER_0(17),
B => SCALER(16),
C => SCALER_2_SQMUXA_1_0_0);
\R.FEDGE_RNI27ILU\: NOR3C port map (
Y => TCNT_1_SQMUXA,
A => TCNT9,
B => RXDB_3,
C => BRATE2);
\R.BREAK_RNO_2\: NOR2A port map (
Y => BREAK_1_SQMUXA_1,
A => BREAK_1_SQMUXA_1_0,
B => FRAME_0_SQMUXA);
\R.TCNT_RNITAI69[1]\: NOR3B port map (
Y => RXEN_0_SQMUXA_2,
A => TCNT(1),
B => RXEN_0_SQMUXA_2_0,
C => TCNT9);
\R.RSEMPTY_RNO_1\: OR3 port map (
Y => N_611,
A => RXSTATE_0_SQMUXA,
B => N_164,
C => N_166);
\R.FEDGE_RNITAI69_0\: NOR3A port map (
Y => TCNT_0_SQMUXA,
A => RXDB_3,
B => UN1_DCOM0_0(36),
C => TCNT9);
\R.RXTICK_RNO\: NOR3A port map (
Y => N_40,
A => CO1,
B => RXTICK_0_I_0,
C => RXSTATE_0_SQMUXA);
\UARTOP.UN1_APBI\: NOR2B port map (
Y => UN1_APBI,
A => UN1_APBI_2,
B => N_244);
\R.BRATE_RNI6IP78[4]\: OR3 port map (
Y => TCNT9,
A => TCNT8_NE_9,
B => TCNT8_NE_8,
C => TCNT8_NE_10);
\R.TXSTATE_RNO[0]\: NOR3A port map (
Y => TXSTATE_RNO(0),
A => flash_rpn_c,
B => N_391,
C => N_392);
\R.TXTICK_RNO\: NOR3B port map (
Y => TXTICK_RNO,
A => TXTICK_0_0,
B => CO1_0,
C => TSEMPTY_0_SQMUXA);
\R.RXTICK_RNIG4955\: NOR2B port map (
Y => BREAK_1_SQMUXA,
A => FRAME_1_SQMUXA_0,
B => BREAK10);
\R.TXTICK_RNINGOL\: NOR3B port map (
Y => TXTICK_0,
A => TXTICK,
B => ENABLE_296,
C => THEMPTY_295);
\R.TXSTATE_RNO_1[0]\: NOR2B port map (
Y => N_392,
A => TXSTATE_1_I_A4_0_1(0),
B => TSHIFT8_7);
\R.RSHIFT_RNISC7R3[2]\: NOR2B port map (
Y => BREAK10,
A => BREAK10_0_A2_5,
B => BREAK10_0_A2_4);
\R.RSEMPTY_RNO_3\: NOR3A port map (
Y => N_164,
A => DREADY_294,
B => RXSTATE(0),
C => RSEMPTY);
\R.TSHIFT_RNISTB9[2]\: NOR2B port map (
Y => TSHIFT8_7,
A => TSHIFT8_7_5,
B => TSHIFT8_7_4);
\R.RXSTATE_RNO[0]\: NOR3A port map (
Y => RXSTATE_RNO(0),
A => flash_rpn_c,
B => N_173,
C => RXSTATE_1_0_I_0(0));
\R.RXSTATE_RNO[1]\: NOR2A port map (
Y => N_33,
A => flash_rpn_c,
B => RXSTATE_1_0_I_0(1));
\R.OVF_RNO_1\: NOR3B port map (
Y => OVF_2_0_A2_0_1,
A => N_230,
B => DREADY_294,
C => N_146);
\R.DREADY_RNO_0\: OR2 port map (
Y => DREADY_1_0_0_TZ,
A => DREADY_1_0_A2_0_0,
B => N_231_0);
\R.OVF_RNO\: OA1 port map (
Y => OVF_RNO,
A => N_463,
B => OVF_2_0_A2_0_1,
C => flash_rpn_c);
\R.DREADY_RNO\: OA1A port map (
Y => DREADY_RNO,
A => N_145,
B => DREADY_1_0_0_TZ,
C => flash_rpn_c);
\R.FEDGE_RNO_1\: AOI1 port map (
Y => N_18,
A => N_141,
B => FEDGE_0_SQMUXA_I_0,
C => UN1_DCOM0_292);
\R.RXDB_RNO[0]\: MAJ3 port map (
Y => RXDB_1(0),
A => RXF(3),
B => RXF(2),
C => RXF(4));
\R.FEDGE_RNO_0\: MX2 port map (
Y => N_425,
A => FEDGE,
B => FEDGE_0_SQMUXA_I_0,
S => N_18);
\R.BRATE_RNO_0[17]\: MX2 port map (
Y => N_443,
A => BRATE_1(17),
B => UN1_DCOM0_288,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO[17]\: OR2A port map (
Y => N_203,
A => flash_rpn_c,
B => N_443);
\R.FEDGE_RNO\: NOR2B port map (
Y => N_48,
A => N_425,
B => flash_rpn_c);
\R.FEDGE_RNI1N917\: OR3B port map (
Y => FEDGE_0_SQMUXA_I_0,
A => SCALER_0(17),
B => FEDGE,
C => SCALER(16));
\R.FEDGE_RNILA448\: NOR2B port map (
Y => SCALER_4_SQMUXA,
A => SCALER7(0),
B => SCALER_2_SQMUXA_1_0);
\R.RXEN_RNIE8V5G\: NOR2B port map (
Y => SCALER_2_SQMUXA,
A => RXEN_0_SQMUXA_2,
B => SCALER_2_SQMUXA_1_0);
\R.RXEN_RNIHTCV6\: NOR2 port map (
Y => SCALER_2_SQMUXA_1_0,
A => BRATE_1_SQMUXA_0,
B => ENABLE_296);
\R.FEDGE_RNI4DN41\: MX2A port map (
Y => SCALER7(0),
A => FEDGE,
B => N_4,
S => UN1_DCOM0_292);
\R.TICK_RNIG6FT\: MX2 port map (
Y => SCALER_0(0),
A => SCALER(0),
B => TICK,
S => UN1_DCOM0_0(36));
\R.TXCLK_RNO[1]\: XA1 port map (
Y => TXCLK_1(1),
A => TXCLK(0),
B => TXCLK(1),
C => TXCLK_1_SQMUXA);
\R.TICK_RNIRKJ91\: NOR2A port map (
Y => TXCLK_1_SQMUXA_1,
A => TXCLK_1_SQMUXA,
B => TICK);
\R.TXSTATE_RNI8CTV[0]\: NOR2A port map (
Y => TXCLK_1_SQMUXA,
A => flash_rpn_c,
B => TSEMPTY_0_SQMUXA);
\UN3_TXCLK_1.CO1\: NOR2B port map (
Y => CO1_0,
A => TXCLK(1),
B => TXCLK(0));
\R.BRATE_RNO_3[8]\: NOR2A port map (
Y => SCALER_I_M_0(8),
A => BRATE_1_SQMUXA_3,
B => SCALER(8));
\R.BRATE_RNO_2[8]\: NOR3A port map (
Y => SCALER_I_M(12),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(12));
\R.BRATE_RNO[8]\: OR2A port map (
Y => N_194,
A => flash_rpn_c,
B => N_434);
\R.BRATE_RNO_0[8]\: MX2A port map (
Y => N_434,
A => BRATE_1_IV(8),
B => UN1_DCOM0(10),
S => BRATE_2_SQMUXA);
\R.TSEMPTY_RNO\: OR2A port map (
Y => N_183,
A => flash_rpn_c,
B => N_472);
\R.TSEMPTY_RNO_0\: MX2A port map (
Y => N_472,
A => TXTICK_0,
B => TSEMPTY,
S => TXSTATE_1);
\R.RXCLK_RNO[1]\: NOR3B port map (
Y => RXCLK_1(1),
A => flash_rpn_c,
B => N_602,
C => RXSTATE_0_SQMUXA);
\R.RXCLK_RNO[0]\: NOR3A port map (
Y => RXCLK_1(0),
A => flash_rpn_c,
B => RXSTATE_0_SQMUXA,
C => RXCLK(0));
\R.TICK_RNI48FT1\: NOR3A port map (
Y => RXCLK_1_SQMUXA_1,
A => flash_rpn_c,
B => RXSTATE_0_SQMUXA,
C => TICK);
\UN2_RXCLK_1.SUM1\: XOR2 port map (
Y => N_602,
A => RXCLK(1),
B => RXCLK(0));
\UN2_RXCLK_1.CO1\: NOR2B port map (
Y => CO1,
A => RXCLK(1),
B => RXCLK(0));
\R.TSHIFT_RNO_1[0]\: OA1 port map (
Y => N_367,
A => TSHIFT(1),
B => TSHIFT8_7,
C => TXSTATE(0));
\R.TXSTATE_RNO_0[0]\: NOR2 port map (
Y => N_391,
A => TXTICK_0,
B => TXSTATE(0));
\R.TXTICK_RNIJ9AR\: MX2C port map (
Y => TSHIFT_9_SN_N_5,
A => TXTICK_0,
B => TXTICK,
S => TXSTATE(0));
\R.TSHIFT_RNO_0[0]\: MX2 port map (
Y => TSHIFT_9(0),
A => N_367,
B => DSUTX_C_297,
S => TSHIFT_9_SN_N_5);
\R.TSHIFT_RNO[8]\: MX2 port map (
Y => N_375,
A => THOLD(7),
B => TSHIFT(9),
S => TXSTATE(0));
\R.TSHIFT_RNO[7]\: MX2 port map (
Y => N_374,
A => THOLD(6),
B => TSHIFT(8),
S => TXSTATE(0));
\R.TSHIFT_RNO[6]\: MX2 port map (
Y => N_373,
A => THOLD(5),
B => TSHIFT(7),
S => TXSTATE(0));
\R.TSHIFT_RNO[5]\: MX2 port map (
Y => N_372,
A => THOLD(4),
B => TSHIFT(6),
S => TXSTATE(0));
\R.TSHIFT_RNO[4]\: MX2 port map (
Y => N_371,
A => THOLD(3),
B => TSHIFT(5),
S => TXSTATE(0));
\R.TSHIFT_RNO[3]\: MX2 port map (
Y => N_370,
A => THOLD(2),
B => TSHIFT(4),
S => TXSTATE(0));
\R.TSHIFT_RNO[2]\: MX2 port map (
Y => N_369,
A => THOLD(1),
B => TSHIFT(3),
S => TXSTATE(0));
\R.TSHIFT_RNO[1]\: MX2 port map (
Y => N_368,
A => THOLD(0),
B => TSHIFT(2),
S => TXSTATE(0));
\R.TSHIFT_RNO[0]\: OR2A port map (
Y => TSHIFT_1(0),
A => flash_rpn_c,
B => TSHIFT_9(0));
\R.TXSTATE_RNIK5UQ[0]\: NOR2A port map (
Y => TSEMPTY_0_SQMUXA,
A => TXTICK_0,
B => TXSTATE(0));
\R.TSEMPTY_RNO_1\: OR2A port map (
Y => TXSTATE_1,
A => TXTICK,
B => TXSTATE(0));
\R.SCALER_RNO[1]\: OR2A port map (
Y => N_205,
A => flash_rpn_c,
B => N_408);
\R.SCALER_RNO_2[1]\: MX2 port map (
Y => SCALER_0(1),
A => I_5_1,
B => I_5_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_0[1]\: MX2A port map (
Y => N_408,
A => SCALER_1_IV(1),
B => SCALER(1),
S => SCALER_4_SQMUXA);
\R.DREADY_RNIDPV81\: OR3A port map (
Y => N_145,
A => DREADY_294,
B => state(5),
C => N_289);
\R.THEMPTY_RNO\: OR2A port map (
Y => N_184,
A => flash_rpn_c,
B => N_462);
\R.THEMPTY_RNO_0\: OA1B port map (
Y => N_462,
A => TSEMPTY_0_SQMUXA,
B => THEMPTY_295,
C => write);
\R.RSEMPTY_RNO_0\: MX2A port map (
Y => N_445,
A => N_611,
B => RSEMPTY,
S => RHOLD13);
\R.RSEMPTY_RNO\: OR2A port map (
Y => N_185,
A => flash_rpn_c,
B => N_445);
\R.RXDB_RNI5SML1[1]\: MX2A port map (
Y => BRATE13(0),
A => RXDB_3,
B => N_4,
S => UN1_DCOM0_0(36));
\R.TCNT_RNIRAUMU[1]\: NOR2A port map (
Y => BRATE_1_SQMUXA_2,
A => BRATE_1_SQMUXA_1,
B => BRATE2);
\R.TCNT_RNIC12471[1]\: OA1B port map (
Y => BRATE_2_SQMUXA,
A => BRATE_1_SQMUXA_2,
B => BRATE13(0),
C => BRATE_1_SQMUXA_0);
\R.TCNT_RNI3T2R8[1]\: OA1C port map (
Y => BRATE_1_SQMUXA_1,
A => TCNT(1),
B => TCNT9,
C => UN1_DCOM0_292);
\R.TCNT_RNIFNFIF[1]\: NOR2A port map (
Y => BRATE_1_SQMUXA_3,
A => BRATE_1_SQMUXA_1,
B => BRATE_1_SQMUXA);
\R.RXEN_RNIT4NDL\: NOR2A port map (
Y => SCALER_1_SQMUXA,
A => NN_1,
B => BRATE_1_SQMUXA);
\R.RXDB_RNIE3UM[1]\: OR2B port map (
Y => N_4,
A => BREAK,
B => RXDB(1));
\R.FEDGE_RNI47TH\: NOR2A port map (
Y => RXDB_3,
A => FEDGE,
B => N_141);
\R.RXEN_RNISI5N6\: NOR2B port map (
Y => SCALER_0_SQMUXA,
A => TICK_2,
B => ENABLE_296);
\R.RXEN_RNIHAAME\: MX2B port map (
Y => NN_1,
A => SCALER_2_SQMUXA_1,
B => TICK_2,
S => ENABLE_296);
\R.RXDB_RNISQCJ[0]\: OR2 port map (
Y => N_150,
A => RXSTATE(1),
B => RXDB(0));
\R.RXEN_RNI6IVO\: OR2A port map (
Y => N_146,
A => ENABLE_296,
B => N_141);
\R.RSEMPTY_RNO_2\: OR2 port map (
Y => RHOLD13,
A => N_225,
B => N_228);
\R.RXDB_RNI1FVG[1]\: OR2A port map (
Y => N_141,
A => RXDB(1),
B => RXDB(0));
\R.RXSTATE_RNIN6QL[1]\: NOR2A port map (
Y => N_228,
A => RXSTATE(1),
B => RXSTATE(0));
\R.RSEMPTY_RNO_5\: AOI1B port map (
Y => N_225,
A => RXSTATE(1),
B => RXTICK,
C => RXSTATE(0));
\R.BREAK_RNO_0\: MX2 port map (
Y => N_444,
A => BREAK_1,
B => BREAK,
S => BREAK_1_SQMUXA_1);
\R.BREAK_RNO\: NOR2B port map (
Y => N_46,
A => N_444,
B => flash_rpn_c);
\R.BREAK_RNO_1\: AO1 port map (
Y => BREAK_1,
A => pwdata(3),
B => FRAME_0_SQMUXA,
C => BREAK_1_SQMUXA);
\UARTOP.V.BRATE_1_IV_0_RNO[2]\: NOR3A port map (
Y => SCALER_I_M(6),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(6));
\R.BRATE_RNO[2]\: OR2A port map (
Y => N_188,
A => flash_rpn_c,
B => N_428);
\R.BRATE_RNO_0[2]\: MX2A port map (
Y => N_428,
A => BRATE_1_IV(2),
B => UN1_DCOM0(4),
S => BRATE_2_SQMUXA);
\R.SCALER_RNO_0[0]\: MX2A port map (
Y => N_407,
A => SCALER_1_IV(0),
B => SCALER(0),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[2]\: MX2 port map (
Y => N_409,
A => SCALER_1(2),
B => SCALER(2),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[5]\: MX2A port map (
Y => N_412,
A => SCALER_1_IV(5),
B => SCALER(5),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[6]\: MX2A port map (
Y => N_413,
A => SCALER_1_IV(6),
B => SCALER(6),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[7]\: MX2A port map (
Y => N_414,
A => SCALER_1_IV(7),
B => SCALER(7),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[8]\: MX2A port map (
Y => N_415,
A => SCALER_1_IV(8),
B => SCALER(8),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[9]\: MX2A port map (
Y => N_416,
A => SCALER_1_IV(9),
B => SCALER(9),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[10]\: MX2A port map (
Y => N_417,
A => SCALER_1_IV(10),
B => SCALER(10),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[11]\: MX2A port map (
Y => N_418,
A => SCALER_1_IV(11),
B => SCALER_0(11),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[12]\: MX2A port map (
Y => N_419,
A => SCALER_1_IV(12),
B => SCALER(12),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[13]\: MX2A port map (
Y => N_420,
A => SCALER_1_IV(13),
B => SCALER(13),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[15]\: MX2A port map (
Y => N_422,
A => SCALER_1_IV(15),
B => SCALER(15),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[16]\: MX2A port map (
Y => N_423,
A => SCALER_1_IV(16),
B => SCALER(16),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[17]\: MX2A port map (
Y => N_424,
A => SCALER_1_IV(17),
B => SCALER(17),
S => SCALER_4_SQMUXA);
\R.BRATE_RNO_0[0]\: MX2A port map (
Y => N_426,
A => BRATE_1_IV(0),
B => UN1_DCOM0(2),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[1]\: MX2A port map (
Y => N_427,
A => BRATE_1_IV(1),
B => UN1_DCOM0(3),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[3]\: MX2A port map (
Y => N_429,
A => BRATE_1_IV(3),
B => UN1_DCOM0(5),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[4]\: MX2A port map (
Y => N_430,
A => BRATE_1_IV(4),
B => UN1_DCOM0(6),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[5]\: MX2A port map (
Y => N_431,
A => BRATE_1_IV(5),
B => UN1_DCOM0_287,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[6]\: MX2A port map (
Y => N_432,
A => BRATE_1_IV(6),
B => UN1_DCOM0(8),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[7]\: MX2A port map (
Y => N_433,
A => BRATE_1_IV(7),
B => UN1_DCOM0(9),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[9]\: MX2A port map (
Y => N_435,
A => BRATE_1_IV(9),
B => UN1_DCOM0(11),
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[10]\: MX2A port map (
Y => N_436,
A => BRATE_1_IV(10),
B => UN1_DCOM0_290,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[11]\: MX2A port map (
Y => N_437,
A => BRATE_1_IV(11),
B => UN1_DCOM0_286,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[12]\: MX2A port map (
Y => N_438,
A => BRATE_1_IV(12),
B => UN1_DCOM0_291,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[13]\: MX2A port map (
Y => N_439,
A => BRATE_1_IV(13),
B => UN1_DCOM0_285,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[14]\: MX2 port map (
Y => N_440,
A => BRATE_1(14),
B => UN1_DCOM0_289,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO_0[15]\: MX2 port map (
Y => N_441,
A => BRATE_1(15),
B => UN1_DCOM0_284,
S => BRATE_2_SQMUXA);
\R.RSHIFT_RNO_0[2]\: MX2 port map (
Y => N_466,
A => RSHIFT(2),
B => RSHIFT(3),
S => RSHIFT_0_SQMUXA);
\R.BRATE_RNO_3[1]\: NOR2A port map (
Y => SCALER_I_M(1),
A => BRATE_1_SQMUXA_3,
B => SCALER(1));
\R.BRATE_RNI7RN21[0]\: NOR2 port map (
Y => N_169,
A => UN1_DCOM0(2),
B => UN1_RDATA23_293);
\R.DREADY_RNIAKIO\: NOR2A port map (
Y => N_170,
A => readdata60_1,
B => DREADY_294);
\R.BRATE_RNID1O21[6]\: NOR2A port map (
Y => N_176,
A => UN1_DCOM0(8),
B => UN1_RDATA23_293);
\R.FRAME_RNISK761\: NOR2B port map (
Y => N_177,
A => FRAME,
B => readdata60_1);
\R.BRATE_RNO[0]\: OR2A port map (
Y => N_186,
A => flash_rpn_c,
B => N_426);
\R.BRATE_RNO[1]\: OR2A port map (
Y => N_187,
A => flash_rpn_c,
B => N_427);
\R.BRATE_RNO[3]\: OR2A port map (
Y => N_189,
A => flash_rpn_c,
B => N_429);
\R.BRATE_RNO[4]\: OR2A port map (
Y => N_190,
A => flash_rpn_c,
B => N_430);
\R.BRATE_RNO[5]\: OR2A port map (
Y => N_191,
A => flash_rpn_c,
B => N_431);
\R.BRATE_RNO[6]\: OR2A port map (
Y => N_192,
A => flash_rpn_c,
B => N_432);
\R.BRATE_RNO[7]\: OR2A port map (
Y => N_193,
A => flash_rpn_c,
B => N_433);
\R.BRATE_RNO[9]\: OR2A port map (
Y => N_195,
A => flash_rpn_c,
B => N_435);
\R.BRATE_RNO[10]\: OR2A port map (
Y => N_196,
A => flash_rpn_c,
B => N_436);
\R.BRATE_RNO[11]\: OR2A port map (
Y => N_197,
A => flash_rpn_c,
B => N_437);
\R.BRATE_RNO[12]\: OR2A port map (
Y => N_198,
A => flash_rpn_c,
B => N_438);
\R.BRATE_RNO[13]\: OR2A port map (
Y => N_199,
A => flash_rpn_c,
B => N_439);
\R.BRATE_RNO[14]\: OR2A port map (
Y => N_200,
A => flash_rpn_c,
B => N_440);
\R.BRATE_RNO[15]\: OR2A port map (
Y => N_201,
A => flash_rpn_c,
B => N_441);
\R.SCALER_RNO[0]\: OR2A port map (
Y => N_204,
A => flash_rpn_c,
B => N_407);
\R.SCALER_RNO[5]\: OR2A port map (
Y => N_208,
A => flash_rpn_c,
B => N_412);
\R.SCALER_RNO[6]\: OR2A port map (
Y => N_209,
A => flash_rpn_c,
B => N_413);
\R.SCALER_RNO[7]\: OR2A port map (
Y => N_210,
A => flash_rpn_c,
B => N_414);
\R.SCALER_RNO[8]\: OR2A port map (
Y => N_211,
A => flash_rpn_c,
B => N_415);
\R.SCALER_RNO[9]\: OR2A port map (
Y => N_212,
A => flash_rpn_c,
B => N_416);
\R.SCALER_RNO[10]\: OR2A port map (
Y => N_213,
A => flash_rpn_c,
B => N_417);
\R.SCALER_RNO[11]\: OR2A port map (
Y => N_214,
A => flash_rpn_c,
B => N_418);
\R.SCALER_RNO[12]\: OR2A port map (
Y => N_215,
A => flash_rpn_c,
B => N_419);
\R.SCALER_RNO[13]\: OR2A port map (
Y => N_216,
A => flash_rpn_c,
B => N_420);
\R.SCALER_RNO[15]\: OR2A port map (
Y => N_218,
A => flash_rpn_c,
B => N_422);
\R.SCALER_RNO[16]\: OR2A port map (
Y => N_219,
A => flash_rpn_c,
B => N_423);
\R.SCALER_RNO[17]\: OR2A port map (
Y => N_220,
A => flash_rpn_c,
B => N_424);
\R.SCALER_RNO[2]\: NOR2B port map (
Y => N_56,
A => N_409,
B => flash_rpn_c);
\R.RSHIFT_RNO[2]\: OR2 port map (
Y => RSHIFT_RNO(2),
A => N_466,
B => RXSTATE_0_SQMUXA);
\R.BRATE_RNO_2[1]\: NOR3A port map (
Y => SCALER_I_M_1(5),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(5));
\APBI_I_M[51]_Z1067\: NOR2A port map (
Y => APBI_I_M(51),
A => BRATE_1_SQMUXA,
B => pwdata(1));
\R.BRATE_RNO_2[4]\: NOR3A port map (
Y => SCALER_I_M_1(8),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(8));
\R.BRATE_RNO_3[4]\: NOR2A port map (
Y => SCALER_I_M_0_0(4),
A => BRATE_1_SQMUXA_3,
B => SCALER(4));
\APBI_I_M[54]_Z1070\: NOR2A port map (
Y => APBI_I_M(54),
A => BRATE_1_SQMUXA,
B => pwdata(4));
\R.BRATE_RNO_2[5]\: NOR3A port map (
Y => SCALER_I_M_1(9),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(9));
\R.BRATE_RNO_3[5]\: NOR2A port map (
Y => SCALER_I_M_0(5),
A => BRATE_1_SQMUXA_3,
B => SCALER(5));
\APBI_I_M[55]_Z1073\: NOR2A port map (
Y => APBI_I_M(55),
A => BRATE_1_SQMUXA,
B => pwdata(5));
\R.BRATE_RNO_2[6]\: NOR3A port map (
Y => SCALER_I_M(10),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(10));
\R.BRATE_RNO_3[6]\: NOR2A port map (
Y => SCALER_I_M_0_0(6),
A => BRATE_1_SQMUXA_3,
B => SCALER(6));
\APBI_I_M[56]_Z1076\: NOR2A port map (
Y => APBI_I_M(56),
A => BRATE_1_SQMUXA,
B => pwdata(6));
\R.BRATE_RNO_2[7]\: NOR3A port map (
Y => SCALER_I_M(11),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER_0(11));
\R.BRATE_RNO_3[7]\: NOR2A port map (
Y => SCALER_I_M_0(7),
A => BRATE_1_SQMUXA_3,
B => SCALER(7));
\APBI_I_M[57]_Z1079\: NOR2A port map (
Y => APBI_I_M(57),
A => BRATE_1_SQMUXA,
B => pwdata(7));
\APBI_I_M[58]_Z1080\: NOR2A port map (
Y => APBI_I_M(58),
A => BRATE_1_SQMUXA,
B => pwdata(8));
\R.BRATE_RNO_2[9]\: NOR3A port map (
Y => SCALER_I_M(13),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(13));
\R.BRATE_RNO_3[9]\: NOR2A port map (
Y => SCALER_I_M_0(9),
A => BRATE_1_SQMUXA_3,
B => SCALER(9));
\APBI_I_M[59]_Z1083\: NOR2A port map (
Y => APBI_I_M(59),
A => BRATE_1_SQMUXA,
B => pwdata(9));
\R.BRATE_RNO_2[11]\: NOR3A port map (
Y => SCALER_1_M,
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(15));
\R.BRATE_RNO_3[11]\: NOR2A port map (
Y => SCALER_I_M_0(11),
A => BRATE_1_SQMUXA_3,
B => SCALER_0(11));
\R.BRATE_RNO_2[13]\: NOR3A port map (
Y => SCALER_I_M_1(17),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(17));
\R.BRATE_RNO_3[13]\: NOR2A port map (
Y => SCALER_I_M_0(13),
A => BRATE_1_SQMUXA_3,
B => SCALER(13));
\APBI_I_M[63]_Z1088\: NOR2A port map (
Y => APBI_I_M(63),
A => BRATE_1_SQMUXA,
B => pwdata(13));
\R.SCALER_RNO_3[5]\: NOR2A port map (
Y => BRATE_I_M(5),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_287);
\R.SCALER_RNO_4[5]\: NOR2A port map (
Y => SCALER_I_M(5),
A => SCALER_1_SQMUXA,
B => SCALER_0(5));
\R.SCALER_RNO_3[6]\: NOR2A port map (
Y => BRATE_I_M(6),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(8));
\R.SCALER_RNO_4[6]\: NOR2A port map (
Y => SCALER_I_M_0(6),
A => SCALER_1_SQMUXA,
B => SCALER_0(6));
\R.SCALER_RNO_5[7]\: NOR2A port map (
Y => BRATE_I_M(7),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(9));
\R.SCALER_RNO_4[7]\: NOR2A port map (
Y => SCALER_I_M_1(11),
A => SCALER_2_SQMUXA,
B => SCALER_0(11));
\R.SCALER_RNO_3[8]\: NOR2A port map (
Y => BRATE_I_M(8),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(10));
\R.SCALER_RNO_4[8]\: NOR2A port map (
Y => SCALER_I_M(8),
A => SCALER_1_SQMUXA,
B => SCALER_0(8));
\R.SCALER_RNO_3[9]\: NOR2A port map (
Y => BRATE_I_M(9),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(11));
\R.SCALER_RNO_4[9]\: NOR2A port map (
Y => SCALER_I_M(9),
A => SCALER_1_SQMUXA,
B => SCALER_0(9));
\R.SCALER_RNO_5[13]\: NOR2A port map (
Y => BRATE_I_M(13),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_285);
\R.SCALER_RNO_4[13]\: NOR2A port map (
Y => SCALER_I_M_0(17),
A => SCALER_2_SQMUXA,
B => SCALER(17));
\R.SCALER_RNO_2[16]\: NOR2A port map (
Y => BRATE_I_M(16),
A => SCALER_0_SQMUXA_1,
B => NN_6);
\R.SCALER_RNO_4[16]\: NOR2A port map (
Y => SCALER_I_M(16),
A => SCALER_1_SQMUXA,
B => SCALER_0(16));
\R.SCALER_RNO_5[16]\: NOR2A port map (
Y => APBI_I_M(66),
A => BRATE_1_SQMUXA,
B => pwdata(16));
\R.SCALER_RNO_2[17]\: NOR2A port map (
Y => BRATE_I_M(17),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_288);
\R.SCALER_RNO_4[17]\: NOR2A port map (
Y => SCALER_I_M(17),
A => SCALER_1_SQMUXA,
B => SCALER_0(17));
\R.SCALER_RNO_5[17]\: NOR2A port map (
Y => APBI_I_M(67),
A => BRATE_1_SQMUXA,
B => pwdata(17));
\R.SCALER_RNO_5[5]\: MX2 port map (
Y => SCALER_0(5),
A => I_14_3,
B => I_14_2,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_5[6]\: MX2 port map (
Y => SCALER_0(6),
A => I_17_1,
B => I_17_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_2[7]\: MX2 port map (
Y => SCALER_0(7),
A => I_20_1,
B => I_20_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_5[8]\: MX2 port map (
Y => SCALER_0(8),
A => I_23_1,
B => I_23_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_5[9]\: MX2 port map (
Y => SCALER_0(9),
A => I_26_1,
B => I_26_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_2[13]\: MX2 port map (
Y => SCALER_0(13),
A => I_37_1,
B => I_37_0,
S => UN1_DCOM0_292);
\R.TCNT_RNITB2S6[0]\: MX2 port map (
Y => SCALER_0(17),
A => I_49_1,
B => I_49_0,
S => UN1_DCOM0_292);
\R.BRATE_RNIISGI[5]\: XOR2 port map (
Y => TCNT8_1,
A => UN1_DCOM0_287,
B => SCALER(5));
\R.BRATE_RNIKUGI[6]\: XOR2 port map (
Y => TCNT8_2,
A => SCALER(6),
B => UN1_DCOM0(8));
\R.BRATE_RNIC92J[11]\: XOR2 port map (
Y => TCNT8_7,
A => UN1_DCOM0_286,
B => SCALER_0(11));
\R.BRATE_RNIGD2J[13]\: XOR2 port map (
Y => TCNT8_9,
A => UN1_DCOM0_285,
B => SCALER(13));
\R.BRATE_RNIKH2J[15]\: XOR2 port map (
Y => TCNT8_11,
A => UN1_DCOM0_284,
B => SCALER(15));
\R.BRATE_RNIMJ2J[16]\: XOR2 port map (
Y => TCNT8_12,
A => NN_6,
B => SCALER(16));
\R.BRATE_RNO_2[0]\: NOR3A port map (
Y => SCALER_I_M_0(4),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(4));
\R.BRATE_RNO_3[0]\: NOR2A port map (
Y => SCALER_I_M(0),
A => BRATE_1_SQMUXA_3,
B => SCALER(0));
\APBI_I_M[50]_Z1122\: NOR2A port map (
Y => APBI_I_M(50),
A => BRATE_1_SQMUXA,
B => pwdata(0));
\R.BRATE_RNO_2[3]\: NOR3A port map (
Y => SCALER_I_M(7),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(7));
\R.BRATE_RNO_3[3]\: NOR2A port map (
Y => SCALER_I_M_0(3),
A => BRATE_1_SQMUXA_3,
B => SCALER(3));
\R.BRATE_RNO_2[10]\: NOR3A port map (
Y => SCALER_I_M_1(14),
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(14));
\R.BRATE_RNO_3[10]\: NOR2A port map (
Y => SCALER_I_M_0(10),
A => BRATE_1_SQMUXA_3,
B => SCALER(10));
\APBI_I_M[60]_Z1127\: NOR2A port map (
Y => APBI_I_M(60),
A => BRATE_1_SQMUXA,
B => pwdata(10));
\R.SCALER_RNO_3[0]\: NOR2A port map (
Y => BRATE_I_M(0),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(2));
\R.SCALER_RNO_4[0]\: NOR2B port map (
Y => UN14_SCALER_I_M(0),
A => SCALER(0),
B => SCALER_1_SQMUXA);
\R.SCALER_RNO_6[2]\: NOR2B port map (
Y => BRATE_M(2),
A => UN1_DCOM0(4),
B => SCALER_0_SQMUXA_1);
\R.SCALER_RNO_4[2]\: NOR2B port map (
Y => SCALER_M(6),
A => SCALER(6),
B => SCALER_2_SQMUXA);
\R.SCALER_RNO_5[2]\: NOR2B port map (
Y => APBI_M(52),
A => pwdata(2),
B => BRATE_1_SQMUXA_0);
\R.SCALER_RNO_5[10]\: NOR2A port map (
Y => BRATE_I_M(10),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_290);
\R.SCALER_RNO_4[10]\: NOR2A port map (
Y => SCALER_I_M_0(14),
A => SCALER_2_SQMUXA,
B => SCALER(14));
\R.SCALER_RNO_5[11]\: NOR2A port map (
Y => BRATE_I_M(11),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_286);
\R.SCALER_RNO_4[11]\: NOR2A port map (
Y => SCALER_1_M_0,
A => SCALER_2_SQMUXA,
B => SCALER(15));
\R.SCALER_RNO_2[15]\: NOR2A port map (
Y => BRATE_I_M(15),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_284);
\R.SCALER_RNO_5[15]\: NOR2A port map (
Y => APBI_I_M(65),
A => BRATE_1_SQMUXA,
B => pwdata(15));
\R.SCALER_RNO_2[2]\: MX2 port map (
Y => SCALER_0(2),
A => I_7_1,
B => I_7_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_2[10]\: MX2 port map (
Y => SCALER_0(10),
A => I_28_1,
B => I_28_0,
S => UN1_DCOM0_292);
\R.SCALER_RNO_2[11]\: MX2 port map (
Y => SCALER(11),
A => I_32_1,
B => I_32_0,
S => UN1_DCOM0_292);
\APBI_I_M[53]_Z1142\: NOR2A port map (
Y => APBI_I_M(53),
A => BRATE_1_SQMUXA,
B => pwdata(3));
\APBI_I_M[61]_Z1143\: NOR2A port map (
Y => APBI_I_M(61),
A => BRATE_1_SQMUXA,
B => pwdata(11));
\R.TCNT_RNIJHRC[0]\: OR2 port map (
Y => RDATA_3(1),
A => TCNT(0),
B => TCNT(1));
\R.TSEMPTY_RNI6TJH1\: MX2 port map (
Y => N_347,
A => UN1_DCOM0(3),
B => TSEMPTY,
S => readdata60_1);
\R.BRATE_RNIN96H1[3]\: MX2 port map (
Y => N_349,
A => UN1_DCOM0(5),
B => BREAK,
S => readdata60_1);
\R.OVF_RNIUVB31\: MX2 port map (
Y => N_350,
A => UN1_DCOM0(6),
B => OVF,
S => readdata60_1);
\R.BRATE_RNIEP7B1[7]\: MX2 port map (
Y => N_352,
A => UN1_DCOM0(9),
B => RXDB(0),
S => readdata60_1);
\R.BRATE_RNIQT591[9]\: MX2 port map (
Y => N_354,
A => UN1_DCOM0(11),
B => TCNT(1),
S => readdata60_1);
\R.TCNT_RNI24KL2[0]\: MX2 port map (
Y => prdata(1),
A => N_347,
B => RDATA_3(1),
S => rdata62_1);
\R.BRATE_RNO_2[12]\: NOR3A port map (
Y => NN_5,
A => RXEN_0_SQMUXA_2,
B => BRATE_1_SQMUXA_0,
C => SCALER(16));
\R.BRATE_RNO_3[12]\: NOR2A port map (
Y => SCALER_I_M_0(12),
A => BRATE_1_SQMUXA_3,
B => SCALER(12));
\APBI_I_M[62]_Z1153\: NOR2A port map (
Y => APBI_I_M(62),
A => BRATE_1_SQMUXA,
B => pwdata(12));
\R.SCALER_RNO_5[12]\: NOR2A port map (
Y => BRATE_I_M(12),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_291);
\R.SCALER_RNO_4[12]\: NOR2A port map (
Y => SCALER_M_0,
A => SCALER_2_SQMUXA,
B => SCALER(16));
\R.SCALER_RNO_2[12]\: MX2 port map (
Y => SCALER_0(12),
A => I_35_1,
B => I_35_0,
S => UN1_DCOM0_292);
\R.SCALER_RNO_6[16]\: MX2 port map (
Y => SCALER_0(16),
A => I_46_1,
B => I_46_0,
S => UN1_DCOM0_292);
\R.BRATE_RNIGQGI[4]\: XOR2 port map (
Y => TCNT8_0,
A => UN1_DCOM0(6),
B => SCALER(4));
\R.BRATE_RNIM0HI[7]\: XOR2 port map (
Y => TCNT8_3,
A => UN1_DCOM0(9),
B => SCALER(7));
\R.BRATE_RNIQ4HI[9]\: XOR2 port map (
Y => TCNT8_5,
A => UN1_DCOM0(11),
B => SCALER(9));
\R.TXCLK_RNO[2]\: XA1 port map (
Y => TXCLK_1(2),
A => TXCLK(2),
B => CO1_0,
C => TXCLK_1_SQMUXA);
\R.SCALER_RNO_6[14]\: MX2 port map (
Y => SCALER_0(14),
A => I_40_1,
B => I_40_0,
S => UN1_DCOM0_292);
\R.SCALER_RNO_5[14]\: NOR2A port map (
Y => APBI_I_M(64),
A => BRATE_1_SQMUXA,
B => pwdata(14));
\R.SCALER_RNO_4[14]\: NOR2A port map (
Y => SCALER_I_M(14),
A => SCALER_1_SQMUXA,
B => SCALER_0(14));
\R.SCALER_RNO_2[14]\: NOR2A port map (
Y => BRATE_I_M(14),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0_289);
\R.SCALER_RNO[14]\: OR2A port map (
Y => N_217,
A => flash_rpn_c,
B => N_421);
\R.SCALER_RNO_0[14]\: MX2A port map (
Y => N_421,
A => SCALER_1_IV(14),
B => SCALER(14),
S => SCALER_4_SQMUXA);
\R.TCNT_RNO[1]\: NOR3A port map (
Y => TCNT_RNO(1),
A => flash_rpn_c,
B => N_144,
C => N_168);
\R.RXEN_RNO_3\: NOR2A port map (
Y => RXEN_1_SQMUXA_2,
A => N_140,
B => BREAK_0_SQMUXA);
\R.RXEN_RNO\: OA1 port map (
Y => RXEN_RNO,
A => N_453,
B => RXEN_0_SQMUXA_3,
C => flash_rpn_c);
\R.RXEN_RNO_1\: NOR2B port map (
Y => RXEN_0_SQMUXA_3,
A => RXEN_0_SQMUXA_2,
B => N_140);
\R.RXEN_RNO_2\: NOR2A port map (
Y => RXEN_1,
A => pwdata(0),
B => N_140);
\R.TCNT_RNO_0[1]\: NOR2A port map (
Y => N_168,
A => N_140,
B => I_10);
\R.RXEN_RNO_0\: MX2 port map (
Y => N_453,
A => RXEN_1,
B => ENABLE_296,
S => RXEN_1_SQMUXA_2);
\R.BRATE_RNIOR591[8]\: MX2 port map (
Y => N_353,
A => UN1_DCOM0(10),
B => TCNT(0),
S => readdata60_1);
\R.RSHIFT_RNO[6]\: OR2 port map (
Y => RSHIFT_RNO(6),
A => N_470,
B => RXSTATE_0_SQMUXA);
\R.RSHIFT_RNO[5]\: OR2 port map (
Y => RSHIFT_RNO(5),
A => N_469,
B => RXSTATE_0_SQMUXA);
\R.RSHIFT_RNO[4]\: OR2 port map (
Y => RSHIFT_RNO(4),
A => N_468,
B => RXSTATE_0_SQMUXA);
\R.RSHIFT_RNO[3]\: OR2 port map (
Y => RSHIFT_RNO(3),
A => N_467,
B => RXSTATE_0_SQMUXA);
\R.RSHIFT_RNO[1]\: OR2 port map (
Y => RSHIFT_RNO(1),
A => N_465,
B => RXSTATE_0_SQMUXA);
\R.RSHIFT_RNO[0]\: OR2 port map (
Y => RSHIFT_RNO(0),
A => N_464,
B => RXSTATE_0_SQMUXA);
\R.RXCLK_RNO[2]\: OA1 port map (
Y => RXCLK_1(2),
A => RXSTATE_0_SQMUXA,
B => N_603,
C => flash_rpn_c);
\UN2_RXCLK_1.SUM2\: XOR2 port map (
Y => N_603,
A => CO1,
B => RXCLK(2));
\R.RSHIFT_RNO_0[6]\: MX2 port map (
Y => N_470,
A => RSHIFT(6),
B => RSHIFT(7),
S => RSHIFT_0_SQMUXA);
\R.RSHIFT_RNO_0[5]\: MX2 port map (
Y => N_469,
A => RSHIFT(5),
B => RSHIFT(6),
S => RSHIFT_0_SQMUXA);
\R.RSHIFT_RNO_0[4]\: MX2 port map (
Y => N_468,
A => RSHIFT(4),
B => RSHIFT(5),
S => RSHIFT_0_SQMUXA);
\R.RSHIFT_RNO_0[3]\: MX2 port map (
Y => N_467,
A => RSHIFT(3),
B => RSHIFT(4),
S => RSHIFT_0_SQMUXA);
\R.RSHIFT_RNO_0[1]\: MX2 port map (
Y => N_465,
A => RSHIFT(1),
B => RSHIFT(2),
S => RSHIFT_0_SQMUXA);
\R.RSHIFT_RNO_0[0]\: MX2 port map (
Y => N_464,
A => RSHIFT(0),
B => RSHIFT(1),
S => RSHIFT_0_SQMUXA);
\R.BRATE_RNO_0[16]\: MX2 port map (
Y => N_442,
A => BRATE_1(16),
B => NN_6,
S => BRATE_2_SQMUXA);
\R.BRATE_RNO[16]\: OR2A port map (
Y => N_202,
A => flash_rpn_c,
B => N_442);
\R.SCALER_RNO_5[4]\: MX2 port map (
Y => SCALER_0(4),
A => I_12_1,
B => I_12_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_4[4]\: NOR2A port map (
Y => SCALER_I_M(4),
A => SCALER_1_SQMUXA,
B => SCALER_0(4));
\R.SCALER_RNO_3[4]\: NOR2A port map (
Y => BRATE_I_M(4),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(6));
\R.SCALER_RNO[4]\: OR2A port map (
Y => N_207,
A => flash_rpn_c,
B => N_411);
\R.SCALER_RNO[3]\: OR2A port map (
Y => N_206,
A => flash_rpn_c,
B => N_410);
\R.SCALER_RNO_5[3]\: MX2 port map (
Y => SCALER_0(3),
A => I_9_1,
B => I_9_0,
S => UN1_DCOM0_0(36));
\R.SCALER_RNO_4[3]\: NOR2A port map (
Y => SCALER_I_M(3),
A => SCALER_1_SQMUXA,
B => SCALER_0(3));
\R.SCALER_RNO_3[3]\: NOR2A port map (
Y => BRATE_I_M(3),
A => SCALER_0_SQMUXA_1,
B => UN1_DCOM0(5));
\R.SCALER_RNO_0[4]\: MX2A port map (
Y => N_411,
A => SCALER_1_IV(4),
B => SCALER(4),
S => SCALER_4_SQMUXA);
\R.SCALER_RNO_0[3]\: MX2A port map (
Y => N_410,
A => SCALER_1_IV(3),
B => SCALER(3),
S => SCALER_4_SQMUXA);
\R.OVF_RNO_0\: MX2 port map (
Y => N_463,
A => OVF,
B => pwdata_0(4),
S => FRAME_0_SQMUXA);
\R.RSHIFT_RNO_0[7]\: MX2 port map (
Y => N_471,
A => RSHIFT(7),
B => RXDB(0),
S => RSHIFT_0_SQMUXA);
\R.DREADY_RNIKQ5T\: NOR2A port map (
Y => N_231_0,
A => N_230,
B => DREADY_294);
\R.DREADY_1_0_A2_0_0_RNIHH3K2\: AO1 port map (
Y => DREADY_0_SQMUXA,
A => DREADY_1_0_A2_0_0,
B => N_145,
C => N_231_0);
\R.RSHIFT_RNO[7]\: OR2 port map (
Y => RSHIFT_RNO(7),
A => N_471,
B => RXSTATE_0_SQMUXA);
\R.RXDB_RNI3SBPV[1]\: MX2B port map (
Y => NN_2,
A => TCNT_1_SQMUXA,
B => N_4,
S => UN1_DCOM0_0(36));
\R.RXTICK_RNIK0I11\: NOR3B port map (
Y => N_159,
A => RXTICK,
B => RXSTATE(1),
C => RXSTATE(0));
\R.RSEMPTY_RNO_4\: NOR3B port map (
Y => N_166,
A => RXSTATE(0),
B => RXDB(0),
C => N_145);
\R.RXDB_RNI8OJB2[0]\: AO1D port map (
Y => RSHIFT_0_SQMUXA,
A => N_150,
B => N_147,
C => N_159);
\R.RXDB_RNI1LP31[1]\: NOR2A port map (
Y => BREAK_0_SQMUXA,
A => UN1_DCOM0_292,
B => N_4);
\R.TCNT_RNIJHRC_0[0]\: NOR2B port map (
Y => UN1_DCOM0_292,
A => TCNT(0),
B => TCNT(1));
\R.RXEN_RNI8DIED\: NOR2A port map (
Y => SCALER_0_SQMUXA_1,
A => SCALER_0_SQMUXA,
B => BRATE_1_SQMUXA);
\R.FRAME_RNO_1\: AO1A port map (
Y => FRAME_1,
A => BREAK10,
B => FRAME_1_SQMUXA_0,
C => pwdata(6));
\R.FRAME_RNO_2\: OA1C port map (
Y => FRAME_1_SQMUXA_1,
A => FRAME_1_SQMUXA_0,
B => BREAK10,
C => FRAME_0_SQMUXA);
\R.TCNT_RNINTRA6[0]\: MX2 port map (
Y => SCALER_0(15),
A => I_43_1,
B => I_43_0,
S => UN1_DCOM0_292);
\R.SCALER_RNO_4[15]\: NOR2A port map (
Y => SCALER_I_M(15),
A => SCALER_1_SQMUXA,
B => SCALER_0(15));
\R.SCALER_RNINF5F6[15]\: NOR2A port map (
Y => TICK_2,
A => SCALER_0(15),
B => SCALER(15));
\R.RXSTATE_RNO_2[0]\: OR2A port map (
Y => N_148,
A => RXTICK,
B => RSHIFT(0));
\R.RXTICK_RNIOSKM\: OR2B port map (
Y => N_147,
A => RXSTATE(0),
B => RXTICK);
\R.FRAME_RNO\: NOR2B port map (
Y => N_44,
A => N_452,
B => flash_rpn_c);
\R.RSEMPTY_RNIJRNR\: NOR3 port map (
Y => N_230,
A => RXSTATE(0),
B => RXSTATE(1),
C => RSEMPTY);
\R.RXSTATE_RNO_0[0]\: NOR3A port map (
Y => N_173,
A => N_146,
B => RXSTATE(0),
C => RXSTATE(1));
\R.RXSTATE_RNITOPE1[1]\: NOR3 port map (
Y => RXSTATE_0_SQMUXA,
A => RXSTATE(0),
B => RXSTATE(1),
C => N_146);
\R.FRAME_RNO_0\: MX2 port map (
Y => N_452,
A => FRAME_1,
B => FRAME,
S => FRAME_1_SQMUXA_1);
\V.FRAME_0_SQMUXA\: NOR2B port map (
Y => FRAME_0_SQMUXA,
A => UN1_APBI,
B => readdata60_1);
\R.TCNT_RNO_0[0]\: NOR2A port map (
Y => N_167,
A => N_140,
B => DWACT_ADD_CI_0_PARTIAL_SUM(0));
\R.FEDGE_RNIELGVM1\: MX2A port map (
Y => N_144,
A => pwdata(1),
B => TCNT_1_SQMUXA_1,
S => N_140);
\R.FEDGE_RNI1U71G1\: AO1A port map (
Y => TCNT_1_SQMUXA_1,
A => FEDGE_0_SQMUXA_I_0,
B => TCNT_0_SQMUXA_1_0,
C => NN_2);
\R.TCNT_RNO[0]\: NOR3A port map (
Y => TCNT_RNO(0),
A => flash_rpn_c,
B => N_144,
C => N_167);
\R.BRATE_RNIS64G1[2]\: MX2 port map (
Y => N_348,
A => UN1_DCOM0(4),
B => THEMPTY_295,
S => readdata60_1);
\UARTOP.UN1_RDATA23\: XOR2 port map (
Y => UN1_RDATA23_293,
A => paddr_0,
B => paddr_1);
\UARTOP.V.BRATE_1_IV_0_RNO_0[2]\: NOR2A port map (
Y => APBI_I_M(52),
A => BRATE_1_SQMUXA,
B => pwdata(2));
\V.BRATE_1_SQMUXA_1_0\: NOR2B port map (
Y => N_298,
A => paddr_1,
B => paddr_0);
\V.BRATE_1_SQMUXA\: NOR2B port map (
Y => BRATE_1_SQMUXA,
A => UN1_APBI,
B => N_298);
\V.RXEN_1_SQMUXA_0_O2\: OR2B port map (
Y => N_140,
A => UN1_APBI,
B => rdata62_1);
\R.TXSTATE[0]_REG_Z1238\: DFN1 port map (
Q => TXSTATE(0),
CLK => ramclk_c,
D => TXSTATE_RNO(0));
\R.TICK_REG_Z1240\: DFN1 port map (
Q => TICK,
CLK => ramclk_c,
D => SCALER_0_SQMUXA);
\R.TSEMPTY_REG_Z1242\: DFN1 port map (
Q => TSEMPTY,
CLK => ramclk_c,
D => N_183);
\R.THEMPTY_REG_Z1244\: DFN1 port map (
Q => THEMPTY_295,
CLK => ramclk_c,
D => N_184);
\R.RSEMPTY_REG_Z1246\: DFN1 port map (
Q => RSEMPTY,
CLK => ramclk_c,
D => N_185);
\R.DREADY_REG_Z1248\: DFN1 port map (
Q => DREADY_294,
CLK => ramclk_c,
D => DREADY_RNO);
\R.RXEN_REG_Z1250\: DFN1 port map (
Q => ENABLE_296,
CLK => ramclk_c,
D => RXEN_RNO);
\R.OVF_REG_Z1252\: DFN1 port map (
Q => OVF,
CLK => ramclk_c,
D => OVF_RNO);
\R.FRAME_REG_Z1254\: DFN1 port map (
Q => FRAME,
CLK => ramclk_c,
D => N_44);
\R.BREAK_REG_Z1256\: DFN1 port map (
Q => BREAK,
CLK => ramclk_c,
D => N_46);
\R.FEDGE_REG_Z1258\: DFN1 port map (
Q => FEDGE,
CLK => ramclk_c,
D => N_48);
\R.TXTICK_REG_Z1260\: DFN1 port map (
Q => TXTICK,
CLK => ramclk_c,
D => TXTICK_RNO);
\R.RXTICK_REG_Z1262\: DFN1 port map (
Q => RXTICK,
CLK => ramclk_c,
D => N_40);
\R.RSHIFT[0]_REG_Z1264\: DFN1 port map (
Q => RSHIFT(0),
CLK => ramclk_c,
D => RSHIFT_RNO(0));
\R.RSHIFT[1]_REG_Z1266\: DFN1 port map (
Q => RSHIFT(1),
CLK => ramclk_c,
D => RSHIFT_RNO(1));
\R.RSHIFT[2]_REG_Z1268\: DFN1 port map (
Q => RSHIFT(2),
CLK => ramclk_c,
D => RSHIFT_RNO(2));
\R.RSHIFT[3]_REG_Z1270\: DFN1 port map (
Q => RSHIFT(3),
CLK => ramclk_c,
D => RSHIFT_RNO(3));
\R.RSHIFT[4]_REG_Z1272\: DFN1 port map (
Q => RSHIFT(4),
CLK => ramclk_c,
D => RSHIFT_RNO(4));
\R.RSHIFT[5]_REG_Z1274\: DFN1 port map (
Q => RSHIFT(5),
CLK => ramclk_c,
D => RSHIFT_RNO(5));
\R.RSHIFT[6]_REG_Z1276\: DFN1 port map (
Q => RSHIFT(6),
CLK => ramclk_c,
D => RSHIFT_RNO(6));
\R.RSHIFT[7]_REG_Z1278\: DFN1 port map (
Q => RSHIFT(7),
CLK => ramclk_c,
D => RSHIFT_RNO(7));
\R.BRATE[0]_REG_Z1280\: DFN1 port map (
Q => UN1_DCOM0(2),
CLK => ramclk_c,
D => N_186);
\R.BRATE[1]_REG_Z1282\: DFN1 port map (
Q => UN1_DCOM0(3),
CLK => ramclk_c,
D => N_187);
\R.BRATE[2]_REG_Z1284\: DFN1 port map (
Q => UN1_DCOM0(4),
CLK => ramclk_c,
D => N_188);
\R.BRATE[3]_REG_Z1286\: DFN1 port map (
Q => UN1_DCOM0(5),
CLK => ramclk_c,
D => N_189);
\R.BRATE[4]_REG_Z1288\: DFN1 port map (
Q => UN1_DCOM0(6),
CLK => ramclk_c,
D => N_190);
\R.BRATE[5]_REG_Z1290\: DFN1 port map (
Q => UN1_DCOM0_287,
CLK => ramclk_c,
D => N_191);
\R.BRATE[6]_REG_Z1292\: DFN1 port map (
Q => UN1_DCOM0(8),
CLK => ramclk_c,
D => N_192);
\R.BRATE[7]_REG_Z1294\: DFN1 port map (
Q => UN1_DCOM0(9),
CLK => ramclk_c,
D => N_193);
\R.BRATE[8]_REG_Z1296\: DFN1 port map (
Q => UN1_DCOM0(10),
CLK => ramclk_c,
D => N_194);
\R.BRATE[9]_REG_Z1298\: DFN1 port map (
Q => UN1_DCOM0(11),
CLK => ramclk_c,
D => N_195);
\R.BRATE[10]_REG_Z1300\: DFN1 port map (
Q => UN1_DCOM0_290,
CLK => ramclk_c,
D => N_196);
\R.BRATE[11]_REG_Z1302\: DFN1 port map (
Q => UN1_DCOM0_286,
CLK => ramclk_c,
D => N_197);
\R.BRATE[12]_REG_Z1304\: DFN1 port map (
Q => UN1_DCOM0_291,
CLK => ramclk_c,
D => N_198);
\R.BRATE[13]_REG_Z1306\: DFN1 port map (
Q => UN1_DCOM0_285,
CLK => ramclk_c,
D => N_199);
\R.BRATE[14]_REG_Z1308\: DFN1 port map (
Q => UN1_DCOM0_289,
CLK => ramclk_c,
D => N_200);
\R.BRATE[15]_REG_Z1310\: DFN1 port map (
Q => UN1_DCOM0_284,
CLK => ramclk_c,
D => N_201);
\R.BRATE[16]_REG_Z1312\: DFN1 port map (
Q => NN_6,
CLK => ramclk_c,
D => N_202);
\R.BRATE[17]_REG_Z1314\: DFN1 port map (
Q => UN1_DCOM0_288,
CLK => ramclk_c,
D => N_203);
\R.SCALER[0]_REG_Z1316\: DFN1 port map (
Q => SCALER(0),
CLK => ramclk_c,
D => N_204);
\R.SCALER[1]_REG_Z1318\: DFN1 port map (
Q => SCALER(1),
CLK => ramclk_c,
D => N_205);
\R.SCALER[2]_REG_Z1320\: DFN1 port map (
Q => SCALER(2),
CLK => ramclk_c,
D => N_56);
\R.SCALER[3]_REG_Z1322\: DFN1 port map (
Q => SCALER(3),
CLK => ramclk_c,
D => N_206);
\R.SCALER[4]_REG_Z1324\: DFN1 port map (
Q => SCALER(4),
CLK => ramclk_c,
D => N_207);
\R.SCALER[5]_REG_Z1326\: DFN1 port map (
Q => SCALER(5),
CLK => ramclk_c,
D => N_208);
\R.SCALER[6]_REG_Z1328\: DFN1 port map (
Q => SCALER(6),
CLK => ramclk_c,
D => N_209);
\R.SCALER[7]_REG_Z1330\: DFN1 port map (
Q => SCALER(7),
CLK => ramclk_c,
D => N_210);
\R.SCALER[8]_REG_Z1332\: DFN1 port map (
Q => SCALER(8),
CLK => ramclk_c,
D => N_211);
\R.SCALER[9]_REG_Z1334\: DFN1 port map (
Q => SCALER(9),
CLK => ramclk_c,
D => N_212);
\R.SCALER[10]_REG_Z1336\: DFN1 port map (
Q => SCALER(10),
CLK => ramclk_c,
D => N_213);
\R.SCALER[11]_REG_Z1338\: DFN1 port map (
Q => SCALER_0(11),
CLK => ramclk_c,
D => N_214);
\R.SCALER[12]_REG_Z1340\: DFN1 port map (
Q => SCALER(12),
CLK => ramclk_c,
D => N_215);
\R.SCALER[13]_REG_Z1342\: DFN1 port map (
Q => SCALER(13),
CLK => ramclk_c,
D => N_216);
\R.SCALER[14]_REG_Z1344\: DFN1 port map (
Q => SCALER(14),
CLK => ramclk_c,
D => N_217);
\R.SCALER[15]_REG_Z1346\: DFN1 port map (
Q => SCALER(15),
CLK => ramclk_c,
D => N_218);
\R.SCALER[16]_REG_Z1348\: DFN1 port map (
Q => SCALER(16),
CLK => ramclk_c,
D => N_219);
\R.SCALER[17]_REG_Z1350\: DFN1 port map (
Q => SCALER(17),
CLK => ramclk_c,
D => N_220);
\R.TXCLK[0]_REG_Z1352\: DFN1E0 port map (
Q => TXCLK(0),
CLK => ramclk_c,
D => TXCLK_1(0),
E => TXCLK_1_SQMUXA_1);
\R.TXCLK[1]_REG_Z1354\: DFN1E0 port map (
Q => TXCLK(1),
CLK => ramclk_c,
D => TXCLK_1(1),
E => TXCLK_1_SQMUXA_1);
\R.TXCLK[2]_REG_Z1356\: DFN1E0 port map (
Q => TXCLK(2),
CLK => ramclk_c,
D => TXCLK_1(2),
E => TXCLK_1_SQMUXA_1);
\R.RXCLK[0]_REG_Z1358\: DFN1E0 port map (
Q => RXCLK(0),
CLK => ramclk_c,
D => RXCLK_1(0),
E => RXCLK_1_SQMUXA_1);
\R.RXCLK[1]_REG_Z1360\: DFN1E0 port map (
Q => RXCLK(1),
CLK => ramclk_c,
D => RXCLK_1(1),
E => RXCLK_1_SQMUXA_1);
\R.RXCLK[2]_REG_Z1362\: DFN1E0 port map (
Q => RXCLK(2),
CLK => ramclk_c,
D => RXCLK_1(2),
E => RXCLK_1_SQMUXA_1);
\R.RHOLD[0]_REG_Z1364\: DFN1E1 port map (
Q => data(0),
CLK => ramclk_c,
D => RSHIFT(0),
E => DREADY_0_SQMUXA);
\R.RHOLD[1]_REG_Z1366\: DFN1E1 port map (
Q => data(1),
CLK => ramclk_c,
D => RSHIFT(1),
E => DREADY_0_SQMUXA);
\R.RHOLD[2]_REG_Z1368\: DFN1E1 port map (
Q => data(2),
CLK => ramclk_c,
D => RSHIFT(2),
E => DREADY_0_SQMUXA);
\R.RHOLD[3]_REG_Z1370\: DFN1E1 port map (
Q => data(3),
CLK => ramclk_c,
D => RSHIFT(3),
E => DREADY_0_SQMUXA);
\R.RHOLD[4]_REG_Z1372\: DFN1E1 port map (
Q => data(4),
CLK => ramclk_c,
D => RSHIFT(4),
E => DREADY_0_SQMUXA);
\R.RHOLD[5]_REG_Z1374\: DFN1E1 port map (
Q => data(5),
CLK => ramclk_c,
D => RSHIFT(5),
E => DREADY_0_SQMUXA);
\R.RHOLD[6]_REG_Z1376\: DFN1E1 port map (
Q => data(6),
CLK => ramclk_c,
D => RSHIFT(6),
E => DREADY_0_SQMUXA);
\R.RHOLD[7]_REG_Z1378\: DFN1E1 port map (
Q => data(7),
CLK => ramclk_c,
D => RSHIFT(7),
E => DREADY_0_SQMUXA);
\R.THOLD[0]_REG_Z1380\: DFN1E1 port map (
Q => THOLD(0),
CLK => ramclk_c,
D => hwdata(24),
E => write);
\R.THOLD[1]_REG_Z1382\: DFN1E1 port map (
Q => THOLD(1),
CLK => ramclk_c,
D => hwdata(25),
E => write);
\R.THOLD[2]_REG_Z1384\: DFN1E1 port map (
Q => THOLD(2),
CLK => ramclk_c,
D => hwdata(26),
E => write);
\R.THOLD[3]_REG_Z1386\: DFN1E1 port map (
Q => THOLD(3),
CLK => ramclk_c,
D => hwdata(27),
E => write);
\R.THOLD[4]_REG_Z1388\: DFN1E1 port map (
Q => THOLD(4),
CLK => ramclk_c,
D => hwdata(28),
E => write);
\R.THOLD[5]_REG_Z1390\: DFN1E1 port map (
Q => THOLD(5),
CLK => ramclk_c,
D => hwdata(29),
E => write);
\R.THOLD[6]_REG_Z1392\: DFN1E1 port map (
Q => THOLD(6),
CLK => ramclk_c,
D => hwdata(30),
E => write);
\R.THOLD[7]_REG_Z1394\: DFN1E1 port map (
Q => THOLD(7),
CLK => ramclk_c,
D => hwdata(31),
E => write);
\R.TCNT[0]_REG_Z1396\: DFN1 port map (
Q => TCNT(0),
CLK => ramclk_c,
D => TCNT_RNO(0));
\R.TCNT[1]_REG_Z1398\: DFN1 port map (
Q => TCNT(1),
CLK => ramclk_c,
D => TCNT_RNO(1));
\R.RXSTATE[0]_REG_Z1400\: DFN1 port map (
Q => RXSTATE(0),
CLK => ramclk_c,
D => RXSTATE_RNO(0));
\R.RXSTATE[1]_REG_Z1402\: DFN1 port map (
Q => RXSTATE(1),
CLK => ramclk_c,
D => N_33);
\R.TSHIFT[0]_REG_Z1404\: DFN1 port map (
Q => DSUTX_C_297,
CLK => ramclk_c,
D => TSHIFT_1(0));
\R.TSHIFT[1]_REG_Z1406\: DFN1E0 port map (
Q => TSHIFT(1),
CLK => ramclk_c,
D => N_368,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[2]_REG_Z1408\: DFN1E0 port map (
Q => TSHIFT(2),
CLK => ramclk_c,
D => N_369,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[3]_REG_Z1410\: DFN1E0 port map (
Q => TSHIFT(3),
CLK => ramclk_c,
D => N_370,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[4]_REG_Z1412\: DFN1E0 port map (
Q => TSHIFT(4),
CLK => ramclk_c,
D => N_371,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[5]_REG_Z1414\: DFN1E0 port map (
Q => TSHIFT(5),
CLK => ramclk_c,
D => N_372,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[6]_REG_Z1416\: DFN1E0 port map (
Q => TSHIFT(6),
CLK => ramclk_c,
D => N_373,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[7]_REG_Z1418\: DFN1E0 port map (
Q => TSHIFT(7),
CLK => ramclk_c,
D => N_374,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[8]_REG_Z1420\: DFN1E0 port map (
Q => TSHIFT(8),
CLK => ramclk_c,
D => N_375,
E => TSHIFT_9_SN_N_5);
\R.TSHIFT[9]_REG_Z1422\: DFN1E0 port map (
Q => TSHIFT(9),
CLK => ramclk_c,
D => TXSTATE(0),
E => TSHIFT_9_SN_N_5);
\R.RXDB[0]_REG_Z1424\: DFN1 port map (
Q => RXDB(0),
CLK => ramclk_c,
D => RXDB_1(0));
\R.RXDB[1]_REG_Z1426\: DFN1 port map (
Q => RXDB(1),
CLK => ramclk_c,
D => RXDB(0));
\R.RXF[0]_REG_Z1428\: DFN1 port map (
Q => RXF(0),
CLK => ramclk_c,
D => dsurx_c);
\R.RXF[1]_REG_Z1430\: DFN1 port map (
Q => RXF(1),
CLK => ramclk_c,
D => RXF(0));
\R.RXF[2]_REG_Z1432\: DFN1E1 port map (
Q => RXF(2),
CLK => ramclk_c,
D => RXF(1),
E => SCALER_0(0));
\R.RXF[3]_REG_Z1434\: DFN1E1 port map (
Q => RXF(3),
CLK => ramclk_c,
D => RXF(2),
E => SCALER_0(0));
\R.RXF[4]_REG_Z1436\: DFN1E1 port map (
Q => RXF(4),
CLK => ramclk_c,
D => RXF(3),
E => SCALER_0(0));
\UARTOP.OP_GT.V.BRATE2_0.I_54\: AO1 port map (
Y => BRATE2,
A => DWACT_COMP0_E(1),
B => DWACT_COMP0_E(2),
C => DWACT_COMP0_E(0));
\UARTOP.OP_GT.V.BRATE2_0.I_53\: AO1 port map (
Y => DWACT_COMP0_E(2),
A => DWACT_CMPLE_PO2_DWACT_COMP0_E(1),
B => DWACT_CMPLE_PO2_DWACT_COMP0_E(2),
C => DWACT_CMPLE_PO2_DWACT_COMP0_E(0));
\UARTOP.OP_GT.V.BRATE2_0.I_52\: OA1 port map (
Y => DWACT_CMPLE_PO2_DWACT_COMP0_E(2),
A => N_11,
B => N_10_1,
C => N_9);
\UARTOP.OP_GT.V.BRATE2_0.I_51\: OA1A port map (
Y => N_11,
A => N_6,
B => N_8,
C => N_7_1);
\UARTOP.OP_GT.V.BRATE2_0.I_50\: AO1C port map (
Y => N_10_1,
A => SCALER(7),
B => UN1_DCOM0(9),
C => N_5);
\UARTOP.OP_GT.V.BRATE2_0.I_49\: OR2A port map (
Y => N_9,
A => SCALER(8),
B => UN1_DCOM0(10));
\UARTOP.OP_GT.V.BRATE2_0.I_48\: AO1C port map (
Y => N_8,
A => SCALER(6),
B => UN1_DCOM0(8),
C => N_2);
\UARTOP.OP_GT.V.BRATE2_0.I_47\: OA1A port map (
Y => N_7_1,
A => SCALER(7),
B => UN1_DCOM0(9),
C => N_3);
\UARTOP.OP_GT.V.BRATE2_0.I_46\: AO1C port map (
Y => N_6,
A => UN1_DCOM0_287,
B => SCALER(5),
C => N_4_0);
\UARTOP.OP_GT.V.BRATE2_0.I_45\: OR2A port map (
Y => N_5,
A => UN1_DCOM0(10),
B => SCALER(8));
\UARTOP.OP_GT.V.BRATE2_0.I_44\: NOR2A port map (
Y => N_4_0,
A => UN1_DCOM0(6),
B => SCALER(4));
\UARTOP.OP_GT.V.BRATE2_0.I_43\: OR2A port map (
Y => N_3,
A => SCALER(6),
B => UN1_DCOM0(8));
\UARTOP.OP_GT.V.BRATE2_0.I_42\: OR2A port map (
Y => N_2,
A => UN1_DCOM0_287,
B => SCALER(5));
\UARTOP.OP_GT.V.BRATE2_0.I_41\: AOI1A port map (
Y => DWACT_CMPLE_PO2_DWACT_COMP0_E(0),
A => ACT_LT3_E(3),
B => ACT_LT3_E(4),
C => ACT_LT3_E(5));
\UARTOP.OP_GT.V.BRATE2_0.I_40\: AND2A port map (
Y => ACT_LT3_E(5),
A => UN1_DCOM0_286,
B => SCALER_0(11));
\UARTOP.OP_GT.V.BRATE2_0.I_39\: OR2A port map (
Y => ACT_LT3_E(4),
A => UN1_DCOM0_286,
B => SCALER_0(11));
\UARTOP.OP_GT.V.BRATE2_0.I_38\: AOI1A port map (
Y => ACT_LT3_E(3),
A => ACT_LT3_E(0),
B => ACT_LT3_E(1),
C => ACT_LT3_E(2));
\UARTOP.OP_GT.V.BRATE2_0.I_37\: AND2A port map (
Y => ACT_LT3_E(2),
A => UN1_DCOM0_290,
B => SCALER(10));
\UARTOP.OP_GT.V.BRATE2_0.I_36\: OR2A port map (
Y => ACT_LT3_E(1),
A => UN1_DCOM0_290,
B => SCALER(10));
\UARTOP.OP_GT.V.BRATE2_0.I_35\: NOR2A port map (
Y => ACT_LT3_E(0),
A => UN1_DCOM0(11),
B => SCALER(9));
\UARTOP.OP_GT.V.BRATE2_0.I_34\: AND3 port map (
Y => DWACT_CMPLE_PO2_DWACT_COMP0_E(1),
A => DWACT_BL_EQUAL_0_E(2),
B => DWACT_BL_EQUAL_0_E(1),
C => DWACT_BL_EQUAL_0_E(0));
\UARTOP.OP_GT.V.BRATE2_0.I_33\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(2),
A => SCALER_0(11),
B => UN1_DCOM0_286);
\UARTOP.OP_GT.V.BRATE2_0.I_32\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(1),
A => SCALER(10),
B => UN1_DCOM0_290);
\UARTOP.OP_GT.V.BRATE2_0.I_31\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(0),
A => SCALER(9),
B => UN1_DCOM0(11));
\UARTOP.OP_GT.V.BRATE2_0.I_30\: AO1 port map (
Y => DWACT_COMP0_E(0),
A => DWACT_CMPLE_PO0_DWACT_COMP0_E(1),
B => DWACT_CMPLE_PO0_DWACT_COMP0_E(2),
C => DWACT_CMPLE_PO0_DWACT_COMP0_E(0));
\UARTOP.OP_GT.V.BRATE2_0.I_29\: AOI1A port map (
Y => DWACT_CMPLE_PO0_DWACT_COMP0_E(2),
A => ACT_LT4_E(3),
B => ACT_LT4_E(6),
C => ACT_LT4_E(10));
\UARTOP.OP_GT.V.BRATE2_0.I_28\: AOI1A port map (
Y => ACT_LT4_E(10),
A => ACT_LT4_E(7),
B => ACT_LT4_E(8),
C => ACT_LT4_E(5));
\UARTOP.OP_GT.V.BRATE2_0.I_27\: OR2A port map (
Y => ACT_LT4_E(8),
A => SCALER(15),
B => UN1_DCOM0_284);
\UARTOP.OP_GT.V.BRATE2_0.I_26\: NOR2A port map (
Y => ACT_LT4_E(7),
A => SCALER(14),
B => UN1_DCOM0_289);
\UARTOP.OP_GT.V.BRATE2_0.I_25\: NOR2A port map (
Y => ACT_LT4_E(6),
A => ACT_LT4_E(4),
B => ACT_LT4_E(5));
\UARTOP.OP_GT.V.BRATE2_0.I_24\: NOR2A port map (
Y => ACT_LT4_E(5),
A => UN1_DCOM0_284,
B => SCALER(15));
\UARTOP.OP_GT.V.BRATE2_0.I_23\: OR2A port map (
Y => ACT_LT4_E(4),
A => UN1_DCOM0_289,
B => SCALER(14));
\UARTOP.OP_GT.V.BRATE2_0.I_22\: AOI1A port map (
Y => ACT_LT4_E(3),
A => ACT_LT4_E(0),
B => ACT_LT4_E(1),
C => ACT_LT4_E(2));
\UARTOP.OP_GT.V.BRATE2_0.I_21\: AND2A port map (
Y => ACT_LT4_E(2),
A => UN1_DCOM0_285,
B => SCALER(13));
\UARTOP.OP_GT.V.BRATE2_0.I_20\: OR2A port map (
Y => ACT_LT4_E(1),
A => UN1_DCOM0_285,
B => SCALER(13));
\UARTOP.OP_GT.V.BRATE2_0.I_19\: NOR2A port map (
Y => ACT_LT4_E(0),
A => UN1_DCOM0_291,
B => SCALER(12));
\UARTOP.OP_GT.V.BRATE2_0.I_18\: AND3A port map (
Y => DWACT_CMPLE_PO0_DWACT_COMP0_E(0),
A => ACT_LT2_E(0),
B => ACT_LT2_E(1),
C => ACT_LT2_E(2));
\UARTOP.OP_GT.V.BRATE2_0.I_17\: AO1A port map (
Y => ACT_LT2_E(2),
A => SCALER(16),
B => NN_6,
C => UN1_DCOM0_288);
\UARTOP.OP_GT.V.BRATE2_0.I_16\: AO1C port map (
Y => ACT_LT2_E(1),
A => SCALER(16),
B => NN_6,
C => SCALER(17));
\UARTOP.OP_GT.V.BRATE2_0.I_15\: AND2A port map (
Y => ACT_LT2_E(0),
A => UN1_DCOM0_288,
B => SCALER(17));
\UARTOP.OP_GT.V.BRATE2_0.I_14\: AND2 port map (
Y => DWACT_CMPLE_PO0_DWACT_COMP0_E(1),
A => DWACT_BL_EQUAL_0_E_0(1),
B => DWACT_BL_EQUAL_0_E_0(0));
\UARTOP.OP_GT.V.BRATE2_0.I_13\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E_0(1),
A => SCALER(17),
B => UN1_DCOM0_288);
\UARTOP.OP_GT.V.BRATE2_0.I_12\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E_0(0),
A => SCALER(16),
B => NN_6);
\UARTOP.OP_GT.V.BRATE2_0.I_9\: AND2 port map (
Y => DWACT_COMP0_E(1),
A => DWACT_BL_EQUAL_0_DWACT_ANDTREE_E(1),
B => DWACT_BL_EQUAL_0_DWACT_ANDTREE_E(0));
\UARTOP.OP_GT.V.BRATE2_0.I_8\: AND3 port map (
Y => DWACT_BL_EQUAL_0_DWACT_ANDTREE_E(1),
A => DWACT_BL_EQUAL_0_E(3),
B => DWACT_BL_EQUAL_0_E(4),
C => DWACT_BL_EQUAL_0_E(5));
\UARTOP.OP_GT.V.BRATE2_0.I_7\: AND3 port map (
Y => DWACT_BL_EQUAL_0_DWACT_ANDTREE_E(0),
A => DWACT_BL_EQUAL_0_E_1(0),
B => DWACT_BL_EQUAL_0_E_1(1),
C => DWACT_BL_EQUAL_0_E_0(2));
\UARTOP.OP_GT.V.BRATE2_0.I_6\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E_1(1),
A => SCALER(13),
B => UN1_DCOM0_285);
\UARTOP.OP_GT.V.BRATE2_0.I_5\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E_1(0),
A => SCALER(12),
B => UN1_DCOM0_291);
\UARTOP.OP_GT.V.BRATE2_0.I_4\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(5),
A => SCALER(17),
B => UN1_DCOM0_288);
\UARTOP.OP_GT.V.BRATE2_0.I_3\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(4),
A => SCALER(16),
B => NN_6);
\UARTOP.OP_GT.V.BRATE2_0.I_2\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E(3),
A => SCALER(15),
B => UN1_DCOM0_284);
\UARTOP.OP_GT.V.BRATE2_0.I_1\: XNOR2 port map (
Y => DWACT_BL_EQUAL_0_E_0(2),
A => SCALER(14),
B => UN1_DCOM0_289);
\UN4_SCALER.I_49\: XNOR2 port map (
Y => I_49_0,
A => N_2_0,
B => SCALER(17));
\UN4_SCALER.I_48\: OR3 port map (
Y => N_2_0,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(10),
C => DWACT_FDEC_E(11));
\UN4_SCALER.I_47\: OR2 port map (
Y => DWACT_FDEC_E(11),
A => SCALER(15),
B => SCALER(16));
\UN4_SCALER.I_46\: XNOR2 port map (
Y => I_46_0,
A => N_3_0,
B => SCALER(16));
\UN4_SCALER.I_45\: OR3 port map (
Y => N_3_0,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(10),
C => SCALER(15));
\UN4_SCALER.I_44\: OR2 port map (
Y => DWACT_FDEC_E(10),
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(9));
\UN4_SCALER.I_43\: XNOR2 port map (
Y => I_43_0,
A => N_4_1,
B => SCALER(15));
\UN4_SCALER.I_42\: OR3 port map (
Y => N_4_1,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => DWACT_FDEC_E(9));
\UN4_SCALER.I_41\: OR3 port map (
Y => DWACT_FDEC_E(9),
A => SCALER(12),
B => SCALER(13),
C => SCALER(14));
\UN4_SCALER.I_40\: XNOR2 port map (
Y => I_40_0,
A => N_5_0,
B => SCALER(14));
\UN4_SCALER.I_39\: OR3 port map (
Y => N_5_0,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => DWACT_FDEC_E(8));
\UN4_SCALER.I_38\: OR2 port map (
Y => DWACT_FDEC_E(8),
A => SCALER(12),
B => SCALER(13));
\UN4_SCALER.I_37\: XNOR2 port map (
Y => I_37_0,
A => N_6_0,
B => SCALER(13));
\UN4_SCALER.I_36\: OR3 port map (
Y => N_6_0,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => SCALER(12));
\UN4_SCALER.I_35\: XNOR2 port map (
Y => I_35_0,
A => N_7_0,
B => SCALER(12));
\UN4_SCALER.I_33\: OR3 port map (
Y => DWACT_FDEC_E(7),
A => SCALER(9),
B => SCALER(10),
C => SCALER_0(11));
\UN4_SCALER.I_32\: XNOR2 port map (
Y => I_32_0,
A => N_8_0,
B => SCALER_0(11));
\UN4_SCALER.I_31\: OR3 port map (
Y => N_8_0,
A => DWACT_FDEC_E(6),
B => SCALER(9),
C => SCALER(10));
\UN4_SCALER.I_30\: OR3 port map (
Y => DWACT_FDEC_E(6),
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(5));
\UN4_SCALER.I_29\: OR3 port map (
Y => DWACT_FDEC_E(5),
A => SCALER(6),
B => SCALER(7),
C => SCALER(8));
\UN4_SCALER.I_28\: XNOR2 port map (
Y => I_28_0,
A => N_9_0,
B => SCALER(10));
\UN4_SCALER.I_27\: OR3 port map (
Y => N_9_0,
A => DWACT_FDEC_E(4),
B => SCALER(8),
C => SCALER(9));
\UN4_SCALER.I_26\: XNOR2 port map (
Y => I_26_0,
A => N_10_0,
B => SCALER(9));
\UN4_SCALER.I_24\: OR3 port map (
Y => DWACT_FDEC_E(4),
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN4_SCALER.I_23\: XNOR2 port map (
Y => I_23_0,
A => N_11_0,
B => SCALER(8));
\UN4_SCALER.I_22\: OR3 port map (
Y => N_11_0,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN4_SCALER.I_21\: OR2 port map (
Y => DWACT_FDEC_E(3),
A => SCALER(6),
B => SCALER(7));
\UN4_SCALER.I_20\: XNOR2 port map (
Y => I_20_0,
A => N_12,
B => SCALER(7));
\UN4_SCALER.I_19\: OR3 port map (
Y => N_12,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => SCALER(6));
\UN4_SCALER.I_18\: OR3 port map (
Y => DWACT_FDEC_E(2),
A => SCALER(3),
B => SCALER(4),
C => SCALER(5));
\UN4_SCALER.I_17\: XNOR2 port map (
Y => I_17_0,
A => N_13,
B => SCALER(6));
\UN4_SCALER.I_16\: OR3 port map (
Y => N_13,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(1),
C => SCALER(5));
\UN4_SCALER.I_15\: OR2 port map (
Y => DWACT_FDEC_E(1),
A => SCALER(3),
B => SCALER(4));
\UN4_SCALER.I_14\: XNOR2 port map (
Y => I_14_2,
A => N_14,
B => SCALER(5));
\UN4_SCALER.I_13\: OR3 port map (
Y => N_14,
A => DWACT_FDEC_E(0),
B => SCALER(3),
C => SCALER(4));
\UN4_SCALER.I_12\: XNOR2 port map (
Y => I_12_0,
A => N_15_0,
B => SCALER(4));
\UN4_SCALER.I_10\: OR3 port map (
Y => DWACT_FDEC_E(0),
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN4_SCALER.I_9\: XNOR2 port map (
Y => I_9_0,
A => N_16,
B => SCALER(3));
\UN4_SCALER.I_8\: OR3 port map (
Y => N_16,
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN4_SCALER.I_7\: XNOR2 port map (
Y => I_7_0,
A => N_17_0,
B => SCALER(2));
\UN4_SCALER.I_5\: XNOR2 port map (
Y => I_5_0,
A => SCALER(0),
B => SCALER(1));
\UN14_SCALER.I_49\: XOR2 port map (
Y => I_49_1,
A => N_2_1,
B => SCALER(17));
\UN14_SCALER.I_48\: AND3 port map (
Y => N_2_1,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => DWACT_FINC_E(11));
\UN14_SCALER.I_47\: AND2 port map (
Y => DWACT_FINC_E(11),
A => SCALER(15),
B => SCALER(16));
\UN14_SCALER.I_46\: XOR2 port map (
Y => I_46_1,
A => N_3_1,
B => SCALER(16));
\UN14_SCALER.I_45\: AND3 port map (
Y => N_3_1,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(10),
C => SCALER(15));
\UN14_SCALER.I_44\: AND2 port map (
Y => DWACT_FINC_E(10),
A => DWACT_FINC_E(7),
B => DWACT_FINC_E(9));
\UN14_SCALER.I_43\: XOR2 port map (
Y => I_43_1,
A => N_4_2,
B => SCALER(15));
\UN14_SCALER.I_42\: AND3 port map (
Y => N_4_2,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(9));
\UN14_SCALER.I_41\: AND3 port map (
Y => DWACT_FINC_E(9),
A => SCALER(12),
B => SCALER(13),
C => SCALER(14));
\UN14_SCALER.I_40\: XOR2 port map (
Y => I_40_1,
A => N_5_1,
B => SCALER(14));
\UN14_SCALER.I_39\: AND3 port map (
Y => N_5_1,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => DWACT_FINC_E(8));
\UN14_SCALER.I_38\: AND2 port map (
Y => DWACT_FINC_E(8),
A => SCALER(12),
B => SCALER(13));
\UN14_SCALER.I_37\: XOR2 port map (
Y => I_37_1,
A => N_6_1,
B => SCALER(13));
\UN14_SCALER.I_36\: AND3 port map (
Y => N_6_1,
A => DWACT_FINC_E(6),
B => DWACT_FINC_E(7),
C => SCALER(12));
\UN14_SCALER.I_35\: XOR2 port map (
Y => I_35_1,
A => N_7,
B => SCALER(12));
\UN14_SCALER.I_33\: AND3 port map (
Y => DWACT_FINC_E(7),
A => SCALER(9),
B => SCALER(10),
C => SCALER_0(11));
\UN14_SCALER.I_32\: XOR2 port map (
Y => I_32_1,
A => N_8_1,
B => SCALER_0(11));
\UN14_SCALER.I_31\: AND3 port map (
Y => N_8_1,
A => DWACT_FINC_E(6),
B => SCALER(9),
C => SCALER(10));
\UN14_SCALER.I_30\: AND3 port map (
Y => DWACT_FINC_E(6),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(5));
\UN14_SCALER.I_29\: AND3 port map (
Y => DWACT_FINC_E(5),
A => SCALER(6),
B => SCALER(7),
C => SCALER(8));
\UN14_SCALER.I_28\: XOR2 port map (
Y => I_28_1,
A => N_9_1,
B => SCALER(10));
\UN14_SCALER.I_27\: AND3 port map (
Y => N_9_1,
A => DWACT_FINC_E(4),
B => SCALER(8),
C => SCALER(9));
\UN14_SCALER.I_26\: XOR2 port map (
Y => I_26_1,
A => N_10,
B => SCALER(9));
\UN14_SCALER.I_24\: AND3 port map (
Y => DWACT_FINC_E(4),
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN14_SCALER.I_23\: XOR2 port map (
Y => I_23_1,
A => N_11_1,
B => SCALER(8));
\UN14_SCALER.I_22\: AND3 port map (
Y => N_11_1,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => DWACT_FINC_E(3));
\UN14_SCALER.I_21\: AND2 port map (
Y => DWACT_FINC_E(3),
A => SCALER(6),
B => SCALER(7));
\UN14_SCALER.I_20\: XOR2 port map (
Y => I_20_1,
A => N_12_0,
B => SCALER(7));
\UN14_SCALER.I_19\: AND3 port map (
Y => N_12_0,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(2),
C => SCALER(6));
\UN14_SCALER.I_18\: AND3 port map (
Y => DWACT_FINC_E(2),
A => SCALER(3),
B => SCALER(4),
C => SCALER(5));
\UN14_SCALER.I_17\: XOR2 port map (
Y => I_17_1,
A => N_13_0,
B => SCALER(6));
\UN14_SCALER.I_16\: AND3 port map (
Y => N_13_0,
A => DWACT_FINC_E(0),
B => DWACT_FINC_E(1),
C => SCALER(5));
\UN14_SCALER.I_15\: AND2 port map (
Y => DWACT_FINC_E(1),
A => SCALER(3),
B => SCALER(4));
\UN14_SCALER.I_14\: XOR2 port map (
Y => I_14_3,
A => N_14_0,
B => SCALER(5));
\UN14_SCALER.I_13\: AND3 port map (
Y => N_14_0,
A => DWACT_FINC_E(0),
B => SCALER(3),
C => SCALER(4));
\UN14_SCALER.I_12\: XOR2 port map (
Y => I_12_1,
A => N_15,
B => SCALER(4));
\UN14_SCALER.I_10\: AND3 port map (
Y => DWACT_FINC_E(0),
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN14_SCALER.I_9\: XOR2 port map (
Y => I_9_1,
A => N_16_0,
B => SCALER(3));
\UN14_SCALER.I_8\: AND3 port map (
Y => N_16_0,
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN14_SCALER.I_7\: XOR2 port map (
Y => I_7_1,
A => N_17,
B => SCALER(2));
\UN14_SCALER.I_5\: XOR2 port map (
Y => I_5_1,
A => SCALER(0),
B => SCALER(1));
\UN1_R.TCNT_1.I_10\: XOR2 port map (
Y => I_10,
A => TCNT(1),
B => DWACT_ADD_CI_0_TMP(0));
\UN1_R.TCNT_1.I_8\: XOR2 port map (
Y => DWACT_ADD_CI_0_PARTIAL_SUM(0),
A => TCNT(0),
B => TCNT_0_SQMUXA);
\UN1_R.TCNT_1.I_1\: AND2 port map (
Y => DWACT_ADD_CI_0_TMP(0),
A => TCNT(0),
B => TCNT_0_SQMUXA);
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
un1_dcom0_16 <= NN_6;
un1_dcom0_15 <= UN1_DCOM0_284;
un1_dcom0_13 <= UN1_DCOM0_285;
un1_dcom0_11 <= UN1_DCOM0_286;
un1_dcom0_5 <= UN1_DCOM0_287;
un1_dcom0_17 <= UN1_DCOM0_288;
un1_dcom0_14 <= UN1_DCOM0_289;
un1_dcom0_10 <= UN1_DCOM0_290;
un1_dcom0_12 <= UN1_DCOM0_291;
un1_dcom0_34 <= UN1_DCOM0_292;
un1_rdata23 <= UN1_RDATA23_293;
dready <= DREADY_294;
thempty <= THEMPTY_295;
enable <= ENABLE_296;
dsutx_c <= DSUTX_C_297;
N_64 <= N_298;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity dsu3x_2_2304_3840_1_30_10_0_0_0_0_32_0 is
port(
hrdata : out std_logic_vector(31 downto 0);
ddata : out std_logic_vector(31 downto 0);
data_0_iv_8 : in std_logic_vector(5 downto 5);
data_0_iv_7 : in std_logic_vector(5 downto 5);
data_1_iv_6 : in std_logic_vector(25 downto 25);
data_1_iv_5 : in std_logic_vector(25 downto 25);
data_0_iv_3_2 :  in std_logic;
data_0_iv_3_10 :  in std_logic;
data_0_iv_3_1 :  in std_logic;
data_0_iv_3_0 :  in std_logic;
data_0_iv_5_17 :  in std_logic;
data_0_iv_5_14 :  in std_logic;
data_0_iv_5_12 :  in std_logic;
data_0_iv_5_11 :  in std_logic;
data_0_iv_5_10 :  in std_logic;
data_0_iv_5_9 :  in std_logic;
data_0_iv_5_8 :  in std_logic;
data_0_iv_5_19 :  in std_logic;
data_0_iv_5_18 :  in std_logic;
data_0_iv_5_2 :  in std_logic;
data_0_iv_5_0 :  in std_logic;
data_0_iv_4_7 :  in std_logic;
data_0_iv_4_17 :  in std_logic;
data_0_iv_4_15 :  in std_logic;
data_0_iv_4_14 :  in std_logic;
data_0_iv_4_12 :  in std_logic;
data_0_iv_4_11 :  in std_logic;
data_0_iv_4_10 :  in std_logic;
data_0_iv_4_9 :  in std_logic;
data_0_iv_4_8 :  in std_logic;
data_0_iv_4_6 :  in std_logic;
data_0_iv_4_19 :  in std_logic;
data_0_iv_4_18 :  in std_logic;
data_0_iv_4_5 :  in std_logic;
data_0_iv_4_2 :  in std_logic;
data_0_iv_4_0 :  in std_logic;
hwdata : in std_logic_vector(31 downto 0);
data_28 :  in std_logic;
data_15 :  in std_logic;
data_13 :  in std_logic;
data_16 :  in std_logic;
data_7 :  in std_logic;
data_8 :  in std_logic;
data_4 :  in std_logic;
data_6 :  in std_logic;
data_2 :  in std_logic;
data_3 :  in std_logic;
data_11 :  in std_logic;
data_9 :  in std_logic;
data_10 :  in std_logic;
data_1 :  in std_logic;
data_0 :  in std_logic;
daddr : out std_logic_vector(23 downto 2);
dsubre_c :  in std_logic;
N_5593 :  in std_logic;
N_5592 :  in std_logic;
N_5591 :  in std_logic;
N_5590 :  in std_logic;
N_5589 :  in std_logic;
N_5588 :  in std_logic;
N_5587 :  in std_logic;
N_5586 :  in std_logic;
N_5585 :  in std_logic;
N_5584 :  in std_logic;
N_5583 :  in std_logic;
N_5582 :  in std_logic;
N_5581 :  in std_logic;
N_5580 :  in std_logic;
N_5579 :  in std_logic;
N_5334 :  in std_logic;
N_5333 :  in std_logic;
N_5332 :  in std_logic;
N_5331 :  in std_logic;
N_5330 :  in std_logic;
N_5329 :  in std_logic;
N_5328 :  in std_logic;
N_5327 :  in std_logic;
dsuact_c :  out std_logic;
N_5601 :  in std_logic;
reset :  out std_logic;
ramclk_c :  in std_logic;
un1_hready_0 :  in std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  in std_logic;
N_5598 :  in std_logic;
hready :  out std_logic;
btrape :  out std_logic;
crdy :  in std_logic;
N_137 :  out std_logic;
pwd :  in std_logic;
errorn_i_4 :  in std_logic;
btrapa :  out std_logic;
bwatch :  out std_logic;
bsoft :  out std_logic;
step :  out std_logic;
berror :  out std_logic;
data_9_sqmuxa_2 :  in std_logic;
tstop :  in std_logic;
annul_all13 :  in std_logic;
halt :  out std_logic;
dbreak :  out std_logic;
N_5420_1 :  out std_logic;
dwrite :  out std_logic;
N_5187 :  in std_logic;
flash_rpn_c :  in std_logic);
end dsu3x_2_2304_3840_1_30_10_0_0_0_0_32_0;

architecture beh of dsu3x_2_2304_3840_1_30_10_0_0_0_0_32_0 is
signal DWACT_ADD_CI_0_G_ARRAY_4 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_9 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_3_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_10_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_10 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_7 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11_5 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_11 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_5 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_11_4 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_9 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_10_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2_5 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_TMP : std_logic_vector(0 to 0);
signal TIMER : std_logic_vector(29 downto 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_4 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_3 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_12 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_6 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_7 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_8 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_9 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_10 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_11 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_5 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_13 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_G_ARRAY_12_1 : std_logic_vector(0 to 0);
signal HRDATA_1_0_0 : std_logic_vector(16 downto 0);
signal HRDATA_1_0_A3_1_0 : std_logic_vector(10 to 10);
signal HRDATA_1_0_2 : std_logic_vector(0 to 0);
signal HRDATA_1_0_1 : std_logic_vector(16 downto 0);
signal DMSK : std_logic_vector(0 to 0);
signal BN_1_IV_I_0 : std_logic_vector(0 to 0);
signal DSUBRE : std_logic_vector(2 downto 0);
signal BN_1_IV_I_A3_2 : std_logic_vector(0 to 0);
signal BN_1_IV_I_A3_0 : std_logic_vector(0 to 0);
signal HRDATA_1_0_A2_0_0 : std_logic_vector(0 to 0);
signal HADDR : std_logic_vector(24 to 24);
signal CNT : std_logic_vector(2 downto 0);
signal HRDATA_1 : std_logic_vector(31 downto 0);
signal BN_RNO : std_logic_vector(0 to 0);
signal BMSK : std_logic_vector(0 to 0);
signal RESET_1 : std_logic_vector(0 to 0);
signal BS_RNO : std_logic_vector(0 to 0);
signal TE_RNO : std_logic_vector(0 to 0);
signal TIMER_RNO : std_logic_vector(28 downto 0);
signal DWACT_ADD_CI_0_PARTIAL_SUM : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2_4 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_10 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_12 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_8 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_4 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_2_2 : std_logic_vector(0 to 0);
signal DWACT_ADD_CI_0_POG_ARRAY_1_6 : std_logic_vector(0 to 0);
signal CNT3_2_0 : std_logic ;
signal N_4085_I : std_logic ;
signal N_5303 : std_logic ;
signal N_5295_0 : std_logic ;
signal N_5294 : std_logic ;
signal N_682_0 : std_logic ;
signal TIMER_1_SQMUXA_3_0_A3_1 : std_logic ;
signal N_5188 : std_logic ;
signal N_5186_0 : std_logic ;
signal N_5196_0 : std_logic ;
signal HWRITE_0_SQMUXA_0 : std_logic ;
signal N_5309 : std_logic ;
signal HREADY_1_0_3 : std_logic ;
signal HREADY_1_0_0 : std_logic ;
signal N_5422 : std_logic ;
signal HREADY_1_0_2 : std_logic ;
signal HREADY_1_0_A2_0 : std_logic ;
signal N_5414 : std_logic ;
signal N_5419 : std_logic ;
signal HREADY_1_0_A2_2_2 : std_logic ;
signal N_687 : std_logic ;
signal N_5420 : std_logic ;
signal N_5250 : std_logic ;
signal N_295 : std_logic ;
signal N_682 : std_logic ;
signal N_285 : std_logic ;
signal N_321 : std_logic ;
signal N_330 : std_logic ;
signal N_288 : std_logic ;
signal N_333 : std_logic ;
signal N_327 : std_logic ;
signal N_293 : std_logic ;
signal N_5196 : std_logic ;
signal DWRITE_279 : std_logic ;
signal N_5295 : std_logic ;
signal N_5199 : std_logic ;
signal N_281 : std_logic ;
signal N_5248 : std_logic ;
signal N_5256 : std_logic ;
signal N_300 : std_logic ;
signal N_317 : std_logic ;
signal N_314 : std_logic ;
signal N_5191 : std_logic ;
signal DBREAK_278 : std_logic ;
signal NN_1 : std_logic ;
signal DADDR_269 : std_logic ;
signal DENABLE_I_I_A2_0 : std_logic ;
signal HREADY_1_0_A2_2_1 : std_logic ;
signal HREADY_1_0_A2_1_0 : std_logic ;
signal DENABLE_I_I_A2_0_1 : std_logic ;
signal DADDR_267 : std_logic ;
signal HREADY_1_0_A2_3_0 : std_logic ;
signal HREADY_RNO : std_logic ;
signal N_5289 : std_logic ;
signal N_324 : std_logic ;
signal N_323 : std_logic ;
signal N_322 : std_logic ;
signal N_5186 : std_logic ;
signal TENABLE : std_logic ;
signal N_5202 : std_logic ;
signal HWRITE_RNIEIEI3 : std_logic ;
signal N_5245 : std_logic ;
signal N_5189 : std_logic ;
signal ACT_RNO : std_logic ;
signal N_5423 : std_logic ;
signal N_696 : std_logic ;
signal N_5424 : std_logic ;
signal DADDR_268 : std_logic ;
signal N_5422_1 : std_logic ;
signal N_133 : std_logic ;
signal N_4206 : std_logic ;
signal RESET_0_SQMUXA : std_logic ;
signal N_4207 : std_logic ;
signal N_4208 : std_logic ;
signal HALT_277 : std_logic ;
signal N_4209 : std_logic ;
signal BMSK_1_SQMUXA : std_logic ;
signal N_4210 : std_logic ;
signal N_4211 : std_logic ;
signal STEP_275 : std_logic ;
signal BSOFT_274 : std_logic ;
signal N_334 : std_logic ;
signal N_5238 : std_logic ;
signal N_5239 : std_logic ;
signal N_5242 : std_logic ;
signal N_5243 : std_logic ;
signal DADDR_265 : std_logic ;
signal DADDR_263 : std_logic ;
signal N_30 : std_logic ;
signal N_44 : std_logic ;
signal N_5216 : std_logic ;
signal N_46 : std_logic ;
signal N_5217 : std_logic ;
signal N_48 : std_logic ;
signal N_5218 : std_logic ;
signal N_54 : std_logic ;
signal N_58 : std_logic ;
signal N_60 : std_logic ;
signal N_62 : std_logic ;
signal N_5219 : std_logic ;
signal N_92 : std_logic ;
signal N_5221 : std_logic ;
signal N_5223 : std_logic ;
signal N_98 : std_logic ;
signal N_5224 : std_logic ;
signal N_5225 : std_logic ;
signal N_5226 : std_logic ;
signal N_5227 : std_logic ;
signal N_5228 : std_logic ;
signal N_5229 : std_logic ;
signal N_5230 : std_logic ;
signal N_112 : std_logic ;
signal N_5231 : std_logic ;
signal N_5233 : std_logic ;
signal N_5234 : std_logic ;
signal N_5235 : std_logic ;
signal N_5236 : std_logic ;
signal N_254 : std_logic ;
signal N_255 : std_logic ;
signal N_256 : std_logic ;
signal N_257 : std_logic ;
signal N_258 : std_logic ;
signal N_5211 : std_logic ;
signal N_5212 : std_logic ;
signal N_5213 : std_logic ;
signal N_5214 : std_logic ;
signal I_103 : std_logic ;
signal I_110 : std_logic ;
signal I_95_0 : std_logic ;
signal I_98_0 : std_logic ;
signal I_97 : std_logic ;
signal I_93 : std_logic ;
signal I_96 : std_logic ;
signal I_102 : std_logic ;
signal I_114 : std_logic ;
signal I_116 : std_logic ;
signal I_99 : std_logic ;
signal I_105 : std_logic ;
signal I_111 : std_logic ;
signal I_113 : std_logic ;
signal I_119 : std_logic ;
signal I_112 : std_logic ;
signal I_118 : std_logic ;
signal I_115 : std_logic ;
signal I_108 : std_logic ;
signal I_94 : std_logic ;
signal I_100 : std_logic ;
signal I_109 : std_logic ;
signal N_5452 : std_logic ;
signal N_5456 : std_logic ;
signal N_5458 : std_logic ;
signal N_5460 : std_logic ;
signal N_5462 : std_logic ;
signal N_5464 : std_logic ;
signal N_5466 : std_logic ;
signal N_5468 : std_logic ;
signal N_5470 : std_logic ;
signal N_5473 : std_logic ;
signal N_5474 : std_logic ;
signal N_5304 : std_logic ;
signal N_5237 : std_logic ;
signal I_120 : std_logic ;
signal N_5262 : std_logic ;
signal N_5232 : std_logic ;
signal I_107 : std_logic ;
signal N_259 : std_logic ;
signal I_101 : std_logic ;
signal N_5220 : std_logic ;
signal I_106 : std_logic ;
signal N_5206 : std_logic ;
signal N_4838 : std_logic ;
signal HWRITE_0_SQMUXA : std_logic ;
signal CNTE : std_logic ;
signal CNT3_2 : std_logic ;
signal HSEL_RNO : std_logic ;
signal N_94 : std_logic ;
signal N_5222 : std_logic ;
signal I_104 : std_logic ;
signal N_253 : std_logic ;
signal I_121 : std_logic ;
signal N_252 : std_logic ;
signal I_117 : std_logic ;
signal N_5454 : std_logic ;
signal BTRAPE_271 : std_logic ;
signal BTRAPA_272 : std_logic ;
signal BWATCH_273 : std_logic ;
signal BERROR_276 : std_logic ;
signal HREADY_270 : std_logic ;
signal DADDR_264 : std_logic ;
signal DADDR_266 : std_logic ;
signal N_4837 : std_logic ;
signal N_4836 : std_logic ;
signal N_4835 : std_logic ;
signal N_4808 : std_logic ;
signal N_1726 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
begin
\R.SLV.HSEL_RNIMM0Q_0\: OR2A port map (
Y => CNT3_2_0,
A => N_4085_I,
B => N_5303);
\R.SLV.HADDR_RNI6VPO_0[21]\: OR2 port map (
Y => N_5295_0,
A => N_5294,
B => DADDR_268);
\R.SLV.HADDR_RNI5I3P2_0[3]\: NOR3A port map (
Y => N_682_0,
A => TIMER_1_SQMUXA_3_0_A3_1,
B => N_5188,
C => N_5295_0);
\R.SLV.HWRITE_RNI0KG43_0\: OR3B port map (
Y => N_5186_0,
A => flash_rpn_c,
B => N_682_0,
C => N_5196_0);
\R.CNTLDE_0_A2_0\: NOR2A port map (
Y => HWRITE_0_SQMUXA_0,
A => N_5187,
B => N_5309);
\R.SLV.HWRITE_RNI7RD6\: OR2B port map (
Y => N_5196_0,
A => DWRITE_279,
B => N_4085_I);
\UN1_R.TIMER.I_169\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_4(0),
A => DWACT_ADD_CI_0_G_ARRAY_3(0),
B => DWACT_ADD_CI_0_POG_ARRAY_3(0));
\UN1_R.TIMER.I_135\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_9(0),
A => DWACT_ADD_CI_0_G_ARRAY_4(0),
B => DWACT_ADD_CI_0_POG_ARRAY_3_1(0));
\UN1_R.TIMER.I_157\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_10_1(0),
A => DWACT_ADD_CI_0_G_ARRAY_4(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2_3(0));
\UN1_R.TIMER.I_159\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_10(0),
A => DWACT_ADD_CI_0_G_ARRAY_3(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2_1(0));
\UN1_R.TIMER.I_127\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_3(0),
A => DWACT_ADD_CI_0_G_ARRAY_2(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2(0));
\UN1_R.TIMER.I_148\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11(0),
A => DWACT_ADD_CI_0_G_ARRAY_2(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_1(0));
\UN1_R.TIMER.I_154\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11_3(0),
A => DWACT_ADD_CI_0_G_ARRAY_4(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_7(0));
\UN1_R.TIMER.I_158\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11_5(0),
A => DWACT_ADD_CI_0_G_ARRAY_9(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_11(0));
\UN1_R.TIMER.I_163\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11_1(0),
A => DWACT_ADD_CI_0_G_ARRAY_3(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_3(0));
\UN1_R.TIMER.I_165\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11_2(0),
A => DWACT_ADD_CI_0_G_ARRAY_10(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_5(0));
\UN1_R.TIMER.I_167\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_2(0),
A => DWACT_ADD_CI_0_G_ARRAY_1(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1(0));
\UN1_R.TIMER.I_168\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_11_4(0),
A => DWACT_ADD_CI_0_G_ARRAY_10_1(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_9(0));
\UN1_R.TIMER.I_170\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_10_2(0),
A => DWACT_ADD_CI_0_G_ARRAY_9(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2_5(0));
\UN1_R.TIMER.I_123\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_1(0),
A => DWACT_ADD_CI_0_TMP(0),
B => TIMER(1));
\UN1_R.TIMER.I_124\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_2(0),
A => DWACT_ADD_CI_0_G_ARRAY_11(0),
B => TIMER(6));
\UN1_R.TIMER.I_128\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_4(0),
A => DWACT_ADD_CI_0_G_ARRAY_11_1(0),
B => TIMER(10));
\UN1_R.TIMER.I_130\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_3(0),
A => DWACT_ADD_CI_0_G_ARRAY_3(0),
B => TIMER(8));
\UN1_R.TIMER.I_131\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_12(0),
A => DWACT_ADD_CI_0_G_ARRAY_11_5(0),
B => TIMER(26));
\UN1_R.TIMER.I_132\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_6(0),
A => DWACT_ADD_CI_0_G_ARRAY_11_2(0),
B => TIMER(14));
\UN1_R.TIMER.I_134\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_7(0),
A => DWACT_ADD_CI_0_G_ARRAY_4(0),
B => TIMER(16));
\UN1_R.TIMER.I_136\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_8(0),
A => DWACT_ADD_CI_0_G_ARRAY_11_3(0),
B => TIMER(18));
\UN1_R.TIMER.I_138\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_9(0),
A => DWACT_ADD_CI_0_G_ARRAY_10_1(0),
B => TIMER(20));
\UN1_R.TIMER.I_140\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_10(0),
A => DWACT_ADD_CI_0_G_ARRAY_11_4(0),
B => TIMER(22));
\UN1_R.TIMER.I_142\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_11(0),
A => DWACT_ADD_CI_0_G_ARRAY_9(0),
B => TIMER(24));
\UN1_R.TIMER.I_143\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_5(0),
A => DWACT_ADD_CI_0_G_ARRAY_10(0),
B => TIMER(12));
\UN1_R.TIMER.I_146\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_13(0),
A => DWACT_ADD_CI_0_G_ARRAY_10_2(0),
B => TIMER(28));
\UN1_R.TIMER.I_162\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12(0),
A => DWACT_ADD_CI_0_G_ARRAY_1(0),
B => TIMER(2));
\UN1_R.TIMER.I_172\: NOR2B port map (
Y => DWACT_ADD_CI_0_G_ARRAY_12_1(0),
A => DWACT_ADD_CI_0_G_ARRAY_2(0),
B => TIMER(4));
\R.SLV.HREADY_1_0_A2_1_1\: NOR2A port map (
Y => N_5420_1,
A => DADDR_269,
B => DADDR_267);
\R.SLV.HREADY_RNO_1\: OR3A port map (
Y => HREADY_1_0_3,
A => flash_rpn_c,
B => HREADY_1_0_0,
C => N_5422);
\R.SLV.HREADY_RNO_2\: AO1 port map (
Y => HREADY_1_0_2,
A => HREADY_1_0_A2_0,
B => N_5414,
C => N_5419);
\R.SLV.HREADY_RNO_3\: AO1 port map (
Y => HREADY_1_0_0,
A => HREADY_1_0_A2_2_2,
B => N_687,
C => N_5420);
\R.SLV.HRDATA_RNO_0[10]\: AO1 port map (
Y => HRDATA_1_0_0(10),
A => HRDATA_1_0_A3_1_0(10),
B => N_5250,
C => N_295);
\R.SLV.HRDATA_RNO_0[2]\: AO1 port map (
Y => HRDATA_1_0_0(2),
A => TIMER(2),
B => N_682,
C => N_285);
\R.SLV.HRDATA_RNO_0[3]\: AO1 port map (
Y => HRDATA_1_0_0(3),
A => TIMER(3),
B => N_682,
C => N_321);
\R.SLV.HRDATA_RNO_0[9]\: AO1 port map (
Y => HRDATA_1_0_0(9),
A => TIMER(9),
B => N_682,
C => N_330);
\R.SLV.HRDATA_RNO_0[4]\: AO1 port map (
Y => HRDATA_1_0_0(4),
A => TIMER(4),
B => N_682,
C => N_288);
\R.SLV.HRDATA_RNO_0[11]\: AO1 port map (
Y => HRDATA_1_0_0(11),
A => TIMER(11),
B => N_682,
C => N_333);
\R.SLV.HRDATA_RNO_0[6]\: AO1 port map (
Y => HRDATA_1_0_0(6),
A => TIMER(6),
B => N_682,
C => N_327);
\R.SLV.HRDATA_RNO_0[8]\: AO1 port map (
Y => HRDATA_1_0_0(8),
A => TIMER(8),
B => N_682,
C => N_293);
\R.SLV.HWRITE_RNI7RD6_0\: OR2B port map (
Y => N_5196,
A => DWRITE_279,
B => N_4085_I);
\R.SLV.HRDATA_RNO_0[0]\: AO1 port map (
Y => HRDATA_1_0_2(0),
A => data_0,
B => N_5295,
C => HRDATA_1_0_1(0));
\R.SLV.HRDATA_RNO_1[0]\: AO1 port map (
Y => HRDATA_1_0_1(0),
A => TIMER(0),
B => N_682,
C => HRDATA_1_0_0(0));
\R.SLV.HRDATA_RNO_2[0]\: AO1A port map (
Y => HRDATA_1_0_0(0),
A => N_5199,
B => DBREAK_278,
C => N_281);
\R.SLV.HRDATA_RNO_0[7]\: AO1 port map (
Y => HRDATA_1_0_0(7),
A => TIMER(7),
B => N_5248,
C => N_5250);
\R.SLV.HRDATA_RNO_0[16]\: AO1 port map (
Y => HRDATA_1_0_1(16),
A => TIMER(16),
B => N_682,
C => HRDATA_1_0_0(16));
\R.SLV.HRDATA_RNO_1[16]\: AO1 port map (
Y => HRDATA_1_0_0(16),
A => DMSK(0),
B => N_5256,
C => N_300);
\R.SLV.HRDATA_RNO_0[1]\: AO1 port map (
Y => HRDATA_1_0_0(1),
A => data_1,
B => N_5295,
C => N_317);
\R.BN_RNO_1[0]\: AO1D port map (
Y => BN_1_IV_I_0(0),
A => DSUBRE(2),
B => flash_rpn_c,
C => N_314);
\R.SLV.HRDATA_RNO_1[10]\: NOR2B port map (
Y => HRDATA_1_0_A3_1_0(10),
A => HALT_277,
B => annul_all13);
\R.BN_RNO_0[0]\: NOR3C port map (
Y => BN_1_IV_I_A3_2(0),
A => BN_1_IV_I_A3_0(0),
B => N_5191,
C => flash_rpn_c);
\R.BN_RNO_2[0]\: NOR2 port map (
Y => BN_1_IV_I_A3_0(0),
A => tstop,
B => DBREAK_278);
\R.SLV.HADDR_RNINFI61[3]\: NOR3A port map (
Y => TIMER_1_SQMUXA_3_0_A3_1,
A => DADDR_263,
B => NN_1,
C => DADDR_265);
\R.SLV.HADDR_RNINFI61[2]\: NOR2B port map (
Y => HRDATA_1_0_A2_0_0(0),
A => NN_1,
B => data_9_sqmuxa_2);
\R.SLV.HREADY_RNO_5\: NOR2B port map (
Y => HREADY_1_0_A2_0,
A => DADDR_269,
B => N_687);
\R.SLV.HADDR_RNIM3OH_0[24]\: NOR2A port map (
Y => DENABLE_I_I_A2_0,
A => N_687,
B => HADDR(24));
\R.SLV.HREADY_RNO_8\: NOR3B port map (
Y => HREADY_1_0_A2_2_2,
A => CNT(2),
B => HREADY_1_0_A2_2_1,
C => CNT(1));
\R.SLV.HREADY_RNO_11\: NOR2A port map (
Y => HREADY_1_0_A2_2_1,
A => CNT(0),
B => DADDR_269);
\R.SLV.HREADY_RNO_12\: NOR3C port map (
Y => HREADY_1_0_A2_1_0,
A => CNT(0),
B => CNT(1),
C => N_4085_I);
\R.SLV.HADDR_RNIM3OH[24]\: NOR3A port map (
Y => DENABLE_I_I_A2_0_1,
A => N_4085_I,
B => DADDR_267,
C => HADDR(24));
\R.SLV.HREADY_RNO_10\: NOR2A port map (
Y => HREADY_1_0_A2_3_0,
A => N_4085_I,
B => CNT(0));
\R.SLV.HREADY_RNO\: OR3A port map (
Y => HREADY_RNO,
A => N_5289,
B => HREADY_1_0_3,
C => HREADY_1_0_2);
\R.SLV.HRDATA_RNO[10]\: AO1 port map (
Y => HRDATA_1(10),
A => data_10,
B => N_5295_0,
C => HRDATA_1_0_0(10));
\R.SLV.HRDATA_RNO[9]\: AO1 port map (
Y => HRDATA_1(9),
A => data_9,
B => N_5295,
C => HRDATA_1_0_0(9));
\R.SLV.HRDATA_RNO[5]\: OR3 port map (
Y => HRDATA_1(5),
A => N_324,
B => N_323,
C => N_322);
\R.SLV.HRDATA_RNO[11]\: AO1 port map (
Y => HRDATA_1(11),
A => data_11,
B => N_5295_0,
C => HRDATA_1_0_0(11));
\R.SLV.HRDATA_RNO[3]\: AO1 port map (
Y => HRDATA_1(3),
A => data_3,
B => N_5295,
C => HRDATA_1_0_0(3));
\R.SLV.HRDATA_RNO[2]\: AO1 port map (
Y => HRDATA_1(2),
A => data_2,
B => N_5295,
C => HRDATA_1_0_0(2));
\R.SLV.HRDATA_RNO[6]\: AO1 port map (
Y => HRDATA_1(6),
A => data_6,
B => N_5295,
C => HRDATA_1_0_0(6));
\R.SLV.HRDATA_RNO[4]\: AO1 port map (
Y => HRDATA_1(4),
A => data_4,
B => N_5295,
C => HRDATA_1_0_0(4));
\R.SLV.HRDATA_RNO[8]\: AO1 port map (
Y => HRDATA_1(8),
A => data_8,
B => N_5295,
C => HRDATA_1_0_0(8));
\R.SLV.HWRITE_RNI0KG43\: OR3B port map (
Y => N_5186,
A => flash_rpn_c,
B => N_682_0,
C => N_5196_0);
\R.SLV.HRDATA_RNO[0]\: AO1 port map (
Y => HRDATA_1(0),
A => TENABLE,
B => N_5250,
C => HRDATA_1_0_2(0));
\R.SLV.HRDATA_RNO[7]\: AO1 port map (
Y => HRDATA_1(7),
A => data_7,
B => N_5295,
C => HRDATA_1_0_0(7));
\R.SLV.HRDATA_RNO[16]\: AO1 port map (
Y => HRDATA_1(16),
A => data_16,
B => N_5295_0,
C => HRDATA_1_0_1(16));
\R.SLV.HRDATA_RNO[1]\: AO1 port map (
Y => HRDATA_1(1),
A => BERROR_276,
B => N_5250,
C => HRDATA_1_0_0(1));
\R.BN_RNO[0]\: AOI1 port map (
Y => BN_RNO(0),
A => BN_1_IV_I_A3_2(0),
B => N_5202,
C => BN_1_IV_I_0(0));
\R.SLV.HWRITE_RNIEIEI3\: NOR3A port map (
Y => HWRITE_RNIEIEI3,
A => flash_rpn_c,
B => tstop,
C => N_5245);
\R.BN_RNO_4[0]\: NOR3A port map (
Y => N_314,
A => flash_rpn_c,
B => hwdata(0),
C => N_5202);
\R.SLV.HADDR_RNI5I3P2_1[3]\: NOR3A port map (
Y => N_682,
A => TIMER_1_SQMUXA_3_0_A3_1,
B => N_5188,
C => N_5295_0);
\R.SLV.HADDR_RNI5I3P2_0[2]\: NOR2A port map (
Y => N_5256,
A => HRDATA_1_0_A2_0_0(0),
B => N_5189);
\R.ACT_RNO\: NOR3B port map (
Y => ACT_RNO,
A => tstop,
B => flash_rpn_c,
C => DMSK(0));
\R.SLV.HADDR_RNIQQDK1[22]\: OA1A port map (
Y => N_5423,
A => DADDR_269,
B => N_696,
C => DENABLE_I_I_A2_0);
\R.SLV.HREADY_RNO_9\: NOR3B port map (
Y => N_5420,
A => DADDR_269,
B => HREADY_1_0_A2_1_0,
C => DADDR_267);
\R.SLV.HADDR_RNIRE921[21]\: NOR3B port map (
Y => N_5424,
A => DADDR_269,
B => DENABLE_I_I_A2_0_1,
C => DADDR_268);
\R.SLV.HREADY_RNO_4\: NOR3B port map (
Y => N_5422,
A => HREADY_1_0_A2_3_0,
B => N_5422_1,
C => N_5294);
\R.CNT_RNO[1]\: XO1A port map (
Y => N_133,
A => CNT(0),
B => CNT(1),
C => HWRITE_0_SQMUXA_0);
\R.TE_RNO_0[0]\: MX2 port map (
Y => N_4206,
A => TENABLE,
B => hwdata(0),
S => RESET_0_SQMUXA);
\R.SS_RNO_0[0]\: MX2 port map (
Y => N_4207,
A => hwdata(16),
B => STEP_275,
S => N_5202);
\R.HALT_RNO_0[0]\: MX2 port map (
Y => N_4208,
A => HALT_277,
B => hwdata(10),
S => RESET_0_SQMUXA);
\R.DMSK_RNO_0[0]\: MX2 port map (
Y => N_4209,
A => DMSK(0),
B => hwdata(16),
S => BMSK_1_SQMUXA);
\R.BS_RNO_0[0]\: MX2 port map (
Y => N_4210,
A => BSOFT_274,
B => hwdata(3),
S => RESET_0_SQMUXA);
\R.BMSK_RNO_0[0]\: MX2 port map (
Y => N_4211,
A => BMSK(0),
B => hwdata(0),
S => BMSK_1_SQMUXA);
\R.SLV.HADDR_RNI83NP[6]\: OR2 port map (
Y => N_5188,
A => DADDR_266,
B => DADDR_264);
\R.RESET_RNO[0]\: NOR2B port map (
Y => RESET_1(0),
A => hwdata(9),
B => RESET_0_SQMUXA);
\R.SLV.HRDATA_RNO_3[0]\: NOR2B port map (
Y => N_281,
A => BMSK(0),
B => N_5256);
\R.SLV.HRDATA_RNO_1[2]\: NOR2B port map (
Y => N_285,
A => BWATCH_273,
B => N_5250);
\R.SLV.HRDATA_RNO_1[4]\: NOR2B port map (
Y => N_288,
A => BTRAPA_272,
B => N_5250);
\R.SLV.HRDATA_RNO_1[8]\: NOR2B port map (
Y => N_293,
A => DSUBRE(2),
B => N_5250);
\R.SLV.HRDATA_RNO_2[10]\: NOR2B port map (
Y => N_295,
A => TIMER(10),
B => N_682);
\R.SLV.HRDATA_RNO_2[16]\: NOR2A port map (
Y => N_300,
A => STEP_275,
B => N_5199);
\R.SLV.HRDATA_RNO_1[1]\: NOR2B port map (
Y => N_317,
A => TIMER(1),
B => N_682);
\R.SLV.HRDATA_RNO_1[3]\: NOR2B port map (
Y => N_321,
A => BSOFT_274,
B => N_5250);
\R.SLV.HRDATA_RNO_1[6]\: NOR2B port map (
Y => N_327,
A => tstop,
B => N_5250);
\R.SLV.HRDATA_RNO_1[9]\: NOR2B port map (
Y => N_330,
A => errorn_i_4,
B => N_5250);
\R.SLV.HRDATA_RNO_1[11]\: NOR2B port map (
Y => N_333,
A => pwd,
B => N_5250);
\R.SLV.HRDATA_RNO_0[12]\: OA1 port map (
Y => N_334,
A => data_0_iv_4_0,
B => data_0_iv_5_0,
C => N_5295);
\R.SLV.HRDATA_RNO_0[13]\: NOR2B port map (
Y => N_5238,
A => TIMER(13),
B => N_682);
\R.SLV.HRDATA_RNO_0[14]\: OA1 port map (
Y => N_5239,
A => data_0_iv_4_2,
B => data_0_iv_5_2,
C => N_5295);
\R.SLV.HRDATA_RNO_0[15]\: NOR2B port map (
Y => N_5242,
A => TIMER(15),
B => N_682);
\R.SLV.HRDATA_RNO_0[17]\: OA1 port map (
Y => N_5243,
A => data_0_iv_3_0,
B => data_0_iv_4_5,
C => N_5295);
\R.SLV.HRDATA_RNO[30]\: OA1 port map (
Y => HRDATA_1(30),
A => data_0_iv_4_18,
B => data_0_iv_5_18,
C => N_5295);
\R.SLV.HRDATA_RNO[31]\: OA1 port map (
Y => HRDATA_1(31),
A => data_0_iv_4_19,
B => data_0_iv_5_19,
C => N_5295);
\R.SLV.HWRITE_RNICDHV2_0\: NOR2A port map (
Y => N_5245,
A => N_682,
B => N_5196);
\R.SLV.HWRITE_RNICDHV2\: NOR2A port map (
Y => BMSK_1_SQMUXA,
A => N_5256,
B => N_5196);
\R.SLV.HADDR_RNIJ28C2[2]\: NOR3 port map (
Y => N_5248,
A => NN_1,
B => N_5189,
C => DADDR_265);
\R.SLV.HADDR_RNI5I3P2[3]\: NOR2A port map (
Y => N_5250,
A => N_5248,
B => DADDR_263);
\R.SLV.HADDR_RNICDHV2[3]\: NOR2A port map (
Y => RESET_0_SQMUXA,
A => N_5250,
B => N_5196);
\R.SLV.HADDR_RNI0KG43[3]\: OR2A port map (
Y => N_30,
A => flash_rpn_c,
B => RESET_0_SQMUXA);
\R.TIMER_RNO[1]\: NOR2B port map (
Y => N_44,
A => N_5216,
B => flash_rpn_c);
\R.TIMER_RNO[2]\: NOR2B port map (
Y => N_46,
A => N_5217,
B => flash_rpn_c);
\R.TIMER_RNO[4]\: NOR2B port map (
Y => N_48,
A => N_5218,
B => flash_rpn_c);
\R.BMSK_RNO[0]\: NOR2B port map (
Y => N_54,
A => N_4211,
B => flash_rpn_c);
\R.BS_RNO[0]\: NOR2B port map (
Y => BS_RNO(0),
A => N_4210,
B => flash_rpn_c);
\R.DMSK_RNO[0]\: NOR2B port map (
Y => N_58,
A => N_4209,
B => flash_rpn_c);
\R.HALT_RNO[0]\: NOR2B port map (
Y => N_60,
A => N_4208,
B => flash_rpn_c);
\R.SS_RNO[0]\: NOR2B port map (
Y => N_62,
A => N_4207,
B => flash_rpn_c);
\R.TE_RNO[0]\: NOR2B port map (
Y => TE_RNO(0),
A => N_4206,
B => flash_rpn_c);
\R.TIMER_RNO[0]\: NOR2B port map (
Y => TIMER_RNO(0),
A => N_5219,
B => flash_rpn_c);
\R.TIMER_RNO[7]\: NOR2B port map (
Y => N_92,
A => N_5221,
B => flash_rpn_c);
\R.TIMER_RNO[9]\: NOR2B port map (
Y => TIMER_RNO(9),
A => N_5223,
B => flash_rpn_c);
\R.TIMER_RNO[10]\: NOR2B port map (
Y => N_98,
A => N_5224,
B => flash_rpn_c);
\R.TIMER_RNO[11]\: NOR2B port map (
Y => TIMER_RNO(11),
A => N_5225,
B => flash_rpn_c);
\R.TIMER_RNO[12]\: NOR2B port map (
Y => TIMER_RNO(12),
A => N_5226,
B => flash_rpn_c);
\R.TIMER_RNO[25]\: NOR2B port map (
Y => TIMER_RNO(25),
A => N_5227,
B => flash_rpn_c);
\R.TIMER_RNO[26]\: NOR2B port map (
Y => TIMER_RNO(26),
A => N_5228,
B => flash_rpn_c);
\R.TIMER_RNO[27]\: NOR2B port map (
Y => TIMER_RNO(27),
A => N_5229,
B => flash_rpn_c);
\R.TIMER_RNO[28]\: NOR2B port map (
Y => TIMER_RNO(28),
A => N_5230,
B => flash_rpn_c);
\R.TIMER_RNO[29]\: NOR2B port map (
Y => N_112,
A => N_5231,
B => flash_rpn_c);
\R.TIMER_RNO[16]\: NOR2B port map (
Y => TIMER_RNO(16),
A => N_5233,
B => flash_rpn_c);
\R.TIMER_RNO[17]\: NOR2B port map (
Y => TIMER_RNO(17),
A => N_5234,
B => flash_rpn_c);
\R.TIMER_RNO[18]\: NOR2B port map (
Y => TIMER_RNO(18),
A => N_5235,
B => flash_rpn_c);
\R.TIMER_RNO[19]\: NOR2B port map (
Y => TIMER_RNO(19),
A => N_5236,
B => flash_rpn_c);
\R.TIMER_RNO[23]\: NOR2B port map (
Y => TIMER_RNO(23),
A => N_254,
B => flash_rpn_c);
\R.TIMER_RNO[24]\: NOR2B port map (
Y => TIMER_RNO(24),
A => N_255,
B => flash_rpn_c);
\R.TIMER_RNO[3]\: NOR2B port map (
Y => TIMER_RNO(3),
A => N_256,
B => flash_rpn_c);
\R.TIMER_RNO[5]\: NOR2B port map (
Y => TIMER_RNO(5),
A => N_257,
B => flash_rpn_c);
\R.TIMER_RNO[13]\: NOR2B port map (
Y => TIMER_RNO(13),
A => N_258,
B => flash_rpn_c);
\R.SLV.HRDATA_RNO[12]\: AO1 port map (
Y => HRDATA_1(12),
A => TIMER(12),
B => N_682_0,
C => N_334);
\R.SLV.HRDATA_RNO[13]\: AO1 port map (
Y => HRDATA_1(13),
A => data_13,
B => N_5295_0,
C => N_5238);
\R.SLV.HRDATA_RNO[14]\: AO1 port map (
Y => HRDATA_1(14),
A => TIMER(14),
B => N_682_0,
C => N_5239);
\R.SLV.HRDATA_RNO[15]\: AO1 port map (
Y => HRDATA_1(15),
A => data_15,
B => N_5295_0,
C => N_5242);
\R.SLV.HRDATA_RNO[17]\: AO1 port map (
Y => HRDATA_1(17),
A => TIMER(17),
B => N_682_0,
C => N_5243);
\R.SLV.HADDR_RNIE2HI1[6]\: OR2 port map (
Y => N_5189,
A => N_5188,
B => N_5295);
\R.BN_RNO_3[0]\: OR2A port map (
Y => N_5191,
A => DSUBRE(1),
B => DSUBRE(2));
\R.SLV.HADDR_RNI5I3P2[2]\: OR3A port map (
Y => N_5199,
A => data_9_sqmuxa_2,
B => NN_1,
C => N_5189);
\R.SLV.HADDR_RNICDHV2[2]\: OR2 port map (
Y => N_5202,
A => N_5199,
B => N_5196);
\R.BE_RNO[0]\: MX2 port map (
Y => N_5211,
A => DSUBRE(2),
B => hwdata(1),
S => flash_rpn_c);
\R.BW_RNO[0]\: MX2 port map (
Y => N_5212,
A => DSUBRE(2),
B => hwdata(2),
S => flash_rpn_c);
\R.BX_RNO[0]\: MX2 port map (
Y => N_5213,
A => DSUBRE(2),
B => hwdata(4),
S => flash_rpn_c);
\R.BZ_RNO[0]\: MX2 port map (
Y => N_5214,
A => DSUBRE(2),
B => hwdata(5),
S => flash_rpn_c);
\R.TIMER_RNO_0[1]\: MX2 port map (
Y => N_5216,
A => hwdata(1),
B => I_103,
S => N_5186_0);
\R.TIMER_RNO_0[2]\: MX2 port map (
Y => N_5217,
A => hwdata(2),
B => I_110,
S => N_5186_0);
\R.TIMER_RNO_0[4]\: MX2 port map (
Y => N_5218,
A => hwdata(4),
B => I_95_0,
S => N_5186_0);
\R.TIMER_RNO_0[0]\: MX2 port map (
Y => N_5219,
A => hwdata(0),
B => DWACT_ADD_CI_0_PARTIAL_SUM(0),
S => N_5186_0);
\R.TIMER_RNO_0[7]\: MX2 port map (
Y => N_5221,
A => hwdata(7),
B => I_98_0,
S => N_5186_0);
\R.TIMER_RNO_0[9]\: MX2 port map (
Y => N_5223,
A => hwdata(9),
B => I_97,
S => N_5186_0);
\R.TIMER_RNO_0[10]\: MX2 port map (
Y => N_5224,
A => hwdata(10),
B => I_93,
S => N_5186_0);
\R.TIMER_RNO_0[11]\: MX2 port map (
Y => N_5225,
A => hwdata(11),
B => I_96,
S => N_5186_0);
\R.TIMER_RNO_0[12]\: MX2 port map (
Y => N_5226,
A => hwdata(12),
B => I_102,
S => N_5186_0);
\R.TIMER_RNO_0[25]\: MX2 port map (
Y => N_5227,
A => hwdata(25),
B => I_114,
S => N_5186);
\R.TIMER_RNO_0[26]\: MX2 port map (
Y => N_5228,
A => hwdata(26),
B => I_116,
S => N_5186);
\R.TIMER_RNO_0[27]\: MX2 port map (
Y => N_5229,
A => hwdata(27),
B => I_99,
S => N_5186);
\R.TIMER_RNO_0[28]\: MX2 port map (
Y => N_5230,
A => hwdata(28),
B => I_105,
S => N_5186);
\R.TIMER_RNO_0[29]\: MX2 port map (
Y => N_5231,
A => hwdata(29),
B => I_111,
S => N_5186);
\R.TIMER_RNO_0[16]\: MX2 port map (
Y => N_5233,
A => hwdata(16),
B => I_113,
S => N_5186);
\R.TIMER_RNO_0[17]\: MX2 port map (
Y => N_5234,
A => hwdata(17),
B => I_119,
S => N_5186);
\R.TIMER_RNO_0[18]\: MX2 port map (
Y => N_5235,
A => hwdata(18),
B => I_112,
S => N_5186);
\R.TIMER_RNO_0[19]\: MX2 port map (
Y => N_5236,
A => hwdata(19),
B => I_118,
S => N_5186);
\R.TIMER_RNO_0[23]\: MX2 port map (
Y => N_254,
A => hwdata(23),
B => I_115,
S => N_5186);
\R.TIMER_RNO_0[24]\: MX2 port map (
Y => N_255,
A => hwdata(24),
B => I_108,
S => N_5186);
\R.TIMER_RNO_0[3]\: MX2 port map (
Y => N_256,
A => hwdata(3),
B => I_94,
S => N_5186_0);
\R.TIMER_RNO_0[5]\: MX2 port map (
Y => N_257,
A => hwdata(5),
B => I_100,
S => N_5186_0);
\R.TIMER_RNO_0[13]\: MX2 port map (
Y => N_258,
A => hwdata(13),
B => I_109,
S => N_5186_0);
\R.SLV.HRDATA_RNO_0[18]\: OA1 port map (
Y => N_5452,
A => data_0_iv_3_1,
B => data_0_iv_4_6,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[20]\: OA1 port map (
Y => N_5456,
A => data_0_iv_4_8,
B => data_0_iv_5_8,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[21]\: OA1 port map (
Y => N_5458,
A => data_0_iv_4_9,
B => data_0_iv_5_9,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[22]\: OA1 port map (
Y => N_5460,
A => data_0_iv_4_10,
B => data_0_iv_5_10,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[23]\: OA1 port map (
Y => N_5462,
A => data_0_iv_4_11,
B => data_0_iv_5_11,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[24]\: OA1 port map (
Y => N_5464,
A => data_0_iv_4_12,
B => data_0_iv_5_12,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[25]\: OA1 port map (
Y => N_5466,
A => data_1_iv_5(25),
B => data_1_iv_6(25),
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[26]\: OA1 port map (
Y => N_5468,
A => data_0_iv_4_14,
B => data_0_iv_5_14,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[27]\: OA1 port map (
Y => N_5470,
A => data_0_iv_3_10,
B => data_0_iv_4_15,
C => N_5295_0);
\R.SLV.HRDATA_RNO_0[28]\: NOR2B port map (
Y => N_5473,
A => TIMER(28),
B => N_682);
\R.SLV.HRDATA_RNO_0[29]\: OA1 port map (
Y => N_5474,
A => data_0_iv_4_17,
B => data_0_iv_5_17,
C => N_5295);
\R.SLV.HADDR_RNIL9NM2[21]\: OR2 port map (
Y => N_137,
A => N_5424,
B => N_5423);
\R.SLV.HRDATA_RNO[18]\: AO1 port map (
Y => HRDATA_1(18),
A => TIMER(18),
B => N_682_0,
C => N_5452);
\R.SLV.HRDATA_RNO[20]\: AO1 port map (
Y => HRDATA_1(20),
A => TIMER(20),
B => N_682_0,
C => N_5456);
\R.SLV.HRDATA_RNO[21]\: AO1 port map (
Y => HRDATA_1(21),
A => TIMER(21),
B => N_682_0,
C => N_5458);
\R.SLV.HRDATA_RNO[22]\: AO1 port map (
Y => HRDATA_1(22),
A => TIMER(22),
B => N_682_0,
C => N_5460);
\R.SLV.HRDATA_RNO[23]\: AO1 port map (
Y => HRDATA_1(23),
A => TIMER(23),
B => N_682_0,
C => N_5462);
\R.SLV.HRDATA_RNO[24]\: AO1 port map (
Y => HRDATA_1(24),
A => TIMER(24),
B => N_682_0,
C => N_5464);
\R.SLV.HRDATA_RNO[25]\: AO1 port map (
Y => HRDATA_1(25),
A => TIMER(25),
B => N_682_0,
C => N_5466);
\R.SLV.HRDATA_RNO[26]\: AO1 port map (
Y => HRDATA_1(26),
A => TIMER(26),
B => N_682_0,
C => N_5468);
\R.SLV.HRDATA_RNO[27]\: AO1 port map (
Y => HRDATA_1(27),
A => TIMER(27),
B => N_682_0,
C => N_5470);
\R.SLV.HRDATA_RNO[28]\: AO1 port map (
Y => HRDATA_1(28),
A => data_28,
B => N_5295_0,
C => N_5473);
\R.SLV.HRDATA_RNO[29]\: AO1 port map (
Y => HRDATA_1(29),
A => TIMER(29),
B => N_682_0,
C => N_5474);
\R.SLV.HREADY_RNO_6\: AO1D port map (
Y => N_5414,
A => N_5304,
B => CNT(2),
C => crdy);
\R.SLV.HADDR_RNI11DQ[21]\: NOR2B port map (
Y => N_696,
A => N_5422_1,
B => DADDR_268);
\R.TIMER_RNO_0[20]\: MX2 port map (
Y => N_5237,
A => hwdata(20),
B => I_120,
S => N_5186);
\R.TIMER_RNO[20]\: NOR2B port map (
Y => TIMER_RNO(20),
A => N_5237,
B => flash_rpn_c);
\R.CNT_RNO[2]\: XO1A port map (
Y => N_5262,
A => CNT(2),
B => N_5304,
C => HWRITE_0_SQMUXA_0);
\R.TIMER_RNO_0[15]\: MX2 port map (
Y => N_5232,
A => hwdata(15),
B => I_107,
S => N_5186);
\R.TIMER_RNO[15]\: NOR2B port map (
Y => TIMER_RNO(15),
A => N_5232,
B => flash_rpn_c);
\R.TIMER_RNO_0[14]\: MX2 port map (
Y => N_259,
A => hwdata(14),
B => I_101,
S => N_5186_0);
\R.TIMER_RNO[14]\: NOR2B port map (
Y => TIMER_RNO(14),
A => N_259,
B => flash_rpn_c);
\R.SLV.HRDATA_RNO_0[5]\: NOR2B port map (
Y => N_324,
A => BTRAPE_271,
B => N_5250);
\R.SLV.HRDATA_RNO_1[5]\: NOR2B port map (
Y => N_323,
A => TIMER(5),
B => N_682);
\R.SLV.HRDATA_RNO_2[5]\: OA1 port map (
Y => N_322,
A => data_0_iv_7(5),
B => data_0_iv_8(5),
C => N_5295);
\R.TIMER_RNO_0[6]\: MX2 port map (
Y => N_5220,
A => hwdata(6),
B => I_106,
S => N_5186_0);
\R.TIMER_RNO[6]\: NOR2B port map (
Y => TIMER_RNO(6),
A => N_5220,
B => flash_rpn_c);
\R.SLV.HADDR_RNI6VPO[20]\: AXOI5 port map (
Y => N_5303,
A => DADDR_269,
B => DADDR_267,
C => DADDR_268);
\R.SLV.HREADY_RNIHVT2\: OR2A port map (
Y => N_5206,
A => N_4085_I,
B => HREADY_270);
\R.CNT_RNO[0]\: OR2A port map (
Y => N_4838,
A => CNT(0),
B => HWRITE_0_SQMUXA);
\R.SLV.HSEL_RNIHBF9\: NOR2B port map (
Y => N_687,
A => DADDR_267,
B => N_4085_I);
\R.SLV.HSEL_RNIOPBH02\: OR2 port map (
Y => CNTE,
A => N_4085_I,
B => HWRITE_0_SQMUXA);
\R.SLV.HREADY_RNO_0\: AO1A port map (
Y => N_5289,
A => N_5206,
B => N_5309,
C => HWRITE_0_SQMUXA);
\R.SLV.HADDR_RNI6VPO[21]\: OR2 port map (
Y => N_5295,
A => N_5294,
B => DADDR_268);
\R.CNT_RNIT94I[1]\: OR2 port map (
Y => N_5304,
A => CNT(1),
B => CNT(0));
\R.CNT_RNIVB4I[2]\: NOR2B port map (
Y => N_5422_1,
A => CNT(1),
B => CNT(2));
\R.SLV.HADDR_RNI4AHG[20]\: OR2 port map (
Y => N_5294,
A => DADDR_267,
B => DADDR_269);
\R.SLV.HSEL_RNIMM0Q\: OR2A port map (
Y => CNT3_2,
A => N_4085_I,
B => N_5303);
\R.SLV.HREADY_RNO_7\: NOR2B port map (
Y => N_5419,
A => N_5303,
B => N_4085_I);
\R.SLV.HSEL_RNO\: OA1A port map (
Y => HSEL_RNO,
A => N_5206,
B => HWRITE_0_SQMUXA_0,
C => flash_rpn_c);
\R.CNTLDE_0_A2\: NOR2A port map (
Y => HWRITE_0_SQMUXA,
A => N_5187,
B => N_5309);
\COMB.UN1_AHBSI_I_O2\: OR3 port map (
Y => N_5309,
A => N_5598,
B => hmbsel_0_sqmuxa_8_0_i_o2_0,
C => un1_hready_0);
\R.TIMER_RNO[8]\: NOR2B port map (
Y => N_94,
A => N_5222,
B => flash_rpn_c);
\R.TIMER_RNO_0[8]\: MX2 port map (
Y => N_5222,
A => hwdata(8),
B => I_104,
S => N_5186_0);
\R.TIMER_RNO[22]\: NOR2B port map (
Y => TIMER_RNO(22),
A => N_253,
B => flash_rpn_c);
\R.TIMER_RNO_0[22]\: MX2 port map (
Y => N_253,
A => hwdata(22),
B => I_121,
S => N_5186);
\R.TIMER_RNO_0[21]\: MX2 port map (
Y => N_252,
A => hwdata(21),
B => I_117,
S => N_5186);
\R.TIMER_RNO[21]\: NOR2B port map (
Y => TIMER_RNO(21),
A => N_252,
B => flash_rpn_c);
\R.SLV.HRDATA_RNO[19]\: AO1 port map (
Y => HRDATA_1(19),
A => TIMER(19),
B => N_682_0,
C => N_5454);
\R.SLV.HRDATA_RNO_0[19]\: OA1 port map (
Y => N_5454,
A => data_0_iv_3_2,
B => data_0_iv_4_7,
C => N_5295_0);
\R.CNT[0]_REG_Z914\: DFN1E1 port map (
Q => CNT(0),
CLK => ramclk_c,
D => N_4838,
E => CNTE);
\R.CNT[1]_REG_Z916\: DFN1E1 port map (
Q => CNT(1),
CLK => ramclk_c,
D => N_133,
E => CNTE);
\R.CNT[2]_REG_Z918\: DFN1E1 port map (
Q => CNT(2),
CLK => ramclk_c,
D => N_5262,
E => CNTE);
\R.BN[0]_REG_Z920\: DFN1 port map (
Q => DBREAK_278,
CLK => ramclk_c,
D => BN_RNO(0));
\R.BZ[0]_REG_Z922\: DFN1E1 port map (
Q => BTRAPE_271,
CLK => ramclk_c,
D => N_5214,
E => N_30);
\R.BX[0]_REG_Z924\: DFN1E1 port map (
Q => BTRAPA_272,
CLK => ramclk_c,
D => N_5213,
E => N_30);
\R.BW[0]_REG_Z926\: DFN1E1 port map (
Q => BWATCH_273,
CLK => ramclk_c,
D => N_5212,
E => N_30);
\R.BE[0]_REG_Z928\: DFN1E1 port map (
Q => BERROR_276,
CLK => ramclk_c,
D => N_5211,
E => N_30);
\R.RESET[0]_REG_Z930\: DFN1 port map (
Q => reset,
CLK => ramclk_c,
D => RESET_1(0));
\R.SLV.HWRITE_REG_Z932\: DFN1E1 port map (
Q => DWRITE_279,
CLK => ramclk_c,
D => N_5601,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HREADY_REG_Z934\: DFN1 port map (
Q => HREADY_270,
CLK => ramclk_c,
D => HREADY_RNO);
\R.ACT_REG_Z936\: DFN1 port map (
Q => dsuact_c,
CLK => ramclk_c,
D => ACT_RNO);
\R.BMSK[0]_REG_Z938\: DFN1 port map (
Q => BMSK(0),
CLK => ramclk_c,
D => N_54);
\R.BS[0]_REG_Z940\: DFN1 port map (
Q => BSOFT_274,
CLK => ramclk_c,
D => BS_RNO(0));
\R.DMSK[0]_REG_Z942\: DFN1 port map (
Q => DMSK(0),
CLK => ramclk_c,
D => N_58);
\R.HALT[0]_REG_Z944\: DFN1 port map (
Q => HALT_277,
CLK => ramclk_c,
D => N_60);
\R.SS[0]_REG_Z946\: DFN1 port map (
Q => STEP_275,
CLK => ramclk_c,
D => N_62);
\R.TE[0]_REG_Z948\: DFN1 port map (
Q => TENABLE,
CLK => ramclk_c,
D => TE_RNO(0));
\R.SLV.HSEL_REG_Z950\: DFN1 port map (
Q => N_4085_I,
CLK => ramclk_c,
D => HSEL_RNO);
\R.SLV.HWDATA[0]_REG_Z952\: DFN1E0 port map (
Q => ddata(0),
CLK => ramclk_c,
D => hwdata(0),
E => N_5196);
\R.SLV.HWDATA[1]_REG_Z954\: DFN1E0 port map (
Q => ddata(1),
CLK => ramclk_c,
D => hwdata(1),
E => N_5196);
\R.SLV.HWDATA[2]_REG_Z956\: DFN1E0 port map (
Q => ddata(2),
CLK => ramclk_c,
D => hwdata(2),
E => N_5196);
\R.SLV.HWDATA[3]_REG_Z958\: DFN1E0 port map (
Q => ddata(3),
CLK => ramclk_c,
D => hwdata(3),
E => N_5196);
\R.SLV.HWDATA[4]_REG_Z960\: DFN1E0 port map (
Q => ddata(4),
CLK => ramclk_c,
D => hwdata(4),
E => N_5196);
\R.SLV.HWDATA[5]_REG_Z962\: DFN1E0 port map (
Q => ddata(5),
CLK => ramclk_c,
D => hwdata(5),
E => N_5196);
\R.SLV.HWDATA[6]_REG_Z964\: DFN1E0 port map (
Q => ddata(6),
CLK => ramclk_c,
D => hwdata(6),
E => N_5196);
\R.SLV.HWDATA[7]_REG_Z966\: DFN1E0 port map (
Q => ddata(7),
CLK => ramclk_c,
D => hwdata(7),
E => N_5196);
\R.SLV.HWDATA[8]_REG_Z968\: DFN1E0 port map (
Q => ddata(8),
CLK => ramclk_c,
D => hwdata(8),
E => N_5196);
\R.SLV.HWDATA[9]_REG_Z970\: DFN1E0 port map (
Q => ddata(9),
CLK => ramclk_c,
D => hwdata(9),
E => N_5196);
\R.SLV.HWDATA[10]_REG_Z972\: DFN1E0 port map (
Q => ddata(10),
CLK => ramclk_c,
D => hwdata(10),
E => N_5196_0);
\R.SLV.HWDATA[11]_REG_Z974\: DFN1E0 port map (
Q => ddata(11),
CLK => ramclk_c,
D => hwdata(11),
E => N_5196_0);
\R.SLV.HWDATA[12]_REG_Z976\: DFN1E0 port map (
Q => ddata(12),
CLK => ramclk_c,
D => hwdata(12),
E => N_5196_0);
\R.SLV.HWDATA[13]_REG_Z978\: DFN1E0 port map (
Q => ddata(13),
CLK => ramclk_c,
D => hwdata(13),
E => N_5196_0);
\R.SLV.HWDATA[14]_REG_Z980\: DFN1E0 port map (
Q => ddata(14),
CLK => ramclk_c,
D => hwdata(14),
E => N_5196_0);
\R.SLV.HWDATA[15]_REG_Z982\: DFN1E0 port map (
Q => ddata(15),
CLK => ramclk_c,
D => hwdata(15),
E => N_5196_0);
\R.SLV.HWDATA[16]_REG_Z984\: DFN1E0 port map (
Q => ddata(16),
CLK => ramclk_c,
D => hwdata(16),
E => N_5196_0);
\R.SLV.HWDATA[17]_REG_Z986\: DFN1E0 port map (
Q => ddata(17),
CLK => ramclk_c,
D => hwdata(17),
E => N_5196_0);
\R.SLV.HWDATA[18]_REG_Z988\: DFN1E0 port map (
Q => ddata(18),
CLK => ramclk_c,
D => hwdata(18),
E => N_5196_0);
\R.SLV.HWDATA[19]_REG_Z990\: DFN1E0 port map (
Q => ddata(19),
CLK => ramclk_c,
D => hwdata(19),
E => N_5196_0);
\R.SLV.HWDATA[20]_REG_Z992\: DFN1E0 port map (
Q => ddata(20),
CLK => ramclk_c,
D => hwdata(20),
E => N_5196_0);
\R.SLV.HWDATA[21]_REG_Z994\: DFN1E0 port map (
Q => ddata(21),
CLK => ramclk_c,
D => hwdata(21),
E => N_5196_0);
\R.SLV.HWDATA[22]_REG_Z996\: DFN1E0 port map (
Q => ddata(22),
CLK => ramclk_c,
D => hwdata(22),
E => N_5196_0);
\R.SLV.HWDATA[23]_REG_Z998\: DFN1E0 port map (
Q => ddata(23),
CLK => ramclk_c,
D => hwdata(23),
E => N_5196_0);
\R.SLV.HWDATA[24]_REG_Z1000\: DFN1E0 port map (
Q => ddata(24),
CLK => ramclk_c,
D => hwdata(24),
E => N_5196_0);
\R.SLV.HWDATA[25]_REG_Z1002\: DFN1E0 port map (
Q => ddata(25),
CLK => ramclk_c,
D => hwdata(25),
E => N_5196_0);
\R.SLV.HWDATA[26]_REG_Z1004\: DFN1E0 port map (
Q => ddata(26),
CLK => ramclk_c,
D => hwdata(26),
E => N_5196_0);
\R.SLV.HWDATA[27]_REG_Z1006\: DFN1E0 port map (
Q => ddata(27),
CLK => ramclk_c,
D => hwdata(27),
E => N_5196_0);
\R.SLV.HWDATA[28]_REG_Z1008\: DFN1E0 port map (
Q => ddata(28),
CLK => ramclk_c,
D => hwdata(28),
E => N_5196);
\R.SLV.HWDATA[29]_REG_Z1010\: DFN1E0 port map (
Q => ddata(29),
CLK => ramclk_c,
D => hwdata(29),
E => N_5196);
\R.SLV.HWDATA[30]_REG_Z1012\: DFN1E0 port map (
Q => ddata(30),
CLK => ramclk_c,
D => hwdata(30),
E => N_5196);
\R.SLV.HWDATA[31]_REG_Z1014\: DFN1E0 port map (
Q => ddata(31),
CLK => ramclk_c,
D => hwdata(31),
E => N_5196);
\R.SLV.HADDR[2]_REG_Z1016\: DFN1E1 port map (
Q => NN_1,
CLK => ramclk_c,
D => N_5327,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[3]_REG_Z1018\: DFN1E1 port map (
Q => DADDR_263,
CLK => ramclk_c,
D => N_5328,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[4]_REG_Z1020\: DFN1E1 port map (
Q => DADDR_264,
CLK => ramclk_c,
D => N_5329,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[5]_REG_Z1022\: DFN1E1 port map (
Q => DADDR_265,
CLK => ramclk_c,
D => N_5330,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[6]_REG_Z1024\: DFN1E1 port map (
Q => DADDR_266,
CLK => ramclk_c,
D => N_5331,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[7]_REG_Z1026\: DFN1E1 port map (
Q => daddr(7),
CLK => ramclk_c,
D => N_5332,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[8]_REG_Z1028\: DFN1E1 port map (
Q => daddr(8),
CLK => ramclk_c,
D => N_5333,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[9]_REG_Z1030\: DFN1E1 port map (
Q => daddr(9),
CLK => ramclk_c,
D => N_5334,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[10]_REG_Z1032\: DFN1E1 port map (
Q => daddr(10),
CLK => ramclk_c,
D => N_5579,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[11]_REG_Z1034\: DFN1E1 port map (
Q => daddr(11),
CLK => ramclk_c,
D => N_5580,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[12]_REG_Z1036\: DFN1E1 port map (
Q => daddr(12),
CLK => ramclk_c,
D => N_5581,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[13]_REG_Z1038\: DFN1E1 port map (
Q => daddr(13),
CLK => ramclk_c,
D => N_5582,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[14]_REG_Z1040\: DFN1E1 port map (
Q => daddr(14),
CLK => ramclk_c,
D => N_5583,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[15]_REG_Z1042\: DFN1E1 port map (
Q => daddr(15),
CLK => ramclk_c,
D => N_5584,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[16]_REG_Z1044\: DFN1E1 port map (
Q => daddr(16),
CLK => ramclk_c,
D => N_5585,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[17]_REG_Z1046\: DFN1E1 port map (
Q => daddr(17),
CLK => ramclk_c,
D => N_5586,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[18]_REG_Z1048\: DFN1E1 port map (
Q => daddr(18),
CLK => ramclk_c,
D => N_5587,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[19]_REG_Z1050\: DFN1E1 port map (
Q => daddr(19),
CLK => ramclk_c,
D => N_5588,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[20]_REG_Z1052\: DFN1E1 port map (
Q => DADDR_267,
CLK => ramclk_c,
D => N_5589,
E => HWRITE_0_SQMUXA_0);
\R.SLV.HADDR[21]_REG_Z1054\: DFN1E1 port map (
Q => DADDR_268,
CLK => ramclk_c,
D => N_5590,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[22]_REG_Z1056\: DFN1E1 port map (
Q => DADDR_269,
CLK => ramclk_c,
D => N_5591,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[23]_REG_Z1058\: DFN1E1 port map (
Q => daddr(23),
CLK => ramclk_c,
D => N_5592,
E => HWRITE_0_SQMUXA);
\R.SLV.HADDR[24]_REG_Z1060\: DFN1E1 port map (
Q => HADDR(24),
CLK => ramclk_c,
D => N_5593,
E => HWRITE_0_SQMUXA);
\R.SLV.HRDATA[0]_REG_Z1062\: DFN1E0 port map (
Q => hrdata(0),
CLK => ramclk_c,
D => HRDATA_1(0),
E => CNT3_2);
\R.SLV.HRDATA[1]_REG_Z1064\: DFN1E0 port map (
Q => hrdata(1),
CLK => ramclk_c,
D => HRDATA_1(1),
E => CNT3_2);
\R.SLV.HRDATA[2]_REG_Z1066\: DFN1E0 port map (
Q => hrdata(2),
CLK => ramclk_c,
D => HRDATA_1(2),
E => CNT3_2);
\R.SLV.HRDATA[3]_REG_Z1068\: DFN1E0 port map (
Q => hrdata(3),
CLK => ramclk_c,
D => HRDATA_1(3),
E => CNT3_2);
\R.SLV.HRDATA[4]_REG_Z1070\: DFN1E0 port map (
Q => hrdata(4),
CLK => ramclk_c,
D => HRDATA_1(4),
E => CNT3_2);
\R.SLV.HRDATA[5]_REG_Z1072\: DFN1E0 port map (
Q => hrdata(5),
CLK => ramclk_c,
D => HRDATA_1(5),
E => CNT3_2);
\R.SLV.HRDATA[6]_REG_Z1074\: DFN1E0 port map (
Q => hrdata(6),
CLK => ramclk_c,
D => HRDATA_1(6),
E => CNT3_2);
\R.SLV.HRDATA[7]_REG_Z1076\: DFN1E0 port map (
Q => hrdata(7),
CLK => ramclk_c,
D => HRDATA_1(7),
E => CNT3_2);
\R.SLV.HRDATA[8]_REG_Z1078\: DFN1E0 port map (
Q => hrdata(8),
CLK => ramclk_c,
D => HRDATA_1(8),
E => CNT3_2);
\R.SLV.HRDATA[9]_REG_Z1080\: DFN1E0 port map (
Q => hrdata(9),
CLK => ramclk_c,
D => HRDATA_1(9),
E => CNT3_2);
\R.SLV.HRDATA[10]_REG_Z1082\: DFN1E0 port map (
Q => hrdata(10),
CLK => ramclk_c,
D => HRDATA_1(10),
E => CNT3_2_0);
\R.SLV.HRDATA[11]_REG_Z1084\: DFN1E0 port map (
Q => hrdata(11),
CLK => ramclk_c,
D => HRDATA_1(11),
E => CNT3_2_0);
\R.SLV.HRDATA[12]_REG_Z1086\: DFN1E0 port map (
Q => hrdata(12),
CLK => ramclk_c,
D => HRDATA_1(12),
E => CNT3_2_0);
\R.SLV.HRDATA[13]_REG_Z1088\: DFN1E0 port map (
Q => hrdata(13),
CLK => ramclk_c,
D => HRDATA_1(13),
E => CNT3_2_0);
\R.SLV.HRDATA[14]_REG_Z1090\: DFN1E0 port map (
Q => hrdata(14),
CLK => ramclk_c,
D => HRDATA_1(14),
E => CNT3_2_0);
\R.SLV.HRDATA[15]_REG_Z1092\: DFN1E0 port map (
Q => hrdata(15),
CLK => ramclk_c,
D => HRDATA_1(15),
E => CNT3_2_0);
\R.SLV.HRDATA[16]_REG_Z1094\: DFN1E0 port map (
Q => hrdata(16),
CLK => ramclk_c,
D => HRDATA_1(16),
E => CNT3_2_0);
\R.SLV.HRDATA[17]_REG_Z1096\: DFN1E0 port map (
Q => hrdata(17),
CLK => ramclk_c,
D => HRDATA_1(17),
E => CNT3_2_0);
\R.SLV.HRDATA[18]_REG_Z1098\: DFN1E0 port map (
Q => hrdata(18),
CLK => ramclk_c,
D => HRDATA_1(18),
E => CNT3_2_0);
\R.SLV.HRDATA[19]_REG_Z1100\: DFN1E0 port map (
Q => hrdata(19),
CLK => ramclk_c,
D => HRDATA_1(19),
E => CNT3_2_0);
\R.SLV.HRDATA[20]_REG_Z1102\: DFN1E0 port map (
Q => hrdata(20),
CLK => ramclk_c,
D => HRDATA_1(20),
E => CNT3_2_0);
\R.SLV.HRDATA[21]_REG_Z1104\: DFN1E0 port map (
Q => hrdata(21),
CLK => ramclk_c,
D => HRDATA_1(21),
E => CNT3_2_0);
\R.SLV.HRDATA[22]_REG_Z1106\: DFN1E0 port map (
Q => hrdata(22),
CLK => ramclk_c,
D => HRDATA_1(22),
E => CNT3_2_0);
\R.SLV.HRDATA[23]_REG_Z1108\: DFN1E0 port map (
Q => hrdata(23),
CLK => ramclk_c,
D => HRDATA_1(23),
E => CNT3_2_0);
\R.SLV.HRDATA[24]_REG_Z1110\: DFN1E0 port map (
Q => hrdata(24),
CLK => ramclk_c,
D => HRDATA_1(24),
E => CNT3_2_0);
\R.SLV.HRDATA[25]_REG_Z1112\: DFN1E0 port map (
Q => hrdata(25),
CLK => ramclk_c,
D => HRDATA_1(25),
E => CNT3_2_0);
\R.SLV.HRDATA[26]_REG_Z1114\: DFN1E0 port map (
Q => hrdata(26),
CLK => ramclk_c,
D => HRDATA_1(26),
E => CNT3_2);
\R.SLV.HRDATA[27]_REG_Z1116\: DFN1E0 port map (
Q => hrdata(27),
CLK => ramclk_c,
D => HRDATA_1(27),
E => CNT3_2);
\R.SLV.HRDATA[28]_REG_Z1118\: DFN1E0 port map (
Q => hrdata(28),
CLK => ramclk_c,
D => HRDATA_1(28),
E => CNT3_2);
\R.SLV.HRDATA[29]_REG_Z1120\: DFN1E0 port map (
Q => hrdata(29),
CLK => ramclk_c,
D => HRDATA_1(29),
E => CNT3_2);
\R.SLV.HRDATA[30]_REG_Z1122\: DFN1E0 port map (
Q => hrdata(30),
CLK => ramclk_c,
D => HRDATA_1(30),
E => CNT3_2);
\R.SLV.HRDATA[31]_REG_Z1124\: DFN1E0 port map (
Q => hrdata(31),
CLK => ramclk_c,
D => HRDATA_1(31),
E => CNT3_2);
\R.TIMER[0]_REG_Z1126\: DFN1 port map (
Q => TIMER(0),
CLK => ramclk_c,
D => TIMER_RNO(0));
\R.TIMER[1]_REG_Z1128\: DFN1 port map (
Q => TIMER(1),
CLK => ramclk_c,
D => N_44);
\R.TIMER[2]_REG_Z1130\: DFN1 port map (
Q => TIMER(2),
CLK => ramclk_c,
D => N_46);
\R.TIMER[3]_REG_Z1132\: DFN1 port map (
Q => TIMER(3),
CLK => ramclk_c,
D => TIMER_RNO(3));
\R.TIMER[4]_REG_Z1134\: DFN1 port map (
Q => TIMER(4),
CLK => ramclk_c,
D => N_48);
\R.TIMER[5]_REG_Z1136\: DFN1 port map (
Q => TIMER(5),
CLK => ramclk_c,
D => TIMER_RNO(5));
\R.TIMER[6]_REG_Z1138\: DFN1 port map (
Q => TIMER(6),
CLK => ramclk_c,
D => TIMER_RNO(6));
\R.TIMER[7]_REG_Z1140\: DFN1 port map (
Q => TIMER(7),
CLK => ramclk_c,
D => N_92);
\R.TIMER[8]_REG_Z1142\: DFN1 port map (
Q => TIMER(8),
CLK => ramclk_c,
D => N_94);
\R.TIMER[9]_REG_Z1144\: DFN1 port map (
Q => TIMER(9),
CLK => ramclk_c,
D => TIMER_RNO(9));
\R.TIMER[10]_REG_Z1146\: DFN1 port map (
Q => TIMER(10),
CLK => ramclk_c,
D => N_98);
\R.TIMER[11]_REG_Z1148\: DFN1 port map (
Q => TIMER(11),
CLK => ramclk_c,
D => TIMER_RNO(11));
\R.TIMER[12]_REG_Z1150\: DFN1 port map (
Q => TIMER(12),
CLK => ramclk_c,
D => TIMER_RNO(12));
\R.TIMER[13]_REG_Z1152\: DFN1 port map (
Q => TIMER(13),
CLK => ramclk_c,
D => TIMER_RNO(13));
\R.TIMER[14]_REG_Z1154\: DFN1 port map (
Q => TIMER(14),
CLK => ramclk_c,
D => TIMER_RNO(14));
\R.TIMER[15]_REG_Z1156\: DFN1 port map (
Q => TIMER(15),
CLK => ramclk_c,
D => TIMER_RNO(15));
\R.TIMER[16]_REG_Z1158\: DFN1 port map (
Q => TIMER(16),
CLK => ramclk_c,
D => TIMER_RNO(16));
\R.TIMER[17]_REG_Z1160\: DFN1 port map (
Q => TIMER(17),
CLK => ramclk_c,
D => TIMER_RNO(17));
\R.TIMER[18]_REG_Z1162\: DFN1 port map (
Q => TIMER(18),
CLK => ramclk_c,
D => TIMER_RNO(18));
\R.TIMER[19]_REG_Z1164\: DFN1 port map (
Q => TIMER(19),
CLK => ramclk_c,
D => TIMER_RNO(19));
\R.TIMER[20]_REG_Z1166\: DFN1 port map (
Q => TIMER(20),
CLK => ramclk_c,
D => TIMER_RNO(20));
\R.TIMER[21]_REG_Z1168\: DFN1 port map (
Q => TIMER(21),
CLK => ramclk_c,
D => TIMER_RNO(21));
\R.TIMER[22]_REG_Z1170\: DFN1 port map (
Q => TIMER(22),
CLK => ramclk_c,
D => TIMER_RNO(22));
\R.TIMER[23]_REG_Z1172\: DFN1 port map (
Q => TIMER(23),
CLK => ramclk_c,
D => TIMER_RNO(23));
\R.TIMER[24]_REG_Z1174\: DFN1 port map (
Q => TIMER(24),
CLK => ramclk_c,
D => TIMER_RNO(24));
\R.TIMER[25]_REG_Z1176\: DFN1 port map (
Q => TIMER(25),
CLK => ramclk_c,
D => TIMER_RNO(25));
\R.TIMER[26]_REG_Z1178\: DFN1 port map (
Q => TIMER(26),
CLK => ramclk_c,
D => TIMER_RNO(26));
\R.TIMER[27]_REG_Z1180\: DFN1 port map (
Q => TIMER(27),
CLK => ramclk_c,
D => TIMER_RNO(27));
\R.TIMER[28]_REG_Z1182\: DFN1 port map (
Q => TIMER(28),
CLK => ramclk_c,
D => TIMER_RNO(28));
\R.TIMER[29]_REG_Z1184\: DFN1 port map (
Q => TIMER(29),
CLK => ramclk_c,
D => N_112);
\R.DSUBRE[0]_REG_Z1186\: DFN1 port map (
Q => DSUBRE(0),
CLK => ramclk_c,
D => dsubre_c);
\R.DSUBRE[1]_REG_Z1188\: DFN1 port map (
Q => DSUBRE(1),
CLK => ramclk_c,
D => DSUBRE(0));
\R.DSUBRE[2]_REG_Z1190\: DFN1 port map (
Q => DSUBRE(2),
CLK => ramclk_c,
D => DSUBRE(1));
\UN1_R.TIMER.I_195\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_5(0),
A => TIMER(12),
B => TIMER(13));
\UN1_R.TIMER.I_194\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2_4(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_9(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_10(0));
\UN1_R.TIMER.I_193\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_11(0),
A => TIMER(24),
B => TIMER(25));
\UN1_R.TIMER.I_192\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2_5(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_11(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_12(0));
\UN1_R.TIMER.I_191\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2_3(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_7(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_8(0));
\UN1_R.TIMER.I_189\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_12(0),
A => TIMER(26),
B => TIMER(27));
\UN1_R.TIMER.I_188\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_8(0),
A => TIMER(18),
B => TIMER(19));
\UN1_R.TIMER.I_187\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_4(0),
A => TIMER(10),
B => TIMER(11));
\UN1_R.TIMER.I_186\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_1(0),
A => TIMER(4),
B => TIMER(5));
\UN1_R.TIMER.I_185\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_2(0),
A => TIMER(6),
B => TIMER(7));
\UN1_R.TIMER.I_184\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_7(0),
A => TIMER(16),
B => TIMER(17));
\UN1_R.TIMER.I_183\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_10(0),
A => TIMER(22),
B => TIMER(23));
\UN1_R.TIMER.I_182\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2_2(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_5(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_6(0));
\UN1_R.TIMER.I_181\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_3(0),
A => TIMER(8),
B => TIMER(9));
\UN1_R.TIMER.I_180\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_6(0),
A => TIMER(14),
B => TIMER(15));
\UN1_R.TIMER.I_179\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1_9(0),
A => TIMER(20),
B => TIMER(21));
\UN1_R.TIMER.I_178\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_3_1(0),
A => DWACT_ADD_CI_0_POG_ARRAY_2_3(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2_4(0));
\UN1_R.TIMER.I_177\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2_1(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_3(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_4(0));
\UN1_R.TIMER.I_176\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_3(0),
A => DWACT_ADD_CI_0_POG_ARRAY_2_1(0),
B => DWACT_ADD_CI_0_POG_ARRAY_2_2(0));
\UN1_R.TIMER.I_175\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_2(0),
A => DWACT_ADD_CI_0_POG_ARRAY_1_1(0),
B => DWACT_ADD_CI_0_POG_ARRAY_1_2(0));
\UN1_R.TIMER.I_174\: AND2 port map (
Y => DWACT_ADD_CI_0_POG_ARRAY_1(0),
A => TIMER(2),
B => TIMER(3));
\UN1_R.TIMER.I_121\: XOR2 port map (
Y => I_121,
A => TIMER(22),
B => DWACT_ADD_CI_0_G_ARRAY_11_4(0));
\UN1_R.TIMER.I_120\: XOR2 port map (
Y => I_120,
A => TIMER(20),
B => DWACT_ADD_CI_0_G_ARRAY_10_1(0));
\UN1_R.TIMER.I_119\: XOR2 port map (
Y => I_119,
A => TIMER(17),
B => DWACT_ADD_CI_0_G_ARRAY_12_7(0));
\UN1_R.TIMER.I_118\: XOR2 port map (
Y => I_118,
A => TIMER(19),
B => DWACT_ADD_CI_0_G_ARRAY_12_8(0));
\UN1_R.TIMER.I_117\: XOR2 port map (
Y => I_117,
A => TIMER(21),
B => DWACT_ADD_CI_0_G_ARRAY_12_9(0));
\UN1_R.TIMER.I_116\: XOR2 port map (
Y => I_116,
A => TIMER(26),
B => DWACT_ADD_CI_0_G_ARRAY_11_5(0));
\UN1_R.TIMER.I_115\: XOR2 port map (
Y => I_115,
A => TIMER(23),
B => DWACT_ADD_CI_0_G_ARRAY_12_10(0));
\UN1_R.TIMER.I_114\: XOR2 port map (
Y => I_114,
A => TIMER(25),
B => DWACT_ADD_CI_0_G_ARRAY_12_11(0));
\UN1_R.TIMER.I_113\: XOR2 port map (
Y => I_113,
A => TIMER(16),
B => DWACT_ADD_CI_0_G_ARRAY_4(0));
\UN1_R.TIMER.I_112\: XOR2 port map (
Y => I_112,
A => TIMER(18),
B => DWACT_ADD_CI_0_G_ARRAY_11_3(0));
\UN1_R.TIMER.I_111\: XOR2 port map (
Y => I_111,
A => TIMER(29),
B => DWACT_ADD_CI_0_G_ARRAY_12_13(0));
\UN1_R.TIMER.I_110\: XOR2 port map (
Y => I_110,
A => TIMER(2),
B => DWACT_ADD_CI_0_G_ARRAY_1(0));
\UN1_R.TIMER.I_109\: XOR2 port map (
Y => I_109,
A => TIMER(13),
B => DWACT_ADD_CI_0_G_ARRAY_12_5(0));
\UN1_R.TIMER.I_108\: XOR2 port map (
Y => I_108,
A => TIMER(24),
B => DWACT_ADD_CI_0_G_ARRAY_9(0));
\UN1_R.TIMER.I_107\: XOR2 port map (
Y => I_107,
A => TIMER(15),
B => DWACT_ADD_CI_0_G_ARRAY_12_6(0));
\UN1_R.TIMER.I_106\: XOR2 port map (
Y => I_106,
A => TIMER(6),
B => DWACT_ADD_CI_0_G_ARRAY_11(0));
\UN1_R.TIMER.I_105\: XOR2 port map (
Y => I_105,
A => TIMER(28),
B => DWACT_ADD_CI_0_G_ARRAY_10_2(0));
\UN1_R.TIMER.I_104\: XOR2 port map (
Y => I_104,
A => TIMER(8),
B => DWACT_ADD_CI_0_G_ARRAY_3(0));
\UN1_R.TIMER.I_103\: XOR2 port map (
Y => I_103,
A => TIMER(1),
B => DWACT_ADD_CI_0_TMP(0));
\UN1_R.TIMER.I_102\: XOR2 port map (
Y => I_102,
A => TIMER(12),
B => DWACT_ADD_CI_0_G_ARRAY_10(0));
\UN1_R.TIMER.I_101\: XOR2 port map (
Y => I_101,
A => TIMER(14),
B => DWACT_ADD_CI_0_G_ARRAY_11_2(0));
\UN1_R.TIMER.I_100\: XOR2 port map (
Y => I_100,
A => TIMER(5),
B => DWACT_ADD_CI_0_G_ARRAY_12_1(0));
\UN1_R.TIMER.I_99\: XOR2 port map (
Y => I_99,
A => TIMER(27),
B => DWACT_ADD_CI_0_G_ARRAY_12_12(0));
\UN1_R.TIMER.I_98\: XOR2 port map (
Y => I_98_0,
A => TIMER(7),
B => DWACT_ADD_CI_0_G_ARRAY_12_2(0));
\UN1_R.TIMER.I_97\: XOR2 port map (
Y => I_97,
A => TIMER(9),
B => DWACT_ADD_CI_0_G_ARRAY_12_3(0));
\UN1_R.TIMER.I_96\: XOR2 port map (
Y => I_96,
A => TIMER(11),
B => DWACT_ADD_CI_0_G_ARRAY_12_4(0));
\UN1_R.TIMER.I_95\: XOR2 port map (
Y => I_95_0,
A => TIMER(4),
B => DWACT_ADD_CI_0_G_ARRAY_2(0));
\UN1_R.TIMER.I_94\: XOR2 port map (
Y => I_94,
A => TIMER(3),
B => DWACT_ADD_CI_0_G_ARRAY_12(0));
\UN1_R.TIMER.I_93\: XOR2 port map (
Y => I_93,
A => TIMER(10),
B => DWACT_ADD_CI_0_G_ARRAY_11_1(0));
\UN1_R.TIMER.I_71\: XOR2 port map (
Y => DWACT_ADD_CI_0_PARTIAL_SUM(0),
A => TIMER(0),
B => HWRITE_RNIEIEI3);
\UN1_R.TIMER.I_1\: AND2 port map (
Y => DWACT_ADD_CI_0_TMP(0),
A => TIMER(0),
B => HWRITE_RNIEIEI3);
VCC_I: VCC port map (
Y => NN_3);
GND_I: GND port map (
Y => NN_2);
daddr(2) <= NN_1;
daddr(3) <= DADDR_263;
daddr(4) <= DADDR_264;
daddr(5) <= DADDR_265;
daddr(6) <= DADDR_266;
daddr(20) <= DADDR_267;
daddr(21) <= DADDR_268;
daddr(22) <= DADDR_269;
hready <= HREADY_270;
btrape <= BTRAPE_271;
btrapa <= BTRAPA_272;
bwatch <= BWATCH_273;
bsoft <= BSOFT_274;
step <= STEP_275;
berror <= BERROR_276;
halt <= HALT_277;
dbreak <= DBREAK_278;
dwrite <= DWRITE_279;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity leon3x_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0 is
port(
data_1 :  out std_logic;
data_0 :  out std_logic;
data_3 :  out std_logic;
data_28 :  out std_logic;
data_2 :  out std_logic;
data_4 :  out std_logic;
data_16 :  out std_logic;
data_13 :  out std_logic;
data_15 :  out std_logic;
data_10 :  out std_logic;
data_11 :  out std_logic;
data_8 :  out std_logic;
data_9 :  out std_logic;
data_7 :  out std_logic;
data_6 :  out std_logic;
irl_0 : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_1_iv_5 : out std_logic_vector(25 downto 25);
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_0_iv_3_1 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_10 :  out std_logic;
irl : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_0_iv_7 : out std_logic_vector(5 downto 5);
data_0_iv_8 : out std_logic_vector(5 downto 5);
ddata : in std_logic_vector(31 downto 0);
daddr : in std_logic_vector(23 downto 2);
nbo_5_0 : out std_logic_vector(0 downto 0);
htrans_0 : inout std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0) := (others => 'Z');
hsize : out std_logic_vector(1 downto 0);
hwdata : out std_logic_vector(31 downto 0);
haddr : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
crdy :  out std_logic;
step :  in std_logic;
dwrite :  in std_logic;
reset :  in std_logic;
bwatch :  in std_logic;
intack :  out std_logic;
tstop :  out std_logic;
pwd :  out std_logic;
halt :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
bsoft :  in std_logic;
btrape :  in std_logic;
N_137 :  in std_logic;
btrapa :  in std_logic;
berror :  in std_logic;
dbreak :  in std_logic;
N_5420_1 :  in std_logic;
errorn_i_4 :  out std_logic;
errorn_i_4_i :  out std_logic;
r_N_3_mux_4 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_N_14 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
annul_all13 :  out std_logic;
N_5122_1 :  out std_logic;
un1_hready :  in std_logic;
defslv :  in std_logic;
cfgsel :  in std_logic;
un1_hready_1 :  in std_logic;
N_5256 :  out std_logic;
hbusreq :  out std_logic;
N_5447 :  in std_logic;
un1_hready_0 :  in std_logic;
hwrite :  out std_logic;
hlock :  out std_logic;
N_4 :  in std_logic;
N_5285 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5261 :  in std_logic;
N_5260 :  in std_logic;
N_126 :  in std_logic;
burst :  out std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
N_5277 :  in std_logic;
N_5284 :  in std_logic;
N_5280 :  in std_logic;
flash_rpn_c :  in std_logic;
ramclk_c :  in std_logic);
end leon3x_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0;

architecture beh of leon3x_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0 is
signal DATA1 : std_logic_vector(31 downto 0);
signal DATA2 : std_logic_vector(31 downto 0);
signal WADDR : std_logic_vector(7 downto 0);
signal WDATA : std_logic_vector(31 downto 0);
signal RADDR1 : std_logic_vector(7 downto 0);
signal RADDR2 : std_logic_vector(7 downto 0);
signal RST : std_logic ;
signal RST_0 : std_logic ;
signal WREN : std_logic ;
signal DE_REN2_1_IV : std_logic ;
signal DE_REN1_1_IV : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component proc3_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_1_0_0_0_0
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
haddr : out std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
daddr : in std_logic_vector(23 downto 2);
ddata : in std_logic_vector(31 downto 0);
data1 : in std_logic_vector(31 downto 0);
data_0_iv_8 : out std_logic_vector(5 downto 5);
data_0_iv_7 : out std_logic_vector(5 downto 5);
irl_0 : inout std_logic_vector(3 downto 0);
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_1 :  out std_logic;
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_1_iv_5 : out std_logic_vector(25 downto 25);
data2 : in std_logic_vector(31 downto 0);
irl : inout std_logic_vector(3 downto 0);
waddr : out std_logic_vector(7 downto 0);
data_6 :  out std_logic;
data_7 :  out std_logic;
data_9 :  out std_logic;
data_8 :  out std_logic;
data_11 :  out std_logic;
data_10 :  out std_logic;
data_15 :  out std_logic;
data_13 :  out std_logic;
data_16 :  out std_logic;
data_4 :  out std_logic;
data_2 :  out std_logic;
data_28 :  out std_logic;
data_3 :  out std_logic;
data_0 :  out std_logic;
data_1 :  out std_logic;
wdata : out std_logic_vector(31 downto 0);
raddr1 : out std_logic_vector(7 downto 0);
raddr2 : out std_logic_vector(7 downto 0);
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
burst :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
hwrite :  out std_logic;
un1_hready_0 :  in std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
N_5256 :  out std_logic;
un1_hready_1 :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
N_5122_1 :  out std_logic;
ramclk_c :  in std_logic;
annul_all13 :  out std_logic;
rst :  in std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_N_14 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
r_N_3_mux_4 :  in std_logic;
errorn_i_4_i :  out std_logic;
errorn_i_4 :  out std_logic;
N_5420_1 :  in std_logic;
dbreak :  in std_logic;
berror :  in std_logic;
btrapa :  in std_logic;
N_137 :  in std_logic;
btrape :  in std_logic;
bsoft :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
halt :  in std_logic;
pwd :  out std_logic;
tstop :  out std_logic;
intack :  out std_logic;
wren :  out std_logic;
bwatch :  in std_logic;
reset :  in std_logic;
dwrite :  in std_logic;
step :  in std_logic;
de_ren2_1_iv :  out std_logic;
de_ren1_1_iv :  out std_logic;
crdy :  out std_logic  );
end component;
component regfile_3p_l3_10_8_32_1_136_0
port(
data1 : out std_logic_vector(31 downto 0);
wdata : in std_logic_vector(31 downto 0);
waddr : in std_logic_vector(7 downto 0);
raddr1 : in std_logic_vector(7 downto 0);
data2 : out std_logic_vector(31 downto 0);
raddr2 : in std_logic_vector(7 downto 0);
wren :  in std_logic;
de_ren1_1_iv :  in std_logic;
ramclk_c :  in std_logic;
de_ren2_1_iv :  in std_logic  );
end component;
begin
RST_RNI46S: CLKINT port map (
Y => RST,
A => RST_0);
RST_REG_Z403: DFN1 port map (
Q => RST_0,
CLK => ramclk_c,
D => flash_rpn_c);
\VHDL.P0\: proc3_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_1_0_0_0_0 port map (
hrdata_12 => hrdata_12,
hrdata_3 => hrdata_3,
hrdata_11 => hrdata_11,
hrdata_27 => hrdata_27,
hrdata_13 => hrdata_13,
hrdata_7 => hrdata_7,
hrdata_5 => hrdata_5,
hrdata_16 => hrdata_16,
hrdata_15 => hrdata_15,
hrdata_30 => hrdata_30,
hrdata_28 => hrdata_28,
hrdata_23 => hrdata_23,
hrdata_14 => hrdata_14,
hrdata_10 => hrdata_10,
hrdata_9 => hrdata_9,
hrdata_8 => hrdata_8,
hrdata_6 => hrdata_6,
hrdata_4 => hrdata_4,
hrdata_1 => hrdata_1,
hrdata_0 => hrdata_0,
haddr(31 downto 0) => haddr(31 downto 0),
hwdata(31 downto 0) => hwdata(31 downto 0),
hsize(1 downto 0) => hsize(1 downto 0),
htrans_0(1) => htrans(1),
htrans(1) => htrans_0(1),
htrans(0) => htrans(0),
nbo_5_0(0) => nbo_5_0(0),
daddr(23 downto 2) => daddr(23 downto 2),
ddata(31 downto 0) => ddata(31 downto 0),
data1(31 downto 0) => DATA1(31 downto 0),
data_0_iv_8(5) => data_0_iv_8(5),
data_0_iv_7(5) => data_0_iv_7(5),
irl_0(3 downto 0) => irl(3 downto 0),
data_0_iv_5_10 => data_0_iv_5_10,
data_0_iv_5_18 => data_0_iv_5_18,
data_0_iv_5_14 => data_0_iv_5_14,
data_0_iv_5_19 => data_0_iv_5_19,
data_0_iv_5_8 => data_0_iv_5_8,
data_0_iv_5_9 => data_0_iv_5_9,
data_0_iv_5_0 => data_0_iv_5_0,
data_0_iv_5_17 => data_0_iv_5_17,
data_0_iv_5_12 => data_0_iv_5_12,
data_0_iv_5_2 => data_0_iv_5_2,
data_0_iv_5_11 => data_0_iv_5_11,
data_0_iv_4_10 => data_0_iv_4_10,
data_0_iv_4_5 => data_0_iv_4_5,
data_0_iv_4_18 => data_0_iv_4_18,
data_0_iv_4_14 => data_0_iv_4_14,
data_0_iv_4_19 => data_0_iv_4_19,
data_0_iv_4_8 => data_0_iv_4_8,
data_0_iv_4_9 => data_0_iv_4_9,
data_0_iv_4_7 => data_0_iv_4_7,
data_0_iv_4_0 => data_0_iv_4_0,
data_0_iv_4_17 => data_0_iv_4_17,
data_0_iv_4_12 => data_0_iv_4_12,
data_0_iv_4_15 => data_0_iv_4_15,
data_0_iv_4_2 => data_0_iv_4_2,
data_0_iv_4_11 => data_0_iv_4_11,
data_0_iv_4_6 => data_0_iv_4_6,
data_0_iv_3_0 => data_0_iv_3_0,
data_0_iv_3_2 => data_0_iv_3_2,
data_0_iv_3_10 => data_0_iv_3_10,
data_0_iv_3_1 => data_0_iv_3_1,
data_1_iv_6(25) => data_1_iv_6(25),
data_1_iv_5(25) => data_1_iv_5(25),
data2(31 downto 0) => DATA2(31 downto 0),
irl(3 downto 0) => irl_0(3 downto 0),
waddr(7 downto 0) => WADDR(7 downto 0),
data_6 => data_6,
data_7 => data_7,
data_9 => data_9,
data_8 => data_8,
data_11 => data_11,
data_10 => data_10,
data_15 => data_15,
data_13 => data_13,
data_16 => data_16,
data_4 => data_4,
data_2 => data_2,
data_28 => data_28,
data_3 => data_3,
data_0 => data_0,
data_1 => data_1,
wdata(31 downto 0) => WDATA(31 downto 0),
raddr1(7 downto 0) => RADDR1(7 downto 0),
raddr2(7 downto 0) => RADDR2(7 downto 0),
N_5280 => N_5280,
N_5284 => N_5284,
N_5277 => N_5277,
N_5279 => N_5279,
N_5278 => N_5278,
burst => burst,
N_126 => N_126,
N_5260 => N_5260,
N_5261 => N_5261,
N_5281 => N_5281,
N_5282 => N_5282,
N_5283 => N_5283,
N_5285 => N_5285,
N_4 => N_4,
hlock => hlock,
hwrite => hwrite,
un1_hready_0 => un1_hready_0,
N_5447 => N_5447,
hbusreq => hbusreq,
N_5256 => N_5256,
un1_hready_1 => un1_hready_1,
cfgsel => cfgsel,
defslv => defslv,
un1_hready => un1_hready,
N_5122_1 => N_5122_1,
ramclk_c => ramclk_c,
annul_all13 => annul_all13,
rst => RST,
ADD_30x30_slow_I19_CO1_0 => ADD_30x30_slow_I19_CO1_0,
I19_un5_CO1 => I19_un5_CO1,
ADD_N_14 => ADD_N_14,
d_m6_0_N_7 => d_m6_0_N_7,
ADD_m8_0_0 => ADD_m8_0_0,
r_N_3_mux_4 => r_N_3_mux_4,
errorn_i_4_i => errorn_i_4_i,
errorn_i_4 => errorn_i_4,
N_5420_1 => N_5420_1,
dbreak => dbreak,
berror => berror,
btrapa => btrapa,
N_137 => N_137,
btrape => btrape,
bsoft => bsoft,
data_9_sqmuxa_2 => data_9_sqmuxa_2,
halt => halt,
pwd => pwd,
tstop => tstop,
intack => intack,
wren => WREN,
bwatch => bwatch,
reset => reset,
dwrite => dwrite,
step => step,
de_ren2_1_iv => DE_REN2_1_IV,
de_ren1_1_iv => DE_REN1_1_IV,
crdy => crdy);
\VHDL.RF0\: regfile_3p_l3_10_8_32_1_136_0 port map (
data1(31 downto 0) => DATA1(31 downto 0),
wdata(31 downto 0) => WDATA(31 downto 0),
waddr(7 downto 0) => WADDR(7 downto 0),
raddr1(7 downto 0) => RADDR1(7 downto 0),
data2(31 downto 0) => DATA2(31 downto 0),
raddr2(7 downto 0) => RADDR2(7 downto 0),
wren => WREN,
de_ren1_1_iv => DE_REN1_1_IV,
ramclk_c => ramclk_c,
de_ren2_1_iv => DE_REN2_1_IV);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity ahbram_work_leon3mp_rtl_0layer0 is
port(
hrdata : out std_logic_vector(31 downto 0);
hwdata : in std_logic_vector(31 downto 0);
hsize : in std_logic_vector(0 downto 0);
N_5447 :  in std_logic;
N_5326 :  in std_logic;
N_5325 :  in std_logic;
ramclk_c :  in std_logic;
hready :  out std_logic;
N_5198 :  in std_logic;
N_5598 :  in std_logic;
N_5331 :  in std_logic;
N_5332 :  in std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5329 :  in std_logic;
un1_hready_1 :  in std_logic;
un1_hready :  in std_logic;
N_5580 :  in std_logic;
N_5579 :  in std_logic;
N_5334 :  in std_logic;
N_5333 :  in std_logic;
N_5330 :  in std_logic;
N_5601 :  in std_logic;
un1_hready_0 :  in std_logic;
flash_rpn_c :  in std_logic);
end ahbram_work_leon3mp_rtl_0layer0;

architecture beh of ahbram_work_leon3mp_rtl_0layer0 is
signal ADDR_RNIVBCT8 : std_logic_vector(5 to 5);
signal ADDR : std_logic_vector(11 downto 0);
signal ADDR_RNIBOCT8 : std_logic_vector(8 to 8);
signal ADDR_RNIFSCT8 : std_logic_vector(9 to 9);
signal ADDR_RNIFNUO8 : std_logic_vector(10 to 10);
signal ADDR_RNIJRUO8 : std_logic_vector(11 to 11);
signal SIZE : std_logic_vector(2 downto 0);
signal BS_5_I : std_logic_vector(2 to 2);
signal ADDR_RNIQMAHC : std_logic_vector(4 to 4);
signal ADDR_RNIKLI6B : std_logic_vector(3 to 3);
signal ADDR_RNI2M6HA : std_logic_vector(2 to 2);
signal ADDR_RNI7KCT8 : std_logic_vector(7 to 7);
signal ADDR_RNI3GCT8 : std_logic_vector(6 to 6);
signal SIZE_RNO : std_logic_vector(2 to 2);
signal HREADY_0_0_0 : std_logic ;
signal HWRITE : std_logic ;
signal HWRITE_0_I_0 : std_logic ;
signal HREADY_RNO : std_logic ;
signal HSEL_RNIH95D44 : std_logic ;
signal HWRITE_RNO : std_logic ;
signal N_268 : std_logic ;
signal N_269 : std_logic ;
signal N_5298 : std_logic ;
signal N_5311 : std_logic ;
signal N_5302 : std_logic ;
signal N_5310 : std_logic ;
signal N_689 : std_logic ;
signal N_690 : std_logic ;
signal HWRITE_RNIDFDG44 : std_logic ;
signal N_5200 : std_logic ;
signal HSEL : std_logic ;
signal HREADY_428 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component syncrambw_work_leon3mp_rtl_0layer0
port(
addr_RNI2M6HA : in std_logic_vector(2 downto 2);
addr_RNIKLI6B : in std_logic_vector(3 downto 3);
addr_RNIQMAHC : in std_logic_vector(4 downto 4);
addr_RNIVBCT8 : in std_logic_vector(5 downto 5);
addr_RNI3GCT8 : in std_logic_vector(6 downto 6);
addr_RNI7KCT8 : in std_logic_vector(7 downto 7);
addr_RNIBOCT8 : in std_logic_vector(8 downto 8);
addr_RNIFSCT8 : in std_logic_vector(9 downto 9);
addr_RNIFNUO8 : in std_logic_vector(10 downto 10);
addr_RNIJRUO8 : in std_logic_vector(11 downto 11);
hwdata : in std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
N_5311 :  in std_logic;
N_690 :  in std_logic;
hwrite :  in std_logic;
N_689 :  in std_logic;
N_5310 :  in std_logic;
ramclk_c :  in std_logic;
hwrite_RNIDFDG44 :  in std_logic  );
end component;
begin
\R.HREADY_RNO_0\: OR2B port map (
Y => HREADY_0_0_0,
A => HWRITE,
B => flash_rpn_c);
\R.HWRITE_RNO_1\: AO1C port map (
Y => HWRITE_0_I_0,
A => HWRITE,
B => un1_hready_0,
C => flash_rpn_c);
\R.HREADY_RNO\: OR3A port map (
Y => HREADY_RNO,
A => HSEL_RNIH95D44,
B => N_5601,
C => HREADY_0_0_0);
\R.HWRITE_RNO\: NOR3 port map (
Y => HWRITE_RNO,
A => N_268,
B => HWRITE_0_I_0,
C => N_269);
\R.ADDR_RNIVBCT8[5]\: MX2 port map (
Y => ADDR_RNIVBCT8(5),
A => N_5330,
B => ADDR(5),
S => N_5298);
\R.ADDR_RNIBOCT8[8]\: MX2 port map (
Y => ADDR_RNIBOCT8(8),
A => N_5333,
B => ADDR(8),
S => N_5298);
\R.ADDR_RNIFSCT8[9]\: MX2 port map (
Y => ADDR_RNIFSCT8(9),
A => N_5334,
B => ADDR(9),
S => N_5298);
\R.ADDR_RNIFNUO8[10]\: MX2 port map (
Y => ADDR_RNIFNUO8(10),
A => N_5579,
B => ADDR(10),
S => N_5298);
\R.ADDR_RNIJRUO8[11]\: MX2 port map (
Y => ADDR_RNIJRUO8(11),
A => N_5580,
B => ADDR(11),
S => N_5298);
\R.ADDR_RNI17A81_0[1]\: AO1A port map (
Y => N_5311,
A => SIZE(1),
B => BS_5_I(2),
C => N_5302);
\R.ADDR_RNI17A81[1]\: AO1D port map (
Y => N_5310,
A => BS_5_I(2),
B => SIZE(1),
C => N_5302);
\R.ADDR_RNI5CBN_0[0]\: NOR3 port map (
Y => N_689,
A => SIZE(1),
B => SIZE(0),
C => ADDR(0));
\R.ADDR_RNI5CBN[0]\: NOR3A port map (
Y => N_690,
A => ADDR(0),
B => SIZE(1),
C => SIZE(0));
\R.SIZE_RNI75EP[2]\: AO1 port map (
Y => N_5302,
A => SIZE(0),
B => SIZE(1),
C => SIZE(2));
\R.HWRITE_RNIDFDG44\: OR2 port map (
Y => HWRITE_RNIDFDG44,
A => HSEL_RNIH95D44,
B => HWRITE);
\R.HSEL_RNIH95D44\: MX2 port map (
Y => HSEL_RNIH95D44,
A => N_5200,
B => HSEL,
S => un1_hready_0);
\R.HWRITE_RNO_2\: NOR2 port map (
Y => N_269,
A => N_5200,
B => un1_hready);
\R.HWRITE_RNO_0\: OA1C port map (
Y => N_268,
A => un1_hready_1,
B => HSEL,
C => N_5601);
\R.ADDR_RNIQMAHC[4]\: MX2 port map (
Y => ADDR_RNIQMAHC(4),
A => N_5329,
B => ADDR(4),
S => N_5298);
\R.ADDR_RNIKLI6B[3]\: MX2 port map (
Y => ADDR_RNIKLI6B(3),
A => N_5328,
B => ADDR(3),
S => N_5298);
\R.ADDR_RNI2M6HA[2]\: MX2 port map (
Y => ADDR_RNI2M6HA(2),
A => N_5327,
B => ADDR(2),
S => N_5298);
\R.ADDR_RNI7KCT8[7]\: MX2 port map (
Y => ADDR_RNI7KCT8(7),
A => N_5332,
B => ADDR(7),
S => N_5298);
\R.ADDR_RNI3GCT8[6]\: MX2 port map (
Y => ADDR_RNI3GCT8(6),
A => N_5331,
B => ADDR(6),
S => N_5298);
\R.HWRITE_0_I_O2\: NOR2A port map (
Y => N_5200,
A => N_5598,
B => N_5198);
\R.SIZE_RNO[2]\: NOR2B port map (
Y => SIZE_RNO(2),
A => SIZE(2),
B => un1_hready);
\R.HREADY_RNI2G0J\: OR2A port map (
Y => N_5298,
A => HREADY_428,
B => HWRITE);
\R.HSEL_REG_Z177\: DFN1E0 port map (
Q => HSEL,
CLK => ramclk_c,
D => N_5200,
E => un1_hready);
\R.HREADY_REG_Z179\: DFN1 port map (
Q => HREADY_428,
CLK => ramclk_c,
D => HREADY_RNO);
\R.HWRITE_REG_Z181\: DFN1 port map (
Q => HWRITE,
CLK => ramclk_c,
D => HWRITE_RNO);
\R.ADDR[0]_REG_Z183\: DFN1E0 port map (
Q => ADDR(0),
CLK => ramclk_c,
D => N_5325,
E => un1_hready_1);
\R.ADDR[1]_REG_Z185\: DFN1E0 port map (
Q => BS_5_I(2),
CLK => ramclk_c,
D => N_5326,
E => un1_hready_1);
\R.ADDR[2]_REG_Z187\: DFN1E0 port map (
Q => ADDR(2),
CLK => ramclk_c,
D => N_5327,
E => un1_hready_1);
\R.ADDR[3]_REG_Z189\: DFN1E0 port map (
Q => ADDR(3),
CLK => ramclk_c,
D => N_5328,
E => un1_hready_1);
\R.ADDR[4]_REG_Z191\: DFN1E0 port map (
Q => ADDR(4),
CLK => ramclk_c,
D => N_5329,
E => un1_hready_1);
\R.ADDR[5]_REG_Z193\: DFN1E0 port map (
Q => ADDR(5),
CLK => ramclk_c,
D => N_5330,
E => un1_hready_1);
\R.ADDR[6]_REG_Z195\: DFN1E0 port map (
Q => ADDR(6),
CLK => ramclk_c,
D => N_5331,
E => un1_hready_1);
\R.ADDR[7]_REG_Z197\: DFN1E0 port map (
Q => ADDR(7),
CLK => ramclk_c,
D => N_5332,
E => un1_hready_1);
\R.ADDR[8]_REG_Z199\: DFN1E0 port map (
Q => ADDR(8),
CLK => ramclk_c,
D => N_5333,
E => un1_hready_1);
\R.ADDR[9]_REG_Z201\: DFN1E0 port map (
Q => ADDR(9),
CLK => ramclk_c,
D => N_5334,
E => un1_hready_1);
\R.ADDR[10]_REG_Z203\: DFN1E0 port map (
Q => ADDR(10),
CLK => ramclk_c,
D => N_5579,
E => un1_hready_0);
\R.ADDR[11]_REG_Z205\: DFN1E0 port map (
Q => ADDR(11),
CLK => ramclk_c,
D => N_5580,
E => un1_hready_0);
\R.SIZE[0]_REG_Z207\: DFN1E0 port map (
Q => SIZE(0),
CLK => ramclk_c,
D => hsize(0),
E => un1_hready_1);
\R.SIZE[1]_REG_Z209\: DFN1E0 port map (
Q => SIZE(1),
CLK => ramclk_c,
D => N_5447,
E => un1_hready_1);
\R.SIZE[2]_REG_Z211\: DFN1 port map (
Q => SIZE(2),
CLK => ramclk_c,
D => SIZE_RNO(2));
ARAM: syncrambw_work_leon3mp_rtl_0layer0 port map (
addr_RNI2M6HA(2) => ADDR_RNI2M6HA(2),
addr_RNIKLI6B(3) => ADDR_RNIKLI6B(3),
addr_RNIQMAHC(4) => ADDR_RNIQMAHC(4),
addr_RNIVBCT8(5) => ADDR_RNIVBCT8(5),
addr_RNI3GCT8(6) => ADDR_RNI3GCT8(6),
addr_RNI7KCT8(7) => ADDR_RNI7KCT8(7),
addr_RNIBOCT8(8) => ADDR_RNIBOCT8(8),
addr_RNIFSCT8(9) => ADDR_RNIFSCT8(9),
addr_RNIFNUO8(10) => ADDR_RNIFNUO8(10),
addr_RNIJRUO8(11) => ADDR_RNIJRUO8(11),
hwdata(31 downto 0) => hwdata(31 downto 0),
hrdata(31 downto 0) => hrdata(31 downto 0),
N_5311 => N_5311,
N_690 => N_690,
hwrite => HWRITE,
N_689 => N_689,
N_5310 => N_5310,
ramclk_c => ramclk_c,
hwrite_RNIDFDG44 => HWRITE_RNIDFDG44);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
hready <= HREADY_428;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity grgpio_work_leon3mp_rtl_0layer0 is
port(
un1_grgpio0_3 :  out std_logic;
gpio_in : in std_logic_vector(6 downto 0);
oen_i_4 : out std_logic_vector(6 downto 0);
dout : out std_logic_vector(6 downto 0);
pwdata : in std_logic_vector(6 downto 0);
pwdata_0 : in std_logic_vector(5 downto 4);
prdata : out std_logic_vector(2 downto 1);
paddr : in std_logic_vector(6 downto 2);
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
flash_rpn_c :  in std_logic;
ramclk_c :  in std_logic;
N_41 :  out std_logic;
rdata63_2 :  in std_logic;
N_52 :  out std_logic;
N_51 :  out std_logic;
N_49 :  out std_logic;
N_48 :  out std_logic;
N_47 :  out std_logic;
N_46 :  out std_logic;
N_45 :  out std_logic;
N_42 :  out std_logic;
N_40 :  out std_logic;
N_39 :  out std_logic;
N_38 :  out std_logic;
N_25 :  out std_logic;
N_241 :  in std_logic;
un1_apbi_0 :  in std_logic;
N_243 :  in std_logic;
N_64 :  in std_logic;
N_63 :  in std_logic;
readdata60_1 :  in std_logic;
rdata62_1 :  in std_logic;
N_237 :  in std_logic;
N_247 :  out std_logic;
N_62 :  out std_logic);
end grgpio_work_leon3mp_rtl_0layer0;

architecture beh of grgpio_work_leon3mp_rtl_0layer0 is
signal READDATA_0_IV_I_O5_0 : std_logic_vector(0 to 0);
signal READDATA_IV_0_A5_1_0 : std_logic_vector(1 to 1);
signal UN1_GRGPIO0 : std_logic_vector(70 downto 64);
signal READDATA_IV_0_1 : std_logic_vector(2 downto 1);
signal READDATA_IV_0_1_TZ : std_logic_vector(2 downto 1);
signal READDATA_IV_0_A5_0_0 : std_logic_vector(2 downto 1);
signal DOUT_1 : std_logic_vector(4 downto 2);
signal DIR_1 : std_logic_vector(5 downto 4);
signal DIN1 : std_logic_vector(6 downto 0);
signal DOUT30_1 : std_logic ;
signal UN1_APBI : std_logic ;
signal N_22_I : std_logic ;
signal DOUT30 : std_logic ;
signal N_59 : std_logic ;
signal N_55 : std_logic ;
signal N_56 : std_logic ;
signal N_427 : std_logic ;
signal N_426 : std_logic ;
signal N_6 : std_logic ;
signal N_34 : std_logic ;
signal N_33 : std_logic ;
signal N_32 : std_logic ;
signal N_8 : std_logic ;
signal N_37 : std_logic ;
signal N_36 : std_logic ;
signal N_35 : std_logic ;
signal N_26 : std_logic ;
signal N_27 : std_logic ;
signal DOUT_424 : std_logic ;
signal DOUT_425 : std_logic ;
signal N_12_0 : std_logic ;
signal N_10_0 : std_logic ;
signal N_11_0 : std_logic ;
signal OEN_I_414 : std_logic ;
signal DOUT_421 : std_logic ;
signal N_29 : std_logic ;
signal N_440 : std_logic ;
signal N_28 : std_logic ;
signal N_24 : std_logic ;
signal N_438 : std_logic ;
signal OEN_I_417 : std_logic ;
signal N_16_0 : std_logic ;
signal N_17 : std_logic ;
signal DOUT_423 : std_logic ;
signal N_19 : std_logic ;
signal N_3_0 : std_logic ;
signal N_5_0 : std_logic ;
signal NN_1 : std_logic ;
signal N_14_0 : std_logic ;
signal N_13_0 : std_logic ;
signal N_8_0 : std_logic ;
signal N_6_0 : std_logic ;
signal NN_2 : std_logic ;
signal N_7_0 : std_logic ;
signal N_9_0 : std_logic ;
signal OEN_I_413 : std_logic ;
signal N_15_0 : std_logic ;
signal OEN_I_415 : std_logic ;
signal N_20 : std_logic ;
signal DOUT_420 : std_logic ;
signal DOUT_422 : std_logic ;
signal OEN_I_416 : std_logic ;
signal OEN_I_418 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\READDATA_0_IV_I_O5_0[0]_Z164\: AXOI7 port map (
Y => READDATA_0_IV_I_O5_0(0),
A => paddr_0_2,
B => paddr(2),
C => paddr(3));
\R.DIN2_RNII0LN[1]\: NOR2B port map (
Y => READDATA_IV_0_A5_1_0(1),
A => UN1_GRGPIO0(65),
B => N_427);
\READDATA_IV_0_A5_1_0[2]\: NOR2A port map (
Y => N_426,
A => N_237,
B => paddr(5));
\UN1_V.DOUT30_1_0\: OR3B port map (
Y => DOUT30_1,
A => rdata62_1,
B => UN1_APBI,
C => N_22_I);
\UN1_V.DOUT30_0\: OR3B port map (
Y => DOUT30,
A => readdata60_1,
B => UN1_APBI,
C => N_22_I);
\R.DIN2_RNIVMNB6[1]\: OR3 port map (
Y => prdata(1),
A => N_59,
B => N_55,
C => READDATA_IV_0_1(1));
\R.DIN2_RNI2QNB6[2]\: OR3 port map (
Y => prdata(2),
A => N_56,
B => N_55,
C => READDATA_IV_0_1(2));
\R.DIN2_RNI89CQ1[2]\: NOR3C port map (
Y => N_56,
A => N_427,
B => UN1_GRGPIO0(66),
C => N_63);
\R.DIN2_RNI78CQ1[1]\: NOR2B port map (
Y => N_59,
A => READDATA_IV_0_A5_1_0(1),
B => N_63);
\READDATA_IV_0_A5_1[2]\: NOR2B port map (
Y => N_55,
A => N_426,
B => N_64);
\R.DOUT_RNO[5]\: NOR3 port map (
Y => N_6,
A => N_34,
B => N_33,
C => N_32);
\R.DOUT_RNO[6]\: NOR3 port map (
Y => N_8,
A => N_37,
B => N_36,
C => N_35);
\COMB.UN1_APBI\: NOR3C port map (
Y => UN1_APBI,
A => N_243,
B => un1_apbi_0,
C => N_241);
\R.DOUT_RNO_0[5]\: NOR3B port map (
Y => N_34,
A => pwdata_0(5),
B => paddr(5),
C => N_26);
\R.DOUT_RNO_0[6]\: NOR3B port map (
Y => N_37,
A => pwdata(6),
B => paddr(5),
C => N_27);
\R.DOUT_RNO_1[5]\: NOR3A port map (
Y => N_33,
A => paddr_0_2,
B => DOUT_424,
C => paddr_0_0);
\R.DOUT_RNO_1[6]\: NOR3A port map (
Y => N_36,
A => paddr_0_2,
B => DOUT_425,
C => paddr_0_0);
\READDATA_0_IV_I_O5[0]\: OR2 port map (
Y => N_25,
A => READDATA_0_IV_I_O5_0(0),
B => N_22_I);
\R.DIR_RNISJFN2[2]\: NOR2A port map (
Y => READDATA_IV_0_1(2),
A => READDATA_IV_0_1_TZ(2),
B => N_22_I);
\R.DIR_RNI7COK1[2]\: AO1 port map (
Y => READDATA_IV_0_1_TZ(2),
A => OEN_I_414,
B => rdata62_1,
C => READDATA_IV_0_A5_0_0(2));
\R.DIR_RNIQHFN2[1]\: NOR2A port map (
Y => READDATA_IV_0_1(1),
A => READDATA_IV_0_1_TZ(1),
B => N_22_I);
\R.DIR_RNI5AOK1[1]\: AO1 port map (
Y => READDATA_IV_0_1_TZ(1),
A => OEN_I_413,
B => rdata62_1,
C => READDATA_IV_0_A5_0_0(1));
\R.DOUT_RNI249R[2]\: NOR2B port map (
Y => READDATA_IV_0_A5_0_0(2),
A => DOUT_421,
B => readdata60_1);
\R.DOUT_RNI139R[1]\: NOR2B port map (
Y => READDATA_IV_0_A5_0_0(1),
A => DOUT_420,
B => readdata60_1);
\R.DIR_RNIVRSD[0]\: NOR2A port map (
Y => N_38,
A => paddr(3),
B => NN_2);
\R.DOUT_RNIRMMF[0]\: NOR2A port map (
Y => N_39,
A => paddr(2),
B => NN_1);
\R.DIN2_RNIHVKN[0]\: NOR2A port map (
Y => N_40,
A => N_427,
B => UN1_GRGPIO0(64));
\R.DOUT_RNIUPMF[3]\: NOR2A port map (
Y => N_42,
A => paddr(2),
B => DOUT_422);
\R.DOUT_RNIVQMF[4]\: NOR2A port map (
Y => N_45,
A => paddr(2),
B => DOUT_423);
\R.DIN2_RNIL3LN[4]\: NOR2A port map (
Y => N_46,
A => N_427,
B => UN1_GRGPIO0(68));
\R.DIR_RNI41TD[5]\: NOR2A port map (
Y => N_47,
A => paddr(3),
B => OEN_I_417);
\R.DOUT_RNI0SMF[5]\: NOR2A port map (
Y => N_48,
A => paddr(2),
B => DOUT_424);
\R.DIN2_RNIM4LN[5]\: NOR2A port map (
Y => N_49,
A => N_427,
B => UN1_GRGPIO0(69));
\R.DOUT_RNI1TMF[6]\: NOR2A port map (
Y => N_51,
A => paddr(2),
B => DOUT_425);
\R.DIN2_RNIN5LN[6]\: NOR2A port map (
Y => N_52,
A => N_427,
B => UN1_GRGPIO0(70));
\R.DIR_RNO[2]\: MX2 port map (
Y => N_12_0,
A => N_10_0,
B => N_11_0,
S => OEN_I_414);
\R.DOUT_RNO[2]\: MX2 port map (
Y => DOUT_1(2),
A => N_10_0,
B => N_11_0,
S => DOUT_421);
\UN1_V.DOUT30_0_X3\: XNOR2 port map (
Y => N_22_I,
A => rdata63_2,
B => paddr(6));
\R.DIR_RNO[6]\: MX2 port map (
Y => N_29,
A => N_440,
B => N_28,
S => OEN_I_418);
\R.DIR_RNO_1[6]\: AXO2 port map (
Y => N_28,
A => paddr(5),
B => pwdata(6),
C => paddr(4));
\R.DIR_RNO_0[6]\: OA1A port map (
Y => N_440,
A => paddr(6),
B => paddr(4),
C => pwdata(6));
\R.DIR_RNO[5]\: MX2 port map (
Y => DIR_1(5),
A => N_24,
B => N_438,
S => OEN_I_417);
\R.DIR_RNO_1[5]\: AXO2 port map (
Y => N_438,
A => paddr(5),
B => pwdata_0(5),
C => paddr(4));
\R.DIR_RNO_0[5]\: OA1A port map (
Y => N_24,
A => paddr(6),
B => paddr(4),
C => pwdata_0(5));
\R.DOUT_RNO[4]\: MX2 port map (
Y => DOUT_1(4),
A => N_16_0,
B => N_17,
S => DOUT_423);
\R.DOUT_RNO[0]\: MX2 port map (
Y => N_19,
A => N_3_0,
B => N_5_0,
S => NN_1);
\R.DIR_RNO[4]\: MX2 port map (
Y => DIR_1(4),
A => N_16_0,
B => N_17,
S => OEN_I_416);
M16: AXO2 port map (
Y => N_17,
A => paddr(5),
B => pwdata(4),
C => paddr_0_0);
M15: OA1A port map (
Y => N_16_0,
A => paddr_0_2,
B => paddr_0_0,
C => pwdata_0(4));
M13: AXO2 port map (
Y => N_14_0,
A => paddr(5),
B => pwdata(3),
C => paddr_0_0);
M12: OA1A port map (
Y => N_13_0,
A => paddr_0_2,
B => paddr_0_0,
C => pwdata(3));
M10: AXO2 port map (
Y => N_11_0,
A => paddr(5),
B => pwdata(2),
C => paddr_0_0);
M9: OA1A port map (
Y => N_10_0,
A => paddr_0_2,
B => paddr_0_0,
C => pwdata(2));
M7: AXO2 port map (
Y => N_8_0,
A => paddr(5),
B => pwdata(1),
C => paddr_0_0);
\R.DIR_RNO[0]\: MX2 port map (
Y => N_6_0,
A => N_3_0,
B => N_5_0,
S => NN_2);
M4: AXO2 port map (
Y => N_5_0,
A => paddr(5),
B => pwdata(0),
C => paddr_0_0);
M2: OA1A port map (
Y => N_3_0,
A => paddr_0_2,
B => paddr_0_0,
C => pwdata(0));
\R.DIR_RNI2VSD[3]\: NOR2A port map (
Y => N_41,
A => paddr(3),
B => OEN_I_415);
M6: OA1A port map (
Y => N_7_0,
A => paddr_0_2,
B => paddr_0_0,
C => pwdata(1));
\R.DIR_RNO[1]\: MX2 port map (
Y => N_9_0,
A => N_7_0,
B => N_8_0,
S => OEN_I_413);
\R.DIR_RNO[3]\: MX2 port map (
Y => N_15_0,
A => N_13_0,
B => N_14_0,
S => OEN_I_415);
\R.DOUT_RNO[1]\: MX2 port map (
Y => N_20,
A => N_7_0,
B => N_8_0,
S => DOUT_420);
\R.DOUT_RNO[3]\: MX2 port map (
Y => DOUT_1(3),
A => N_13_0,
B => N_14_0,
S => DOUT_422);
\R.DOUT_RNO_2[6]\: NOR2A port map (
Y => N_35,
A => N_27,
B => pwdata(6));
\R.DOUT_RNI3VMF[6]\: OR2B port map (
Y => N_27,
A => DOUT_425,
B => paddr(4));
\R.DOUT_RNI2UMF[5]\: OR2B port map (
Y => N_26,
A => DOUT_424,
B => paddr(4));
\R.DOUT_RNO_2[5]\: NOR2A port map (
Y => N_32,
A => N_26,
B => pwdata(5));
\READDATA_0_IV_I_A3_0[0]\: NOR2 port map (
Y => N_427,
A => paddr(3),
B => paddr(2));
\R.DOUT[0]_REG_Z233\: DFN1E0C0 port map (
Q => NN_1,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_19,
E => DOUT30);
\R.DOUT[1]_REG_Z235\: DFN1E0C0 port map (
Q => DOUT_420,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_20,
E => DOUT30);
\R.DOUT[2]_REG_Z237\: DFN1E0C0 port map (
Q => DOUT_421,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => DOUT_1(2),
E => DOUT30);
\R.DOUT[3]_REG_Z239\: DFN1E0C0 port map (
Q => DOUT_422,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => DOUT_1(3),
E => DOUT30);
\R.DOUT[4]_REG_Z241\: DFN1E0C0 port map (
Q => DOUT_423,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => DOUT_1(4),
E => DOUT30);
\R.DOUT[5]_REG_Z243\: DFN1E0C0 port map (
Q => DOUT_424,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_6,
E => DOUT30);
\R.DOUT[6]_REG_Z245\: DFN1E0C0 port map (
Q => DOUT_425,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_8,
E => DOUT30);
\R.DIR[0]_REG_Z247\: DFN1E0C0 port map (
Q => NN_2,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_6_0,
E => DOUT30_1);
\R.DIR[1]_REG_Z249\: DFN1E0C0 port map (
Q => OEN_I_413,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_9_0,
E => DOUT30_1);
\R.DIR[2]_REG_Z251\: DFN1E0C0 port map (
Q => OEN_I_414,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_12_0,
E => DOUT30_1);
\R.DIR[3]_REG_Z253\: DFN1E0C0 port map (
Q => OEN_I_415,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_15_0,
E => DOUT30_1);
\R.DIR[4]_REG_Z255\: DFN1E0C0 port map (
Q => OEN_I_416,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => DIR_1(4),
E => DOUT30_1);
\R.DIR[5]_REG_Z257\: DFN1E0C0 port map (
Q => OEN_I_417,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => DIR_1(5),
E => DOUT30_1);
\R.DIR[6]_REG_Z259\: DFN1E0C0 port map (
Q => OEN_I_418,
CLK => ramclk_c,
CLR => flash_rpn_c,
D => N_29,
E => DOUT30_1);
\R.DIN1[0]_REG_Z261\: DFN1 port map (
Q => DIN1(0),
CLK => ramclk_c,
D => gpio_in(0));
\R.DIN1[1]_REG_Z263\: DFN1 port map (
Q => DIN1(1),
CLK => ramclk_c,
D => gpio_in(1));
\R.DIN1[2]_REG_Z265\: DFN1 port map (
Q => DIN1(2),
CLK => ramclk_c,
D => gpio_in(2));
\R.DIN1[3]_REG_Z267\: DFN1 port map (
Q => DIN1(3),
CLK => ramclk_c,
D => gpio_in(3));
\R.DIN1[4]_REG_Z269\: DFN1 port map (
Q => DIN1(4),
CLK => ramclk_c,
D => gpio_in(4));
\R.DIN1[5]_REG_Z271\: DFN1 port map (
Q => DIN1(5),
CLK => ramclk_c,
D => gpio_in(5));
\R.DIN1[6]_REG_Z273\: DFN1 port map (
Q => DIN1(6),
CLK => ramclk_c,
D => gpio_in(6));
\R.DIN2[0]_REG_Z275\: DFN1 port map (
Q => UN1_GRGPIO0(64),
CLK => ramclk_c,
D => DIN1(0));
\R.DIN2[1]_REG_Z277\: DFN1 port map (
Q => UN1_GRGPIO0(65),
CLK => ramclk_c,
D => DIN1(1));
\R.DIN2[2]_REG_Z279\: DFN1 port map (
Q => UN1_GRGPIO0(66),
CLK => ramclk_c,
D => DIN1(2));
\R.DIN2[3]_REG_Z281\: DFN1 port map (
Q => un1_grgpio0_3,
CLK => ramclk_c,
D => DIN1(3));
\R.DIN2[4]_REG_Z283\: DFN1 port map (
Q => UN1_GRGPIO0(68),
CLK => ramclk_c,
D => DIN1(4));
\R.DIN2[5]_REG_Z285\: DFN1 port map (
Q => UN1_GRGPIO0(69),
CLK => ramclk_c,
D => DIN1(5));
\R.DIN2[6]_REG_Z287\: DFN1 port map (
Q => UN1_GRGPIO0(70),
CLK => ramclk_c,
D => DIN1(6));
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
oen_i_4(0) <= NN_2;
oen_i_4(1) <= OEN_I_413;
oen_i_4(2) <= OEN_I_414;
oen_i_4(3) <= OEN_I_415;
oen_i_4(4) <= OEN_I_416;
oen_i_4(5) <= OEN_I_417;
oen_i_4(6) <= OEN_I_418;
dout(0) <= NN_1;
dout(1) <= DOUT_420;
dout(2) <= DOUT_421;
dout(3) <= DOUT_422;
dout(4) <= DOUT_423;
dout(5) <= DOUT_424;
dout(6) <= DOUT_425;
N_247 <= N_426;
N_62 <= N_427;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity gptimer_work_leon3mp_rtl_0layer0 is
port(
led_c : out std_logic_vector(4 downto 4);
un1_timer0_1 :  out std_logic;
un1_timer0_0 :  out std_logic;
readdata_10_11 :  out std_logic;
readdata_10_15 :  out std_logic;
scaler_m_5 :  out std_logic;
scaler_m_4 :  out std_logic;
pwdata_0 : in std_logic_vector(5 downto 4);
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
readdata_10_m_2 :  out std_logic;
readdata_10_m_30 :  out std_logic;
readdata_10_m_10 :  out std_logic;
prdata_22 :  out std_logic;
prdata_8 :  out std_logic;
prdata_25 :  out std_logic;
prdata_16 :  out std_logic;
prdata_29 :  out std_logic;
prdata_27 :  out std_logic;
prdata_12 :  out std_logic;
prdata_18 :  out std_logic;
prdata_20 :  out std_logic;
prdata_24 :  out std_logic;
prdata_9 :  out std_logic;
prdata_23 :  out std_logic;
prdata_21 :  out std_logic;
prdata_19 :  out std_logic;
prdata_28 :  out std_logic;
prdata_14 :  out std_logic;
prdata_13 :  out std_logic;
prdata_17 :  out std_logic;
prdata_31 :  out std_logic;
prdata_26 :  out std_logic;
prdata_7 :  out std_logic;
prdata_3 :  out std_logic;
prdata_0 :  out std_logic;
readdata_1_iv_0_5 :  out std_logic;
readdata_1_iv_0_1 :  out std_logic;
readdata_1_iv_0_20 :  out std_logic;
readdata_1_iv_0_0 :  out std_logic;
readdata_iv_3_0 :  out std_logic;
readdata_iv_3_5 :  out std_logic;
readdata_iv_4_0 :  out std_logic;
readdata_iv_4_5 :  out std_logic;
pwdata : in std_logic_vector(31 downto 0);
readdata_0_iv_3_3 :  out std_logic;
readdata_0_iv_3_2 :  out std_logic;
readdata_0_iv_3_0 :  out std_logic;
paddr_2 :  in std_logic;
paddr_0_d0 :  in std_logic;
paddr_3 :  in std_logic;
paddr_7 :  in std_logic;
paddr_4 :  in std_logic;
paddr_1 :  in std_logic;
rdata62_4 :  in std_logic;
rdata62_1 :  out std_logic;
readdata59_3 :  out std_logic;
N_64 :  in std_logic;
flash_rpn_c :  in std_logic;
N_244 :  in std_logic;
pwrite :  in std_logic;
penable :  in std_logic;
un1_apbi_0 :  out std_logic;
N_226 :  in std_logic;
rdata63_2 :  out std_logic;
N_63 :  out std_logic;
tstop :  in std_logic;
irqen_0 :  out std_logic;
irqen :  out std_logic;
N_247 :  in std_logic;
readdata60_1 :  out std_logic;
N_62 :  in std_logic;
ramclk_c :  in std_logic);
end gptimer_work_leon3mp_rtl_0layer0;

architecture beh of gptimer_work_leon3mp_rtl_0layer0 is
signal TSEL_0 : std_logic_vector(0 to 0);
signal SCALER : std_logic_vector(7 downto 0);
signal DWACT_FDEC_E : std_logic_vector(34 downto 0);
signal VALUE_RNIPODT : std_logic_vector(1 to 1);
signal VALUE_RNINMDT : std_logic_vector(0 to 0);
signal VALUE_RNIRRGO : std_logic_vector(3 to 3);
signal DWACT_FDEC_E_0 : std_logic_vector(3 downto 0);
signal VALUE_RNI56HO : std_logic_vector(8 to 8);
signal TSEL : std_logic_vector(1 downto 0);
signal READDATA_0_IV_1 : std_logic_vector(5 downto 2);
signal RELOAD_M : std_logic_vector(31 downto 0);
signal SCALER_M : std_logic_vector(7 downto 0);
signal RELOAD_M_0 : std_logic_vector(7 downto 2);
signal VALUE_M : std_logic_vector(31 downto 0);
signal READDATA_0_IV_2 : std_logic_vector(3 downto 0);
signal READDATA_0_IV_0 : std_logic_vector(5 downto 0);
signal RELOAD : std_logic_vector(31 downto 0);
signal READDATA_10 : std_logic_vector(29 downto 0);
signal READDATA_IV_0 : std_logic_vector(6 downto 1);
signal READDATA_IV_1 : std_logic_vector(6 downto 1);
signal VALUE : std_logic_vector(31 downto 0);
signal READDATA_1_IV_1 : std_logic_vector(9 downto 7);
signal READDATA_10_M_0 : std_logic_vector(31 downto 10);
signal READDATA_10_M : std_logic_vector(31 downto 0);
signal APBI_M : std_logic_vector(50 to 50);
signal RELOAD_0 : std_logic_vector(31 downto 0);
signal VALUE_1 : std_logic_vector(31 downto 0);
signal UN1_TIMER0 : std_logic_vector(39 downto 7);
signal VALUE_RNI7J101 : std_logic_vector(26 to 26);
signal RELOAD_1 : std_logic_vector(7 downto 0);
signal SCALER_1 : std_logic_vector(7 downto 0);
signal VALUE_1_0 : std_logic_vector(31 downto 0);
signal SCALER_RNO : std_logic_vector(7 downto 0);
signal VALUE_RNIVC301 : std_logic_vector(31 to 31);
signal VALUE_RNIRQDT : std_logic_vector(2 to 2);
signal VALUE_RNITTGO : std_logic_vector(4 to 4);
signal VALUE_RNIVVGO : std_logic_vector(5 to 5);
signal VALUE_RNI12HO : std_logic_vector(6 to 6);
signal VALUE_RNI34HO : std_logic_vector(7 to 7);
signal VALUE_RNI78HO : std_logic_vector(9 to 9);
signal VALUE_RNIN12R : std_logic_vector(10 to 10);
signal VALUE_RNIV92R : std_logic_vector(14 to 14);
signal VALUE_RNI3E2R : std_logic_vector(16 to 16);
signal VALUE_RNI5G2R : std_logic_vector(17 to 17);
signal VALUE_RNI7I2R : std_logic_vector(18 to 18);
signal VALUE_RNI9K2R : std_logic_vector(19 to 19);
signal VALUE_RNIP54R : std_logic_vector(20 to 20);
signal VALUE_RNIVA101 : std_logic_vector(22 to 22);
signal VALUE_RNI1D101 : std_logic_vector(23 to 23);
signal VALUE_RNI3F101 : std_logic_vector(24 to 24);
signal VALUE_RNI5H101 : std_logic_vector(25 to 25);
signal VALUE_RNI9L101 : std_logic_vector(27 to 27);
signal VALUE_RNIBN101 : std_logic_vector(28 to 28);
signal VALUE_RNIDP101 : std_logic_vector(29 to 29);
signal VALUE_RNITA301 : std_logic_vector(30 to 30);
signal VALUE_RNIR52R : std_logic_vector(12 to 12);
signal TSEL_RNO : std_logic_vector(1 to 1);
signal VALUE_RNI1C2R : std_logic_vector(15 to 15);
signal VALUE_RNIP32R : std_logic_vector(11 to 11);
signal VALUE_RNIR74R : std_logic_vector(21 to 21);
signal RELOAD_RNO : std_logic_vector(7 downto 0);
signal VALUE_RNIT72R : std_logic_vector(13 to 13);
signal TICK_RNI82TD1 : std_logic ;
signal VALUE_0_SQMUXA_0 : std_logic ;
signal READDATA55 : std_logic ;
signal READDATA_1_SQMUXA_0 : std_logic ;
signal RELOAD_1_SQMUXA_0 : std_logic ;
signal READDATA60_410 : std_logic ;
signal UN1_APBI : std_logic ;
signal VALUE_2_SQMUXA_0 : std_logic ;
signal IRQ_0_SQMUXA : std_logic ;
signal LOAD : std_logic ;
signal VALUE_1_SQMUXA : std_logic ;
signal VALUE_1_SQMUXA_0 : std_logic ;
signal N_441_0 : std_logic ;
signal VALUE_1_SN_N_4_MUX_0 : std_logic ;
signal RESTART : std_logic ;
signal UN20_RES : std_logic ;
signal RELOAD_1_SQMUXA_0_0 : std_logic ;
signal VALUE_2_SQMUXA_0_0 : std_logic ;
signal IRQ_0_SQMUXA_0 : std_logic ;
signal LOAD_0 : std_logic ;
signal VALUE_1_SQMUXA_0_0 : std_logic ;
signal VALUE_1_SN_N_4_MUX_0_0 : std_logic ;
signal RESTART_0 : std_logic ;
signal N_8 : std_logic ;
signal N_6 : std_logic ;
signal N_31 : std_logic ;
signal N_29 : std_logic ;
signal N_24 : std_logic ;
signal N_21 : std_logic ;
signal ENABLE_1_SQMUXA : std_logic ;
signal SCALER14_1 : std_logic ;
signal ENABLE_0_SQMUXA_I : std_logic ;
signal IRQPEN_0_SQMUXA_1 : std_logic ;
signal SCALER14_1_0 : std_logic ;
signal CHAIN_0_SQMUXA : std_logic ;
signal IRQPEN_0_SQMUXA_0 : std_logic ;
signal IRQPEN_0_SQMUXA_0_0 : std_logic ;
signal LOAD_M : std_logic ;
signal READDATA60 : std_logic ;
signal ENABLE_M : std_logic ;
signal ENABLE_1_IV_0 : std_logic ;
signal ENABLE_2_SQMUXA : std_logic ;
signal ENABLE_5_M : std_logic ;
signal IRQPEN_M : std_logic ;
signal READDATA59 : std_logic ;
signal READDATA_2_SQMUXA : std_logic ;
signal READDATA61 : std_logic ;
signal IRQEN_M : std_logic ;
signal CHAIN_M : std_logic ;
signal DISHLT_M : std_logic ;
signal N_435 : std_logic ;
signal N_440 : std_logic ;
signal N_426 : std_logic ;
signal N_419 : std_logic ;
signal N_439 : std_logic ;
signal UN1_APBI_1 : std_logic ;
signal UN1_APBI_405 : std_logic ;
signal IRQPEN_0_SQMUXA_1_0 : std_logic ;
signal UN34_I : std_logic ;
signal UN4_I : std_logic ;
signal VALUE_2_SQMUXA : std_logic ;
signal VALUE_2_SQMUXA_1 : std_logic ;
signal ENABLE_1 : std_logic ;
signal ENABLE_5_M_0 : std_logic ;
signal RESTART_M : std_logic ;
signal ENABLE_1_0 : std_logic ;
signal SCALER14 : std_logic ;
signal N_418 : std_logic ;
signal N_417 : std_logic ;
signal READDATA_3_SQMUXA : std_logic ;
signal RELOAD_1_SQMUXA : std_logic ;
signal N_407 : std_logic ;
signal ENABLE : std_logic ;
signal VALUE_0_SQMUXA : std_logic ;
signal READDATA_1_SQMUXA : std_logic ;
signal N_552 : std_logic ;
signal I_9_5 : std_logic ;
signal N_553 : std_logic ;
signal I_12_5 : std_logic ;
signal N_565 : std_logic ;
signal I_46_3 : std_logic ;
signal VALUE_1_SN_N_4_MUX : std_logic ;
signal N_580 : std_logic ;
signal I_98 : std_logic ;
signal N_567 : std_logic ;
signal I_53_1 : std_logic ;
signal N_568 : std_logic ;
signal I_56_1 : std_logic ;
signal N_569 : std_logic ;
signal I_59_1 : std_logic ;
signal N_575 : std_logic ;
signal I_82_1 : std_logic ;
signal N_579 : std_logic ;
signal I_95 : std_logic ;
signal N_559 : std_logic ;
signal I_28_4 : std_logic ;
signal N_560 : std_logic ;
signal I_32_4 : std_logic ;
signal N_561 : std_logic ;
signal I_35_3 : std_logic ;
signal N_563 : std_logic ;
signal I_40_3 : std_logic ;
signal N_409 : std_logic ;
signal N_400 : std_logic ;
signal N_549 : std_logic ;
signal N_550 : std_logic ;
signal I_5_5 : std_logic ;
signal N_554 : std_logic ;
signal I_14_7 : std_logic ;
signal ENABLE_0 : std_logic ;
signal N_398 : std_logic ;
signal N_566 : std_logic ;
signal I_49_3 : std_logic ;
signal N_564 : std_logic ;
signal I_43_3 : std_logic ;
signal N_551 : std_logic ;
signal I_7_5 : std_logic ;
signal IRQPEN_1 : std_logic ;
signal IRQPEN_4 : std_logic ;
signal IRQPEN_RNO : std_logic ;
signal N_571 : std_logic ;
signal I_65_1 : std_logic ;
signal N_570 : std_logic ;
signal I_62_1 : std_logic ;
signal N_562 : std_logic ;
signal I_37_3 : std_logic ;
signal IRQEN_408 : std_logic ;
signal IRQPEN : std_logic ;
signal CHAIN : std_logic ;
signal DISHLT : std_logic ;
signal N_752 : std_logic ;
signal SCALER_2_SQMUXA : std_logic ;
signal N_753 : std_logic ;
signal N_755 : std_logic ;
signal N_756 : std_logic ;
signal N_757 : std_logic ;
signal N_758 : std_logic ;
signal N_759 : std_logic ;
signal N_412 : std_logic ;
signal N_415 : std_logic ;
signal N_403 : std_logic ;
signal N_406 : std_logic ;
signal N_557 : std_logic ;
signal I_23_4 : std_logic ;
signal N_620 : std_logic ;
signal N_624 : std_logic ;
signal N_632 : std_logic ;
signal VALUE_1_SN_N_4_MUX_1 : std_logic ;
signal N_647 : std_logic ;
signal VALUE_1_SQMUXA_1 : std_logic ;
signal IRQEN_409 : std_logic ;
signal N_434 : std_logic ;
signal N_436 : std_logic ;
signal N_437 : std_logic ;
signal N_438 : std_logic ;
signal N_572 : std_logic ;
signal I_70_1 : std_logic ;
signal N_573 : std_logic ;
signal I_74_1 : std_logic ;
signal N_574 : std_logic ;
signal I_77_1 : std_logic ;
signal N_576 : std_logic ;
signal I_86_1 : std_logic ;
signal N_577 : std_logic ;
signal I_89_1 : std_logic ;
signal N_578 : std_logic ;
signal I_92_1 : std_logic ;
signal N_642 : std_logic ;
signal N_643 : std_logic ;
signal N_644 : std_logic ;
signal N_645 : std_logic ;
signal N_646 : std_logic ;
signal N_441 : std_logic ;
signal N_423 : std_logic ;
signal N_427 : std_logic ;
signal N_428 : std_logic ;
signal N_429 : std_logic ;
signal N_432 : std_logic ;
signal N_433 : std_logic ;
signal N_558 : std_logic ;
signal I_26_4 : std_logic ;
signal N_625 : std_logic ;
signal N_626 : std_logic ;
signal N_627 : std_logic ;
signal N_628 : std_logic ;
signal N_631 : std_logic ;
signal N_634 : std_logic ;
signal N_635 : std_logic ;
signal N_636 : std_logic ;
signal N_639 : std_logic ;
signal N_640 : std_logic ;
signal N_641 : std_logic ;
signal N_424 : std_logic ;
signal TIMEREN_1 : std_logic ;
signal UN1_GEXTCLK : std_logic ;
signal SCALER_0_SQMUXA : std_logic ;
signal SCALER_0_SQMUXA_1 : std_logic ;
signal I_22 : std_logic ;
signal N_413 : std_logic ;
signal N_414 : std_logic ;
signal N_416 : std_logic ;
signal N_404 : std_logic ;
signal N_405 : std_logic ;
signal N_531 : std_logic ;
signal N_532 : std_logic ;
signal I_5_6 : std_logic ;
signal N_534 : std_logic ;
signal I_9_6 : std_logic ;
signal N_535 : std_logic ;
signal I_12_6 : std_logic ;
signal N_536 : std_logic ;
signal I_14_8 : std_logic ;
signal N_538 : std_logic ;
signal I_20_5 : std_logic ;
signal SCALER_1_SN_N_2 : std_logic ;
signal N_556 : std_logic ;
signal I_20_4 : std_logic ;
signal N_616 : std_logic ;
signal N_617 : std_logic ;
signal N_619 : std_logic ;
signal N_621 : std_logic ;
signal N_623 : std_logic ;
signal IRQPEN_0 : std_logic ;
signal CHAIN_0 : std_logic ;
signal N_410 : std_logic ;
signal N_425 : std_logic ;
signal N_401 : std_logic ;
signal N_537 : std_logic ;
signal I_17_5 : std_logic ;
signal N_555 : std_logic ;
signal I_17_4 : std_logic ;
signal N_618 : std_logic ;
signal N_622 : std_logic ;
signal N_630 : std_logic ;
signal IRQEN_RNO : std_logic ;
signal N_825 : std_logic ;
signal ENABLE_2_SQMUXA_0 : std_logic ;
signal READDATA59_404 : std_logic ;
signal RDATA63_406 : std_logic ;
signal N_420 : std_logic ;
signal N_633 : std_logic ;
signal RELOAD_1_SQMUXA_1 : std_logic ;
signal ENABLE_1_SQMUXA_0 : std_logic ;
signal DISHLT_RNO : std_logic ;
signal N_838 : std_logic ;
signal N_430 : std_logic ;
signal N_751 : std_logic ;
signal ENABLE_RNO : std_logic ;
signal IRQ_RNO : std_logic ;
signal RELOAD_1_SQMUXA_2 : std_logic ;
signal LOAD_1 : std_logic ;
signal CHAIN_0_SQMUXA_0 : std_logic ;
signal UN1_READDATA61 : std_logic ;
signal RDATA62_403 : std_logic ;
signal LOAD_RNO : std_logic ;
signal LOAD_RNO_0 : std_logic ;
signal N_533 : std_logic ;
signal I_7_6 : std_logic ;
signal N_754 : std_logic ;
signal N_837 : std_logic ;
signal N_836 : std_logic ;
signal N_835 : std_logic ;
signal N_834 : std_logic ;
signal N_833 : std_logic ;
signal N_832 : std_logic ;
signal N_831 : std_logic ;
signal N_830 : std_logic ;
signal IRQPEN_RNO_0 : std_logic ;
signal IRQPEN_1_0 : std_logic ;
signal IRQPEN_4_0 : std_logic ;
signal N_824 : std_logic ;
signal IRQEN_RNO_0 : std_logic ;
signal N_750 : std_logic ;
signal ENABLE_1_SQMUXA_1 : std_logic ;
signal N_839 : std_logic ;
signal ENABLE_RNO_0 : std_logic ;
signal IRQ_RNO_0 : std_logic ;
signal N_421 : std_logic ;
signal N_431 : std_logic ;
signal N_638 : std_logic ;
signal N_637 : std_logic ;
signal N_402 : std_logic ;
signal N_411 : std_logic ;
signal N_422 : std_logic ;
signal N_629 : std_logic ;
signal UN1_TIMER0_402 : std_logic ;
signal NN_3 : std_logic ;
signal N_5615 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_4 : std_logic ;
signal N_5 : std_logic ;
signal N_6_0 : std_logic ;
signal N_7 : std_logic ;
signal N_8_0 : std_logic ;
signal N_9 : std_logic ;
signal N_10 : std_logic ;
signal N_11 : std_logic ;
signal N_12 : std_logic ;
signal N_13 : std_logic ;
signal N_14 : std_logic ;
signal N_15 : std_logic ;
signal N_16 : std_logic ;
signal N_17 : std_logic ;
signal N_18 : std_logic ;
signal N_19 : std_logic ;
signal N_20 : std_logic ;
signal N_22 : std_logic ;
signal N_23 : std_logic ;
signal N_25 : std_logic ;
signal N_26 : std_logic ;
signal N_27 : std_logic ;
signal N_28 : std_logic ;
signal N_30 : std_logic ;
signal N_3_0 : std_logic ;
signal N_4_0 : std_logic ;
signal N_5_0 : std_logic ;
signal N_7_0 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
begin
\R.TSEL_0_0[0]_REG_Z911\: DFN1 port map (
Q => TSEL_0(0),
CLK => ramclk_c,
D => TICK_RNI82TD1);
\V.TIMERS_2.VALUE_0_SQMUXA_0\: NOR2B port map (
Y => VALUE_0_SQMUXA_0,
A => READDATA55,
B => N_62);
READDATA_1_SQMUXA_0_Z913: NOR2B port map (
Y => READDATA_1_SQMUXA_0,
A => READDATA55,
B => READDATA60_410);
\V.TIMERS_1.RELOAD_1_SQMUXA_0\: NOR3C port map (
Y => RELOAD_1_SQMUXA_0,
A => N_247,
B => READDATA60_410,
C => UN1_APBI);
\R.TIMERS_1.LOAD_RNIOG9Q8_0\: NOR3 port map (
Y => VALUE_2_SQMUXA_0,
A => IRQ_0_SQMUXA,
B => LOAD,
C => VALUE_1_SQMUXA);
\V.TIMERS_1.VALUE_1_SQMUXA_0\: NOR3C port map (
Y => VALUE_1_SQMUXA_0,
A => N_247,
B => N_62,
C => UN1_APBI);
\COMB.1.READDATA_10_SN_M3_0\: NOR2A port map (
Y => N_441_0,
A => N_247,
B => paddr_1);
\R.TIMERS_1.RESTART_RNIAGQDT\: AOI1 port map (
Y => VALUE_1_SN_N_4_MUX_0,
A => RESTART,
B => UN20_RES,
C => LOAD);
\V.TIMERS_2.RELOAD_1_SQMUXA_0\: NOR2B port map (
Y => RELOAD_1_SQMUXA_0_0,
A => UN1_APBI,
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.LOAD_RNIP8639_0\: NOR3 port map (
Y => VALUE_2_SQMUXA_0_0,
A => IRQ_0_SQMUXA_0,
B => LOAD_0,
C => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.RESTART_RNICT01U\: AOI1 port map (
Y => VALUE_1_SN_N_4_MUX_0_0,
A => RESTART_0,
B => UN20_RES,
C => LOAD_0);
\V.TIMERS_2.VALUE_1_SQMUXA_0\: NOR2B port map (
Y => VALUE_1_SQMUXA_0_0,
A => UN1_APBI,
B => VALUE_0_SQMUXA_0);
\UN6_SCALER.I_6\: OR2 port map (
Y => N_8,
A => SCALER(1),
B => SCALER(0));
\UN6_SCALER.I_11\: OR2 port map (
Y => N_6,
A => SCALER(3),
B => DWACT_FDEC_E(0));
\UN11_RES.I_6\: OR2 port map (
Y => N_31,
A => VALUE_RNIPODT(1),
B => VALUE_RNINMDT(0));
\UN11_RES.I_11\: OR2 port map (
Y => N_29,
A => VALUE_RNIRRGO(3),
B => DWACT_FDEC_E_0(0));
\UN11_RES.I_25\: OR2 port map (
Y => N_24,
A => VALUE_RNI56HO(8),
B => DWACT_FDEC_E(4));
\UN11_RES.I_34\: OR2 port map (
Y => N_21,
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(6));
\V.TIMERS_1.ENABLE_1_SQMUXA\: AND2 port map (
Y => ENABLE_1_SQMUXA,
A => SCALER14_1,
B => ENABLE_0_SQMUXA_I);
\V.TIMERS_1.ENABLE_0_SQMUXA\: OR2B port map (
Y => ENABLE_0_SQMUXA_I,
A => IRQPEN_0_SQMUXA_1,
B => TSEL(0));
\UN1_V.SCALER14_1\: OR2 port map (
Y => SCALER14_1,
A => SCALER14_1_0,
B => CHAIN_0_SQMUXA);
\R.TIMERS_1.IRQPEN_RNO_2\: NOR2B port map (
Y => IRQPEN_0_SQMUXA_0,
A => IRQEN_409,
B => TSEL(0));
\R.TIMERS_2.IRQPEN_RNO_2\: NOR2B port map (
Y => IRQPEN_0_SQMUXA_0_0,
A => TSEL(1),
B => IRQEN_408);
\R.SCALER_RNIEEB0A[2]\: OR3 port map (
Y => readdata_0_iv_3_0,
A => READDATA_0_IV_1(2),
B => RELOAD_M(2),
C => SCALER_M(2));
\R.RELOAD_RNICGMU5[2]\: OR3 port map (
Y => READDATA_0_IV_1(2),
A => LOAD_M,
B => RELOAD_M_0(2),
C => VALUE_M(2));
\R.RELOAD_RNIL1UJ7[0]\: OR3 port map (
Y => READDATA_0_IV_2(0),
A => READDATA_0_IV_0(0),
B => VALUE_M(0),
C => RELOAD_M(0));
\R.RELOAD_RNI3M2J3[0]\: AO1 port map (
Y => READDATA_0_IV_0(0),
A => RELOAD(0),
B => READDATA60,
C => ENABLE_M);
\R.TIMERS_2.ENABLE_RNO_3\: AO1 port map (
Y => ENABLE_1_IV_0,
A => ENABLE_2_SQMUXA,
B => pwdata(0),
C => ENABLE_5_M);
\R.TIMERS_2.RELOAD_RNIPG8QB[4]\: OR3 port map (
Y => readdata_0_iv_3_2,
A => READDATA_0_IV_1(4),
B => RELOAD_M(4),
C => READDATA_10(4));
\R.RELOAD_RNIVRVT5[4]\: OR3 port map (
Y => READDATA_0_IV_1(4),
A => IRQPEN_M,
B => RELOAD_M_0(4),
C => VALUE_M(4));
\R.SCALER_RNI7E2V5[6]\: AO1 port map (
Y => readdata_iv_4_5,
A => SCALER(6),
B => READDATA59,
C => READDATA_10(6));
\R.RELOAD_RNI1UAR9[6]\: OR3 port map (
Y => readdata_iv_3_5,
A => RELOAD_M(6),
B => READDATA_IV_0(6),
C => READDATA_IV_1(6));
\R.TIMERS_2.VALUE_RNIST914[6]\: AO1 port map (
Y => READDATA_IV_1(6),
A => tstop,
B => READDATA_2_SQMUXA,
C => VALUE_M(6));
\R.RELOAD_RNIP11O3[6]\: AO1 port map (
Y => READDATA_IV_0(6),
A => RELOAD(6),
B => READDATA60,
C => READDATA61);
\R.TIMERS_2.RELOAD_RNIMQIT7[3]\: AO1 port map (
Y => READDATA_0_IV_2(3),
A => RELOAD(3),
B => READDATA_1_SQMUXA_0,
C => READDATA_0_IV_1(3));
\R.RELOAD_RNIDVIR5[3]\: OR3 port map (
Y => READDATA_0_IV_1(3),
A => IRQEN_M,
B => RELOAD_M(3),
C => VALUE_M(3));
\R.TIMERS_2.VALUE_RNI6SBBB[5]\: OR3 port map (
Y => readdata_0_iv_3_3,
A => READDATA_0_IV_1(5),
B => RELOAD_M(5),
C => READDATA_10(5));
\R.TIMERS_2.VALUE_RNILGUM5[5]\: AO1 port map (
Y => READDATA_0_IV_1(5),
A => VALUE(5),
B => VALUE_0_SQMUXA_0,
C => READDATA_0_IV_0(5));
\R.RELOAD_RNI4O2O3[5]\: AO1 port map (
Y => READDATA_0_IV_0(5),
A => RELOAD(5),
B => READDATA60,
C => CHAIN_M);
\R.SCALER_RNIPMBI5[1]\: AO1 port map (
Y => readdata_iv_4_0,
A => SCALER(1),
B => READDATA59,
C => READDATA_10(1));
\R.RELOAD_RNIKEGN9[1]\: OR3 port map (
Y => readdata_iv_3_0,
A => RELOAD_M(1),
B => READDATA_IV_0(1),
C => READDATA_IV_1(1));
\R.TIMERS_2.RESTART_RNIPOFT3\: AO1 port map (
Y => READDATA_IV_1(1),
A => RESTART_0,
B => READDATA_2_SQMUXA,
C => VALUE_M(1));
\R.RELOAD_RNIKS0O3[1]\: AO1 port map (
Y => READDATA_IV_0(1),
A => RELOAD(1),
B => READDATA60,
C => READDATA61);
\R.RELOAD_RNISV0V5[7]\: OR3 port map (
Y => READDATA_1_IV_1(7),
A => VALUE_M(7),
B => RELOAD_M(7),
C => RELOAD_M_0(7));
\R.TIMERS_2.RELOAD_RNIKIQR3[10]\: AO1 port map (
Y => readdata_1_iv_0_0,
A => RELOAD(10),
B => READDATA_1_SQMUXA_0,
C => VALUE_M(10));
\R.TIMERS_2.RELOAD_RNIOQUR3[30]\: AO1 port map (
Y => readdata_1_iv_0_20,
A => RELOAD(30),
B => READDATA_1_SQMUXA_0,
C => VALUE_M(30));
\R.TIMERS_2.VALUE_RNI0PNQ5[8]\: OR3 port map (
Y => READDATA_1_IV_1(8),
A => VALUE_M(8),
B => READDATA61,
C => RELOAD_M(8));
\R.TIMERS_2.RELOAD_RNIMKQR3[11]\: AO1 port map (
Y => readdata_1_iv_0_1,
A => RELOAD(11),
B => READDATA_1_SQMUXA_0,
C => VALUE_M(11));
\R.DISHLT_RNI2VJ46\: OR3 port map (
Y => READDATA_1_IV_1(9),
A => VALUE_M(9),
B => DISHLT_M,
C => RELOAD_M(9));
\R.TIMERS_2.RELOAD_RNIUSQR3[15]\: AO1 port map (
Y => readdata_1_iv_0_5,
A => RELOAD(15),
B => READDATA_1_SQMUXA_0,
C => VALUE_M(15));
\R.TIMERS_1.RELOAD_RNI6VJC2[26]\: NOR2B port map (
Y => READDATA_10_M_0(26),
A => N_435,
B => N_441_0);
\R.TIMERS_1.RELOAD_RNIUOLC2[31]\: NOR2B port map (
Y => READDATA_10_M_0(31),
A => N_440,
B => N_441_0);
\R.TIMERS_1.RELOAD_RNI6THC2[17]\: NOR2B port map (
Y => READDATA_10_M_0(17),
A => N_426,
B => N_441_0);
\R.TIMERS_1.RELOAD_RNIOEHC2[10]\: NOR2B port map (
Y => READDATA_10_M_0(10),
A => N_419,
B => N_441_0);
\R.TIMERS_1.RELOAD_RNISMLC2[30]\: NOR2B port map (
Y => READDATA_10_M_0(30),
A => N_439,
B => N_441_0);
\COMB.READDATA60_0\: NOR2A port map (
Y => N_407,
A => RDATA63_406,
B => paddr_4);
\COMB.UN1_APBI_1\: NOR3C port map (
Y => UN1_APBI_1,
A => paddr_7,
B => N_226,
C => UN1_APBI_405);
\COMB.UN1_APBI_0\: NOR2B port map (
Y => UN1_APBI_405,
A => penable,
B => pwrite);
\R.TIMERS_2.LOAD_RNII2AAU\: NOR3B port map (
Y => IRQPEN_0_SQMUXA_1_0,
A => UN34_I,
B => UN20_RES,
C => LOAD_0);
\R.TIMERS_1.LOAD_RNIGK1ST\: NOR3B port map (
Y => IRQPEN_0_SQMUXA_1,
A => UN4_I,
B => UN20_RES,
C => LOAD);
\R.TIMERS_2.LOAD_RNIP8639\: NOR3 port map (
Y => VALUE_2_SQMUXA,
A => IRQ_0_SQMUXA_0,
B => LOAD_0,
C => VALUE_1_SQMUXA_0_0);
\R.TIMERS_1.LOAD_RNIOG9Q8\: NOR3 port map (
Y => VALUE_2_SQMUXA_1,
A => IRQ_0_SQMUXA,
B => LOAD,
C => VALUE_1_SQMUXA);
\R.SCALER_RNIUM19G[0]\: OR3 port map (
Y => prdata_0,
A => SCALER_M(0),
B => READDATA_0_IV_2(0),
C => READDATA_10_M(0));
\R.TIMERS_1.ENABLE_RNO_1\: OR3 port map (
Y => ENABLE_1,
A => ENABLE_5_M_0,
B => APBI_M(50),
C => RESTART_M);
\R.TIMERS_2.ENABLE_RNO_1\: AO1 port map (
Y => ENABLE_1_0,
A => SCALER14,
B => RESTART_0,
C => ENABLE_1_IV_0);
\R.SCALER_RNIFS9KD[3]\: OR3 port map (
Y => prdata_3,
A => READDATA_0_IV_2(3),
B => READDATA_10(3),
C => SCALER_M(3));
\R.SCALER_RNIV0S1A[7]\: OR3 port map (
Y => prdata_7,
A => READDATA_1_IV_1(7),
B => READDATA_10(7),
C => SCALER_M(7));
\R.TIMERS_2.VALUE_RNILL8KA[26]\: OR3 port map (
Y => prdata_26,
A => RELOAD_M(26),
B => VALUE_M(26),
C => READDATA_10_M(26));
\R.TIMERS_2.VALUE_RNI59CKA[31]\: OR3 port map (
Y => prdata_31,
A => RELOAD_M(31),
B => VALUE_M(31),
C => READDATA_10_M(31));
\R.TIMERS_2.VALUE_RNILH4KA[17]\: OR3 port map (
Y => prdata_17,
A => RELOAD_M(17),
B => VALUE_M(17),
C => READDATA_10_M(17));
\R.TIMERS_2.VALUE_RNIODC86[13]\: OR3 port map (
Y => prdata_13,
A => RELOAD_M(13),
B => VALUE_M(13),
C => READDATA_10(13));
\R.TIMERS_2.VALUE_RNISHC86[14]\: OR3 port map (
Y => prdata_14,
A => RELOAD_M(14),
B => VALUE_M(14),
C => READDATA_10(14));
\R.TIMERS_2.VALUE_RNIGAH86[28]\: OR3 port map (
Y => prdata_28,
A => RELOAD_M(28),
B => VALUE_M(28),
C => READDATA_10(28));
\R.TIMERS_2.VALUE_RNIG6D86[19]\: OR3 port map (
Y => prdata_19,
A => RELOAD_M(19),
B => VALUE_M(19),
C => READDATA_10(19));
\R.TIMERS_2.VALUE_RNIKDG86[21]\: OR3 port map (
Y => prdata_21,
A => RELOAD_M(21),
B => VALUE_M(21),
C => READDATA_10(21));
\R.TIMERS_2.VALUE_RNISLG86[23]\: OR3 port map (
Y => prdata_23,
A => RELOAD_M(23),
B => VALUE_M(23),
C => READDATA_10(23));
\R.TIMERS_1.RELOAD_RNIARP78[9]\: AO1 port map (
Y => prdata_9,
A => N_418,
B => N_441_0,
C => READDATA_1_IV_1(9));
\R.TIMERS_2.VALUE_RNI0QG86[24]\: OR3 port map (
Y => prdata_24,
A => RELOAD_M(24),
B => VALUE_M(24),
C => READDATA_10(24));
\R.TIMERS_2.VALUE_RNIG9G86[20]\: OR3 port map (
Y => prdata_20,
A => RELOAD_M(20),
B => VALUE_M(20),
C => READDATA_10(20));
\R.TIMERS_2.VALUE_RNIC2D86[18]\: OR3 port map (
Y => prdata_18,
A => RELOAD_M(18),
B => VALUE_M(18),
C => READDATA_10(18));
\R.TIMERS_2.VALUE_RNIK9C86[12]\: OR3 port map (
Y => prdata_12,
A => RELOAD_M(12),
B => VALUE_M(12),
C => READDATA_10(12));
\R.TIMERS_2.VALUE_RNIC6H86[27]\: OR3 port map (
Y => prdata_27,
A => RELOAD_M(27),
B => VALUE_M(27),
C => READDATA_10(27));
\R.TIMERS_2.VALUE_RNIKEH86[29]\: OR3 port map (
Y => prdata_29,
A => RELOAD_M(29),
B => VALUE_M(29),
C => READDATA_10(29));
\R.TIMERS_2.VALUE_RNI4QC86[16]\: OR3 port map (
Y => prdata_16,
A => RELOAD_M(16),
B => VALUE_M(16),
C => READDATA_10(16));
\R.TIMERS_2.VALUE_RNI4UG86[25]\: OR3 port map (
Y => prdata_25,
A => RELOAD_M(25),
B => VALUE_M(25),
C => READDATA_10(25));
\R.TIMERS_1.RELOAD_RNI6JTT7[8]\: AO1 port map (
Y => prdata_8,
A => N_417,
B => N_441_0,
C => READDATA_1_IV_1(8));
\R.TIMERS_2.VALUE_RNIOHG86[22]\: OR3 port map (
Y => prdata_22,
A => RELOAD_M(22),
B => VALUE_M(22),
C => READDATA_10(22));
\R.TIMERS_1.RELOAD_RNI529O6[10]\: OA1 port map (
Y => readdata_10_m_10,
A => READDATA_2_SQMUXA,
B => READDATA_3_SQMUXA,
C => READDATA_10_M_0(10));
\R.TIMERS_1.RELOAD_RNI9ADO6[30]\: OA1 port map (
Y => readdata_10_m_30,
A => READDATA_2_SQMUXA,
B => READDATA_3_SQMUXA,
C => READDATA_10_M_0(30));
\R.TIMERS_1.RELOAD_RNIBCDO6[31]\: OA1 port map (
Y => READDATA_10_M(31),
A => READDATA_2_SQMUXA,
B => READDATA_3_SQMUXA,
C => READDATA_10_M_0(31));
\R.TIMERS_1.RELOAD_RNIJG9O6[17]\: OA1 port map (
Y => READDATA_10_M(17),
A => READDATA_2_SQMUXA,
B => READDATA_3_SQMUXA,
C => READDATA_10_M_0(17));
\R.TIMERS_1.RELOAD_RNIJIBO6[26]\: OA1 port map (
Y => READDATA_10_M(26),
A => READDATA_2_SQMUXA,
B => READDATA_3_SQMUXA,
C => READDATA_10_M_0(26));
\V.TIMERS_1.VALUE_1_SQMUXA\: NOR3C port map (
Y => VALUE_1_SQMUXA,
A => N_247,
B => N_62,
C => UN1_APBI);
\V.TIMERS_1.RELOAD_1_SQMUXA\: NOR3C port map (
Y => RELOAD_1_SQMUXA,
A => N_247,
B => READDATA60_410,
C => UN1_APBI);
\COMB.READDATA60\: NOR2B port map (
Y => READDATA60,
A => N_407,
B => READDATA60_410);
\COMB.UN1_APBI\: NOR2B port map (
Y => UN1_APBI,
A => UN1_APBI_1,
B => N_244);
\COMB.2.READDATA55\: NOR3A port map (
Y => READDATA55,
A => paddr_3,
B => paddr_0_2,
C => paddr_0_0);
\R.SCALER_RNIO1LV1[0]\: NOR2B port map (
Y => SCALER_M(0),
A => SCALER(0),
B => READDATA59);
\R.TIMERS_2.ENABLE_RNIENTK1\: NOR2B port map (
Y => ENABLE_M,
A => ENABLE,
B => READDATA_2_SQMUXA);
\R.TIMERS_1.RELOAD_RNIHJEL6[0]\: NOR2B port map (
Y => READDATA_10_M(0),
A => READDATA_10(0),
B => READDATA_3_SQMUXA);
\R.TIMERS_2.VALUE_RNI42AQ1[26]\: NOR2B port map (
Y => VALUE_M(26),
A => VALUE_0_SQMUXA,
B => VALUE(26));
\R.TIMERS_2.RELOAD_RNIU0J12[26]\: NOR2B port map (
Y => RELOAD_M(26),
A => RELOAD(26),
B => READDATA_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO_0[3]\: MX2 port map (
Y => N_552,
A => RELOAD_0(3),
B => I_9_5,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[4]\: MX2 port map (
Y => N_553,
A => RELOAD(4),
B => I_12_5,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[16]\: MX2 port map (
Y => N_565,
A => RELOAD(16),
B => I_46_3,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[31]\: MX2 port map (
Y => N_580,
A => RELOAD(31),
B => I_98,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO[3]\: MX2 port map (
Y => VALUE_1(3),
A => N_552,
B => pwdata(3),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[4]\: MX2 port map (
Y => VALUE_1(4),
A => N_553,
B => pwdata_0(4),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[16]\: MX2 port map (
Y => VALUE_1(16),
A => N_565,
B => pwdata(16),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[31]\: MX2 port map (
Y => VALUE_1(31),
A => N_580,
B => pwdata(31),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.RELOAD_RNICCAU[26]\: MX2 port map (
Y => N_435,
A => UN1_TIMER0(34),
B => RELOAD_0(26),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI24CU[30]\: MX2 port map (
Y => N_439,
A => UN1_TIMER0(38),
B => RELOAD_0(30),
S => paddr_0_d0);
\R.TIMERS_1.VALUE_RNO_0[18]\: MX2 port map (
Y => N_567,
A => RELOAD(18),
B => I_53_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[19]\: MX2 port map (
Y => N_568,
A => RELOAD(19),
B => I_56_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[20]\: MX2 port map (
Y => N_569,
A => RELOAD(20),
B => I_59_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[26]\: MX2 port map (
Y => N_575,
A => RELOAD_0(26),
B => I_82_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[30]\: MX2 port map (
Y => N_579,
A => RELOAD_0(30),
B => I_95,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO[18]\: MX2 port map (
Y => VALUE_1(18),
A => N_567,
B => pwdata(18),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[19]\: MX2 port map (
Y => VALUE_1(19),
A => N_568,
B => pwdata(19),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[20]\: MX2 port map (
Y => VALUE_1(20),
A => N_569,
B => pwdata(20),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[26]\: MX2 port map (
Y => VALUE_1(26),
A => N_575,
B => pwdata(26),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[30]\: MX2 port map (
Y => VALUE_1(30),
A => N_579,
B => pwdata(30),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO_0[10]\: MX2 port map (
Y => N_559,
A => RELOAD_0(10),
B => I_28_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[11]\: MX2 port map (
Y => N_560,
A => RELOAD_0(11),
B => I_32_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[12]\: MX2 port map (
Y => N_561,
A => RELOAD(12),
B => I_35_3,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[14]\: MX2 port map (
Y => N_563,
A => RELOAD(14),
B => I_40_3,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[10]\: MX2 port map (
Y => VALUE_1(10),
A => N_559,
B => pwdata(10),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[11]\: MX2 port map (
Y => VALUE_1(11),
A => N_560,
B => pwdata(11),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[12]\: MX2 port map (
Y => VALUE_1(12),
A => N_561,
B => pwdata(12),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[14]\: MX2 port map (
Y => VALUE_1(14),
A => N_563,
B => pwdata(14),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.RELOAD_RNISMRK[0]\: MX2 port map (
Y => N_409,
A => UN1_TIMER0(8),
B => RELOAD_0(0),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI067U3[0]\: MX2 port map (
Y => READDATA_10(0),
A => N_400,
B => N_409,
S => N_441_0);
\R.TIMERS_1.VALUE_RNO_0[0]\: MX2B port map (
Y => N_549,
A => RELOAD_0(0),
B => VALUE_RNINMDT(0),
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[1]\: MX2 port map (
Y => N_550,
A => RELOAD_0(1),
B => I_5_5,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO_0[5]\: MX2 port map (
Y => N_554,
A => RELOAD_0(5),
B => I_14_7,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[0]\: MX2 port map (
Y => VALUE_1(0),
A => N_549,
B => pwdata(0),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[1]\: MX2 port map (
Y => VALUE_1(1),
A => N_550,
B => pwdata(1),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[5]\: MX2 port map (
Y => VALUE_1(5),
A => N_554,
B => pwdata_0(5),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.ENABLE_RNIAS1R1\: NOR2B port map (
Y => N_400,
A => ENABLE_0,
B => N_398);
\R.TIMERS_2.VALUE_RNI7J101[26]\: MX2 port map (
Y => VALUE_RNI7J101(26),
A => VALUE(26),
B => UN1_TIMER0(34),
S => TSEL(0));
\R.TIMERS_1.RELOAD_RNICA8U[17]\: MX2 port map (
Y => N_426,
A => UN1_TIMER0(25),
B => RELOAD(17),
S => paddr_0_d0);
\R.TIMERS_1.VALUE_RNO_0[17]\: MX2 port map (
Y => N_566,
A => RELOAD(17),
B => I_49_3,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO[17]\: MX2 port map (
Y => VALUE_1(17),
A => N_566,
B => pwdata(17),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[15]\: MX2 port map (
Y => VALUE_1(15),
A => N_564,
B => pwdata(15),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO_0[15]\: MX2 port map (
Y => N_564,
A => RELOAD_0(15),
B => I_43_3,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[2]\: MX2 port map (
Y => VALUE_1(2),
A => N_551,
B => pwdata(2),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO_0[2]\: MX2 port map (
Y => N_551,
A => RELOAD(2),
B => I_7_5,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_2.IRQPEN_RNO_0\: AOI1B port map (
Y => IRQPEN_1,
A => ENABLE_2_SQMUXA,
B => pwdata(4),
C => IRQPEN_4);
\R.TIMERS_2.IRQPEN_RNO\: NOR2B port map (
Y => IRQPEN_RNO,
A => IRQPEN_1,
B => flash_rpn_c);
\R.TIMERS_1.VALUE_RNO[22]\: MX2 port map (
Y => VALUE_1(22),
A => N_571,
B => pwdata(22),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO_0[22]\: MX2 port map (
Y => N_571,
A => RELOAD(22),
B => I_65_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[21]\: MX2 port map (
Y => N_570,
A => RELOAD(21),
B => I_62_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO[21]\: MX2 port map (
Y => VALUE_1(21),
A => N_570,
B => pwdata(21),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.LOAD_RNIESHB6\: NOR2B port map (
Y => readdata_10_m_2,
A => READDATA_10(2),
B => READDATA_3_SQMUXA);
\R.TIMERS_2.LOAD_RNI7QL12\: NOR2B port map (
Y => LOAD_M,
A => LOAD_0,
B => READDATA_2_SQMUXA);
\R.TIMERS_1.VALUE_RNO[13]\: MX2 port map (
Y => VALUE_1(13),
A => N_562,
B => pwdata(13),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO_0[13]\: MX2 port map (
Y => N_562,
A => RELOAD(13),
B => I_37_3,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_2.RELOAD_RNI8QV12[2]\: NOR2B port map (
Y => RELOAD_M(2),
A => RELOAD_0(2),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIELRU1[2]\: NOR2B port map (
Y => VALUE_M(2),
A => VALUE(2),
B => VALUE_0_SQMUXA_0);
\R.RELOAD_RNIN05U1[2]\: NOR2B port map (
Y => RELOAD_M_0(2),
A => READDATA60,
B => RELOAD_1(2));
\R.SCALER_RNIQ3LV1[2]\: NOR2B port map (
Y => SCALER_M(2),
A => SCALER(2),
B => READDATA59);
\R.TIMERS_2.VALUE_RNICJRU1[0]\: NOR2B port map (
Y => VALUE_M(0),
A => VALUE(0),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNI6OV12[0]\: NOR2B port map (
Y => RELOAD_M(0),
A => RELOAD_1(0),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIDKRU1[1]\: NOR2B port map (
Y => VALUE_M(1),
A => VALUE(1),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNI7PV12[1]\: NOR2B port map (
Y => RELOAD_M(1),
A => RELOAD_1(1),
B => READDATA_1_SQMUXA_0);
\R.SCALER_RNIR4LV1[3]\: NOR2B port map (
Y => SCALER_M(3),
A => SCALER(3),
B => READDATA59);
\R.TIMERS_2.VALUE_RNIFMRU1[3]\: NOR2B port map (
Y => VALUE_M(3),
A => VALUE(3),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.IRQEN_RNI67IU1\: NOR2B port map (
Y => IRQEN_M,
A => IRQEN_408,
B => READDATA_2_SQMUXA);
\R.SCALER_RNIS5LV1[4]\: NOR2B port map (
Y => scaler_m_4,
A => SCALER(4),
B => READDATA59);
\R.TIMERS_2.VALUE_RNIGNRU1[4]\: NOR2B port map (
Y => VALUE_M(4),
A => VALUE(4),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNIASV12[4]\: NOR2B port map (
Y => RELOAD_M(4),
A => RELOAD_0(4),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.IRQPEN_RNIM1V02\: NOR2B port map (
Y => IRQPEN_M,
A => IRQPEN,
B => READDATA_2_SQMUXA);
\R.SCALER_RNIT6LV1[5]\: NOR2B port map (
Y => scaler_m_5,
A => SCALER(5),
B => READDATA59);
\R.TIMERS_2.RELOAD_RNIBTV12[5]\: NOR2B port map (
Y => RELOAD_M(5),
A => RELOAD_1(5),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.CHAIN_RNIAKTP1\: NOR2B port map (
Y => CHAIN_M,
A => CHAIN,
B => READDATA_2_SQMUXA);
\R.TIMERS_2.VALUE_RNIIPRU1[6]\: NOR2B port map (
Y => VALUE_M(6),
A => VALUE(6),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNICUV12[6]\: NOR2B port map (
Y => RELOAD_M(6),
A => RELOAD_0(6),
B => READDATA_1_SQMUXA_0);
\R.SCALER_RNIV8LV1[7]\: NOR2B port map (
Y => SCALER_M(7),
A => SCALER(7),
B => READDATA59);
\R.RELOAD_RNIS55U1[7]\: NOR2B port map (
Y => RELOAD_M(7),
A => RELOAD(7),
B => READDATA60);
\R.TIMERS_2.VALUE_RNIJQRU1[7]\: NOR2B port map (
Y => VALUE_M(7),
A => VALUE(7),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNIDVV12[7]\: NOR2B port map (
Y => RELOAD_M_0(7),
A => RELOAD_0(7),
B => READDATA_1_SQMUXA_0);
\R.DISHLT_RNIU0O32\: NOR2B port map (
Y => DISHLT_M,
A => DISHLT,
B => READDATA61);
\R.TIMERS_2.VALUE_RNILSRU1[9]\: NOR2B port map (
Y => VALUE_M(9),
A => VALUE(9),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNIF1022[9]\: NOR2B port map (
Y => RELOAD_M(9),
A => RELOAD(9),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.VALUE_RNITP8Q1[10]\: NOR2B port map (
Y => VALUE_M(10),
A => VALUE(10),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIUQ8Q1[11]\: NOR2B port map (
Y => VALUE_M(11),
A => VALUE(11),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.VALUE_RNI2V8Q1[15]\: NOR2B port map (
Y => VALUE_M(15),
A => VALUE(15),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.VALUE_RNI309Q1[16]\: NOR2B port map (
Y => VALUE_M(16),
A => VALUE(16),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNITUH12[16]\: NOR2B port map (
Y => RELOAD_M(16),
A => RELOAD_0(16),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI529Q1[18]\: NOR2B port map (
Y => VALUE_M(18),
A => VALUE(18),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIV0I12[18]\: NOR2B port map (
Y => RELOAD_M(18),
A => RELOAD_0(18),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI639Q1[19]\: NOR2B port map (
Y => VALUE_M(19),
A => VALUE(19),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNI02I12[19]\: NOR2B port map (
Y => RELOAD_M(19),
A => RELOAD_0(19),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNIUR9Q1[20]\: NOR2B port map (
Y => VALUE_M(20),
A => VALUE(20),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIOQI12[20]\: NOR2B port map (
Y => RELOAD_M(20),
A => RELOAD_0(20),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI1V9Q1[23]\: NOR2B port map (
Y => VALUE_M(23),
A => VALUE(23),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIRTI12[23]\: NOR2B port map (
Y => RELOAD_M(23),
A => RELOAD(23),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI20AQ1[24]\: NOR2B port map (
Y => VALUE_M(24),
A => VALUE(24),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNISUI12[24]\: NOR2B port map (
Y => RELOAD_M(24),
A => RELOAD(24),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI31AQ1[25]\: NOR2B port map (
Y => VALUE_M(25),
A => VALUE(25),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNITVI12[25]\: NOR2B port map (
Y => RELOAD_M(25),
A => RELOAD(25),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI53AQ1[27]\: NOR2B port map (
Y => VALUE_M(27),
A => VALUE(27),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIV1J12[27]\: NOR2B port map (
Y => RELOAD_M(27),
A => RELOAD(27),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI64AQ1[28]\: NOR2B port map (
Y => VALUE_M(28),
A => VALUE(28),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNI03J12[28]\: NOR2B port map (
Y => RELOAD_M(28),
A => RELOAD(28),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI75AQ1[29]\: NOR2B port map (
Y => VALUE_M(29),
A => VALUE(29),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNI14J12[29]\: NOR2B port map (
Y => RELOAD_M(29),
A => RELOAD(29),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNIVTAQ1[30]\: NOR2B port map (
Y => VALUE_M(30),
A => VALUE(30),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.VALUE_RNI0VAQ1[31]\: NOR2B port map (
Y => VALUE_M(31),
A => VALUE(31),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIQTJ12[31]\: NOR2B port map (
Y => RELOAD_M(31),
A => RELOAD_0(31),
B => READDATA_1_SQMUXA);
\R.SCALER_RNO_0[0]\: MX2 port map (
Y => N_752,
A => SCALER_1(0),
B => SCALER(0),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[1]\: MX2 port map (
Y => N_753,
A => SCALER_1(1),
B => SCALER(1),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[3]\: MX2 port map (
Y => N_755,
A => SCALER_1(3),
B => SCALER(3),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[4]\: MX2 port map (
Y => N_756,
A => SCALER_1(4),
B => SCALER(4),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[5]\: MX2 port map (
Y => N_757,
A => SCALER_1(5),
B => SCALER(5),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[6]\: MX2 port map (
Y => N_758,
A => SCALER_1(6),
B => SCALER(6),
S => SCALER_2_SQMUXA);
\R.SCALER_RNO_0[7]\: MX2 port map (
Y => N_759,
A => SCALER_1(7),
B => SCALER(7),
S => SCALER_2_SQMUXA);
\R.TIMERS_1.RELOAD_RNI2TRK[3]\: MX2 port map (
Y => N_412,
A => UN1_TIMER0(11),
B => RELOAD_0(3),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI83SK[6]\: MX2 port map (
Y => N_415,
A => UN1_TIMER0(14),
B => RELOAD_1(6),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIC7SK[8]\: MX2 port map (
Y => N_417,
A => UN1_TIMER0(16),
B => RELOAD(8),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI46CU[31]\: MX2 port map (
Y => N_440,
A => UN1_TIMER0(39),
B => RELOAD(31),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIUS1N3[3]\: MX2 port map (
Y => READDATA_10(3),
A => N_403,
B => N_412,
S => N_441_0);
\R.TIMERS_1.RELOAD_RNI96DV3[6]\: MX2 port map (
Y => READDATA_10(6),
A => N_406,
B => N_415,
S => N_441_0);
\R.TIMERS_1.VALUE_RNO_0[8]\: MX2 port map (
Y => N_557,
A => RELOAD(8),
B => I_23_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[8]\: MX2 port map (
Y => VALUE_1(8),
A => N_557,
B => pwdata(8),
S => VALUE_1_SQMUXA);
\R.TIMERS_2.VALUE_RNO_0[4]\: MX2 port map (
Y => N_620,
A => RELOAD_0(4),
B => I_12_5,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[8]\: MX2 port map (
Y => N_624,
A => RELOAD_0(8),
B => I_23_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[16]\: MX2 port map (
Y => N_632,
A => RELOAD_0(16),
B => I_46_3,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[31]\: MX2 port map (
Y => N_647,
A => RELOAD_0(31),
B => I_98,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO[4]\: MX2 port map (
Y => VALUE_1_0(4),
A => N_620,
B => pwdata(4),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[8]\: MX2 port map (
Y => VALUE_1_0(8),
A => N_624,
B => pwdata(8),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[16]\: MX2 port map (
Y => VALUE_1_0(16),
A => N_632,
B => pwdata(16),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[31]\: MX2 port map (
Y => VALUE_1_0(31),
A => N_647,
B => pwdata(31),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_1.IRQEN_RNI2DSJ1\: NOR2B port map (
Y => N_403,
A => IRQEN_409,
B => N_398);
\COMB.1.READDATA_10_0[6]\: NOR2B port map (
Y => N_406,
A => tstop,
B => N_398);
\R.SCALER_RNO[0]\: OR2A port map (
Y => SCALER_RNO(0),
A => flash_rpn_c,
B => N_752);
\R.SCALER_RNO[1]\: OR2A port map (
Y => SCALER_RNO(1),
A => flash_rpn_c,
B => N_753);
\R.SCALER_RNO[3]\: OR2A port map (
Y => SCALER_RNO(3),
A => flash_rpn_c,
B => N_755);
\R.SCALER_RNO[4]\: OR2A port map (
Y => SCALER_RNO(4),
A => flash_rpn_c,
B => N_756);
\R.SCALER_RNO[5]\: OR2A port map (
Y => SCALER_RNO(5),
A => flash_rpn_c,
B => N_757);
\R.SCALER_RNO[6]\: OR2A port map (
Y => SCALER_RNO(6),
A => flash_rpn_c,
B => N_758);
\R.SCALER_RNO[7]\: OR2A port map (
Y => SCALER_RNO(7),
A => flash_rpn_c,
B => N_759);
\R.TIMERS_2.VALUE_RNIVC301[31]\: MX2 port map (
Y => VALUE_RNIVC301(31),
A => VALUE(31),
B => UN1_TIMER0(39),
S => TSEL(0));
\R.TIMERS_1.RELOAD_RNIAAAU[25]\: MX2 port map (
Y => N_434,
A => UN1_TIMER0(33),
B => RELOAD_0(25),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIEEAU[27]\: MX2 port map (
Y => N_436,
A => UN1_TIMER0(35),
B => RELOAD_0(27),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIGGAU[28]\: MX2 port map (
Y => N_437,
A => UN1_TIMER0(36),
B => RELOAD_0(28),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIIIAU[29]\: MX2 port map (
Y => N_438,
A => UN1_TIMER0(37),
B => RELOAD_0(29),
S => paddr_0_d0);
\R.TIMERS_1.VALUE_RNO_0[23]\: MX2 port map (
Y => N_572,
A => RELOAD_0(23),
B => I_70_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[24]\: MX2 port map (
Y => N_573,
A => RELOAD_0(24),
B => I_74_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[25]\: MX2 port map (
Y => N_574,
A => RELOAD_0(25),
B => I_77_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[27]\: MX2 port map (
Y => N_576,
A => RELOAD_0(27),
B => I_86_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[28]\: MX2 port map (
Y => N_577,
A => RELOAD_0(28),
B => I_89_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO_0[29]\: MX2 port map (
Y => N_578,
A => RELOAD_0(29),
B => I_92_1,
S => VALUE_1_SN_N_4_MUX);
\R.TIMERS_1.VALUE_RNO[23]\: MX2 port map (
Y => VALUE_1(23),
A => N_572,
B => pwdata(23),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[24]\: MX2 port map (
Y => VALUE_1(24),
A => N_573,
B => pwdata(24),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[25]\: MX2 port map (
Y => VALUE_1(25),
A => N_574,
B => pwdata(25),
S => VALUE_1_SQMUXA_0);
\R.TIMERS_1.VALUE_RNO[27]\: MX2 port map (
Y => VALUE_1(27),
A => N_576,
B => pwdata(27),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[28]\: MX2 port map (
Y => VALUE_1(28),
A => N_577,
B => pwdata(28),
S => VALUE_1_SQMUXA);
\R.TIMERS_1.VALUE_RNO[29]\: MX2 port map (
Y => VALUE_1(29),
A => N_578,
B => pwdata(29),
S => VALUE_1_SQMUXA);
\R.TIMERS_2.VALUE_RNO_0[26]\: MX2 port map (
Y => N_642,
A => RELOAD(26),
B => I_82_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[27]\: MX2 port map (
Y => N_643,
A => RELOAD(27),
B => I_86_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[28]\: MX2 port map (
Y => N_644,
A => RELOAD(28),
B => I_89_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[29]\: MX2 port map (
Y => N_645,
A => RELOAD(29),
B => I_92_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[30]\: MX2 port map (
Y => N_646,
A => RELOAD(30),
B => I_95,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO[26]\: MX2 port map (
Y => VALUE_1_0(26),
A => N_642,
B => pwdata(26),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[27]\: MX2 port map (
Y => VALUE_1_0(27),
A => N_643,
B => pwdata(27),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[28]\: MX2 port map (
Y => VALUE_1_0(28),
A => N_644,
B => pwdata(28),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[29]\: MX2 port map (
Y => VALUE_1_0(29),
A => N_645,
B => pwdata(29),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[30]\: MX2 port map (
Y => VALUE_1_0(30),
A => N_646,
B => pwdata(30),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_1.RELOAD_RNI4TJC2[25]\: NOR2B port map (
Y => READDATA_10(25),
A => N_434,
B => N_441);
\R.TIMERS_1.RELOAD_RNI81KC2[27]\: NOR2B port map (
Y => READDATA_10(27),
A => N_436,
B => N_441);
\R.TIMERS_1.RELOAD_RNIA3KC2[28]\: NOR2B port map (
Y => READDATA_10(28),
A => N_437,
B => N_441);
\R.TIMERS_1.RELOAD_RNIC5KC2[29]\: NOR2B port map (
Y => READDATA_10(29),
A => N_438,
B => N_441);
\R.TIMERS_1.RELOAD_RNIE9SK[9]\: MX2 port map (
Y => N_418,
A => UN1_TIMER0(17),
B => RELOAD_0(9),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIUR7U[10]\: MX2 port map (
Y => N_419,
A => UN1_TIMER0(18),
B => RELOAD_0(10),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI648U[14]\: MX2 port map (
Y => N_423,
A => UN1_TIMER0(22),
B => RELOAD(14),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIEC8U[18]\: MX2 port map (
Y => N_427,
A => UN1_TIMER0(26),
B => RELOAD(18),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIGE8U[19]\: MX2 port map (
Y => N_428,
A => UN1_TIMER0(27),
B => RELOAD(19),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI00AU[20]\: MX2 port map (
Y => N_429,
A => UN1_TIMER0(28),
B => RELOAD(20),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI66AU[23]\: MX2 port map (
Y => N_432,
A => UN1_TIMER0(31),
B => RELOAD_0(23),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI88AU[24]\: MX2 port map (
Y => N_433,
A => UN1_TIMER0(32),
B => RELOAD_0(24),
S => paddr_0_d0);
\R.TIMERS_1.VALUE_RNO_0[9]\: MX2 port map (
Y => N_558,
A => RELOAD_0(9),
B => I_26_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[9]\: MX2 port map (
Y => VALUE_1(9),
A => N_558,
B => pwdata(9),
S => VALUE_1_SQMUXA);
\R.TIMERS_2.VALUE_RNO_0[9]\: MX2 port map (
Y => N_625,
A => RELOAD(9),
B => I_26_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[10]\: MX2 port map (
Y => N_626,
A => RELOAD(10),
B => I_28_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[11]\: MX2 port map (
Y => N_627,
A => RELOAD(11),
B => I_32_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[12]\: MX2 port map (
Y => N_628,
A => RELOAD_0(12),
B => I_35_3,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[15]\: MX2 port map (
Y => N_631,
A => RELOAD(15),
B => I_43_3,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[18]\: MX2 port map (
Y => N_634,
A => RELOAD_0(18),
B => I_53_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[19]\: MX2 port map (
Y => N_635,
A => RELOAD_0(19),
B => I_56_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[20]\: MX2 port map (
Y => N_636,
A => RELOAD_0(20),
B => I_59_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[23]\: MX2 port map (
Y => N_639,
A => RELOAD(23),
B => I_70_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[24]\: MX2 port map (
Y => N_640,
A => RELOAD(24),
B => I_74_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO_0[25]\: MX2 port map (
Y => N_641,
A => RELOAD(25),
B => I_77_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.VALUE_RNO[9]\: MX2 port map (
Y => VALUE_1_0(9),
A => N_625,
B => pwdata(9),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[10]\: MX2 port map (
Y => VALUE_1_0(10),
A => N_626,
B => pwdata(10),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[11]\: MX2 port map (
Y => VALUE_1_0(11),
A => N_627,
B => pwdata(11),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[12]\: MX2 port map (
Y => VALUE_1_0(12),
A => N_628,
B => pwdata(12),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[15]\: MX2 port map (
Y => VALUE_1_0(15),
A => N_631,
B => pwdata(15),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[18]\: MX2 port map (
Y => VALUE_1_0(18),
A => N_634,
B => pwdata(18),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[19]\: MX2 port map (
Y => VALUE_1_0(19),
A => N_635,
B => pwdata(19),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[20]\: MX2 port map (
Y => VALUE_1_0(20),
A => N_636,
B => pwdata(20),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[23]\: MX2 port map (
Y => VALUE_1_0(23),
A => N_639,
B => pwdata(23),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[24]\: MX2 port map (
Y => VALUE_1_0(24),
A => N_640,
B => pwdata(24),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO[25]\: MX2 port map (
Y => VALUE_1_0(25),
A => N_641,
B => pwdata(25),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_1.RELOAD_RNI0NHC2[14]\: NOR2B port map (
Y => READDATA_10(14),
A => N_423,
B => N_441);
\R.TIMERS_1.RELOAD_RNI2PHC2[15]\: NOR2B port map (
Y => readdata_10_15,
A => N_424,
B => N_441);
\R.TIMERS_1.RELOAD_RNI8VHC2[18]\: NOR2B port map (
Y => READDATA_10(18),
A => N_427,
B => N_441);
\R.TIMERS_1.RELOAD_RNIA1IC2[19]\: NOR2B port map (
Y => READDATA_10(19),
A => N_428,
B => N_441);
\R.TIMERS_1.RELOAD_RNIQIJC2[20]\: NOR2B port map (
Y => READDATA_10(20),
A => N_429,
B => N_441);
\R.TIMERS_1.RELOAD_RNI0PJC2[23]\: NOR2B port map (
Y => READDATA_10(23),
A => N_432,
B => N_441);
\R.TIMERS_1.RELOAD_RNI2RJC2[24]\: NOR2B port map (
Y => READDATA_10(24),
A => N_433,
B => N_441);
\R.TIMERS_2.ENABLE_RNIGTVOA\: AOI1 port map (
Y => SCALER_2_SQMUXA,
A => TIMEREN_1,
B => UN1_GEXTCLK,
C => SCALER_0_SQMUXA);
\R.TICK_RNO\: NOR3C port map (
Y => SCALER_0_SQMUXA_1,
A => UN1_GEXTCLK,
B => TIMEREN_1,
C => I_22);
\R.TIMERS_1.RELOAD_RNI4VRK[4]\: MX2 port map (
Y => N_413,
A => UN1_TIMER0(12),
B => RELOAD(4),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNI61SK[5]\: MX2 port map (
Y => N_414,
A => UN1_TIMER0(13),
B => RELOAD_0(5),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIA5SK[7]\: MX2 port map (
Y => N_416,
A => UN1_TIMER0(15),
B => RELOAD_1(7),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIGO8Q3[4]\: MX2 port map (
Y => READDATA_10(4),
A => N_404,
B => N_413,
S => N_441_0);
\R.TIMERS_1.CHAIN_RNI6EDI3\: MX2 port map (
Y => READDATA_10(5),
A => N_405,
B => N_414,
S => N_441_0);
\R.SCALER_RNO_2[0]\: MX2A port map (
Y => N_531,
A => SCALER(0),
B => pwdata(0),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_2[1]\: MX2 port map (
Y => N_532,
A => I_5_6,
B => pwdata(1),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_2[3]\: MX2 port map (
Y => N_534,
A => I_9_6,
B => pwdata(3),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_2[4]\: MX2 port map (
Y => N_535,
A => I_12_6,
B => pwdata(4),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_2[5]\: MX2 port map (
Y => N_536,
A => I_14_8,
B => pwdata(5),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_2[7]\: MX2 port map (
Y => N_538,
A => I_20_5,
B => pwdata(7),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_1[0]\: MX2 port map (
Y => SCALER_1(0),
A => N_531,
B => RELOAD(0),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_1[1]\: MX2 port map (
Y => SCALER_1(1),
A => N_532,
B => RELOAD(1),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_1[3]\: MX2 port map (
Y => SCALER_1(3),
A => N_534,
B => RELOAD_1(3),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_1[4]\: MX2 port map (
Y => SCALER_1(4),
A => N_535,
B => RELOAD_1(4),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_1[5]\: MX2 port map (
Y => SCALER_1(5),
A => N_536,
B => RELOAD(5),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_1[7]\: MX2 port map (
Y => SCALER_1(7),
A => N_538,
B => RELOAD(7),
S => SCALER_1_SN_N_2);
\COMB.V.SCALER_1_SN_M1\: NOR2A port map (
Y => SCALER_1_SN_N_2,
A => I_22,
B => SCALER_0_SQMUXA);
\R.TIMERS_1.VALUE_RNO_0[7]\: MX2 port map (
Y => N_556,
A => RELOAD_1(7),
B => I_20_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[7]\: MX2 port map (
Y => VALUE_1(7),
A => N_556,
B => pwdata(7),
S => VALUE_1_SQMUXA);
\R.TIMERS_2.VALUE_RNO_0[0]\: MX2B port map (
Y => N_616,
A => RELOAD_1(0),
B => VALUE_RNINMDT(0),
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[1]\: MX2 port map (
Y => N_617,
A => RELOAD_1(1),
B => I_5_5,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[3]\: MX2 port map (
Y => N_619,
A => RELOAD(3),
B => I_9_5,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[5]\: MX2 port map (
Y => N_621,
A => RELOAD_1(5),
B => I_14_7,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[7]\: MX2 port map (
Y => N_623,
A => RELOAD_0(7),
B => I_20_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO[0]\: MX2 port map (
Y => VALUE_1_0(0),
A => N_616,
B => pwdata(0),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[1]\: MX2 port map (
Y => VALUE_1_0(1),
A => N_617,
B => pwdata(1),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[3]\: MX2 port map (
Y => VALUE_1_0(3),
A => N_619,
B => pwdata(3),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[5]\: MX2 port map (
Y => VALUE_1_0(5),
A => N_621,
B => pwdata(5),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[7]\: MX2 port map (
Y => VALUE_1_0(7),
A => N_623,
B => pwdata(7),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_1.IRQPEN_RNII63N1\: NOR2B port map (
Y => N_404,
A => IRQPEN_0,
B => N_398);
\R.TIMERS_1.CHAIN_RNI6Q7F1\: NOR2B port map (
Y => N_405,
A => CHAIN_0,
B => N_398);
\R.TIMERS_1.RELOAD_RNI4O532[7]\: NOR2B port map (
Y => READDATA_10(7),
A => N_416,
B => N_441_0);
\R.TIMERS_1.VALUE_RNINMDT[0]\: MX2 port map (
Y => VALUE_RNINMDT(0),
A => VALUE(0),
B => UN1_TIMER0(8),
S => TSEL(0));
\R.TIMERS_1.VALUE_RNIPODT[1]\: MX2 port map (
Y => VALUE_RNIPODT(1),
A => VALUE(1),
B => UN1_TIMER0(9),
S => TSEL(0));
\R.TIMERS_1.VALUE_RNIRQDT[2]\: MX2 port map (
Y => VALUE_RNIRQDT(2),
A => VALUE(2),
B => UN1_TIMER0(10),
S => TSEL(0));
\R.TIMERS_1.VALUE_RNIRRGO[3]\: MX2 port map (
Y => VALUE_RNIRRGO(3),
A => VALUE(3),
B => UN1_TIMER0(11),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNITTGO[4]\: MX2 port map (
Y => VALUE_RNITTGO(4),
A => VALUE(4),
B => UN1_TIMER0(12),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNIVVGO[5]\: MX2 port map (
Y => VALUE_RNIVVGO(5),
A => VALUE(5),
B => UN1_TIMER0(13),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNI12HO[6]\: MX2 port map (
Y => VALUE_RNI12HO(6),
A => VALUE(6),
B => UN1_TIMER0(14),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNI34HO[7]\: MX2 port map (
Y => VALUE_RNI34HO(7),
A => VALUE(7),
B => UN1_TIMER0(15),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNI56HO[8]\: MX2 port map (
Y => VALUE_RNI56HO(8),
A => VALUE(8),
B => UN1_TIMER0(16),
S => TSEL_0(0));
\R.TIMERS_1.VALUE_RNI78HO[9]\: MX2 port map (
Y => VALUE_RNI78HO(9),
A => VALUE(9),
B => UN1_TIMER0(17),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNIN12R[10]\: MX2 port map (
Y => VALUE_RNIN12R(10),
A => VALUE(10),
B => UN1_TIMER0(18),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNIV92R[14]\: MX2 port map (
Y => VALUE_RNIV92R(14),
A => VALUE(14),
B => UN1_TIMER0(22),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNI3E2R[16]\: MX2 port map (
Y => VALUE_RNI3E2R(16),
A => VALUE(16),
B => UN1_TIMER0(24),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNI5G2R[17]\: MX2 port map (
Y => VALUE_RNI5G2R(17),
A => VALUE(17),
B => UN1_TIMER0(25),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNI7I2R[18]\: MX2 port map (
Y => VALUE_RNI7I2R(18),
A => VALUE(18),
B => UN1_TIMER0(26),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNI9K2R[19]\: MX2 port map (
Y => VALUE_RNI9K2R(19),
A => VALUE(19),
B => UN1_TIMER0(27),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNIP54R[20]\: MX2 port map (
Y => VALUE_RNIP54R(20),
A => VALUE(20),
B => UN1_TIMER0(28),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNIVA101[22]\: MX2 port map (
Y => VALUE_RNIVA101(22),
A => VALUE(22),
B => UN1_TIMER0(30),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNI1D101[23]\: MX2 port map (
Y => VALUE_RNI1D101(23),
A => VALUE(23),
B => UN1_TIMER0(31),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNI3F101[24]\: MX2 port map (
Y => VALUE_RNI3F101(24),
A => VALUE(24),
B => UN1_TIMER0(32),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNI5H101[25]\: MX2 port map (
Y => VALUE_RNI5H101(25),
A => VALUE(25),
B => UN1_TIMER0(33),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNI9L101[27]\: MX2 port map (
Y => VALUE_RNI9L101(27),
A => VALUE(27),
B => UN1_TIMER0(35),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNIBN101[28]\: MX2 port map (
Y => VALUE_RNIBN101(28),
A => VALUE(28),
B => UN1_TIMER0(36),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNIDP101[29]\: MX2 port map (
Y => VALUE_RNIDP101(29),
A => VALUE(29),
B => UN1_TIMER0(37),
S => TSEL(0));
\R.TIMERS_2.VALUE_RNITA301[30]\: MX2 port map (
Y => VALUE_RNITA301(30),
A => VALUE(30),
B => UN1_TIMER0(38),
S => TSEL(0));
\V.TIMERS_2.VALUE_1_SQMUXA\: NOR2B port map (
Y => VALUE_1_SQMUXA_1,
A => UN1_APBI,
B => VALUE_0_SQMUXA_0);
READDATA_3_SQMUXA_Z1284: OA1C port map (
Y => READDATA_3_SQMUXA,
A => READDATA55,
B => N_64,
C => N_407);
\V.SCALER_0_SQMUXA\: OA1 port map (
Y => SCALER_0_SQMUXA,
A => READDATA60,
B => READDATA59,
C => UN1_APBI);
\R.TIMERS_1.RELOAD_RNIUORK[1]\: MX2 port map (
Y => N_410,
A => UN1_TIMER0(9),
B => RELOAD_0(1),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNIA88U[16]\: MX2 port map (
Y => N_425,
A => UN1_TIMER0(24),
B => RELOAD(16),
S => paddr_0_d0);
\R.TIMERS_1.RESTART_RNI0KMI3\: MX2 port map (
Y => READDATA_10(1),
A => N_401,
B => N_410,
S => N_441_0);
\R.SCALER_RNO_2[6]\: MX2 port map (
Y => N_537,
A => I_17_5,
B => pwdata(6),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO_1[6]\: MX2 port map (
Y => SCALER_1(6),
A => N_537,
B => RELOAD(6),
S => SCALER_1_SN_N_2);
\R.TIMERS_1.VALUE_RNO_0[6]\: MX2 port map (
Y => N_555,
A => RELOAD_1(6),
B => I_17_4,
S => VALUE_1_SN_N_4_MUX_0);
\R.TIMERS_1.VALUE_RNO[6]\: MX2 port map (
Y => VALUE_1(6),
A => N_555,
B => pwdata(6),
S => VALUE_1_SQMUXA);
\R.TIMERS_2.VALUE_RNO_0[2]\: MX2 port map (
Y => N_618,
A => RELOAD_0(2),
B => I_7_5,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO_0[6]\: MX2 port map (
Y => N_622,
A => RELOAD_0(6),
B => I_17_4,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.VALUE_RNO[2]\: MX2 port map (
Y => VALUE_1_0(2),
A => N_618,
B => pwdata(2),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO[6]\: MX2 port map (
Y => VALUE_1_0(6),
A => N_622,
B => pwdata(6),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_1.RESTART_RNI88HF1\: NOR2B port map (
Y => N_401,
A => RESTART,
B => N_398);
\R.TIMERS_1.RELOAD_RNI4RHC2[16]\: NOR2B port map (
Y => READDATA_10(16),
A => N_425,
B => N_441);
\R.TIMERS_2.RELOAD_RNIE0022[8]\: NOR2B port map (
Y => RELOAD_M(8),
A => RELOAD_0(8),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIKRRU1[8]\: NOR2B port map (
Y => VALUE_M(8),
A => VALUE(8),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIR52R[12]\: MX2 port map (
Y => VALUE_RNIR52R(12),
A => VALUE(12),
B => UN1_TIMER0(20),
S => TSEL_0(0));
\R.TIMERS_2.VALUE_RNO[14]\: MX2 port map (
Y => VALUE_1_0(14),
A => N_630,
B => pwdata(14),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO_0[14]\: MX2 port map (
Y => N_630,
A => RELOAD_0(14),
B => I_40_3,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_2.RELOAD_RNIPRI12[21]\: NOR2B port map (
Y => RELOAD_M(21),
A => RELOAD_0(21),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNIVS9Q1[21]\: NOR2B port map (
Y => VALUE_M(21),
A => VALUE(21),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIRSH12[14]\: NOR2B port map (
Y => RELOAD_M(14),
A => RELOAD_0(14),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI1U8Q1[14]\: NOR2B port map (
Y => VALUE_M(14),
A => VALUE(14),
B => VALUE_0_SQMUXA_0);
\R.TSEL_RNO[1]\: NOR2B port map (
Y => TSEL_RNO(1),
A => TSEL(0),
B => flash_rpn_c);
\R.TIMERS_1.IRQEN_RNO\: NOR2B port map (
Y => IRQEN_RNO,
A => N_825,
B => flash_rpn_c);
\R.TIMERS_2.VALUE_RNIHAN9T[31]\: NOR2A port map (
Y => UN20_RES,
A => I_98,
B => VALUE_RNIVC301(31));
\R.TIMERS_1.IRQEN_RNO_0\: MX2 port map (
Y => N_825,
A => IRQEN_409,
B => pwdata(3),
S => ENABLE_2_SQMUXA_0);
\R.TIMERS_2.VALUE_RNI1C2R[15]\: MX2 port map (
Y => VALUE_RNI1C2R(15),
A => VALUE(15),
B => UN1_TIMER0(23),
S => TSEL_0(0));
\R.TIMERS_1.RELOAD_RNI868U[15]\: MX2 port map (
Y => N_424,
A => UN1_TIMER0(23),
B => RELOAD_0(15),
S => paddr_0_d0);
\COMB.READDATA59\: NOR2A port map (
Y => READDATA59,
A => READDATA59_404,
B => paddr_4);
\COMB.READDATA59_3\: NOR2B port map (
Y => READDATA59_404,
A => RDATA63_406,
B => N_62);
\R.TIMERS_2.VALUE_RNIP32R[11]\: MX2 port map (
Y => VALUE_RNIP32R(11),
A => VALUE(11),
B => UN1_TIMER0(19),
S => TSEL_0(0));
\R.TIMERS_1.RELOAD_RNIQGHC2[11]\: NOR2B port map (
Y => readdata_10_11,
A => N_420,
B => N_441_0);
\R.TIMERS_1.RELOAD_RNI0U7U[11]\: MX2 port map (
Y => N_420,
A => UN1_TIMER0(19),
B => RELOAD_0(11),
S => paddr_0_d0);
\R.TIMERS_2.VALUE_RNO[17]\: MX2 port map (
Y => VALUE_1_0(17),
A => N_633,
B => pwdata(17),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO_0[17]\: MX2 port map (
Y => N_633,
A => RELOAD_0(17),
B => I_49_3,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_2.RELOAD_RNIUVH12[17]\: NOR2B port map (
Y => RELOAD_M(17),
A => RELOAD_0(17),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI419Q1[17]\: NOR2B port map (
Y => VALUE_M(17),
A => VALUE(17),
B => VALUE_0_SQMUXA);
\V.TIMERS_2.RELOAD_1_SQMUXA\: NOR2B port map (
Y => RELOAD_1_SQMUXA_1,
A => UN1_APBI,
B => READDATA_1_SQMUXA_0);
\V.TIMERS_2.ENABLE_1_SQMUXA\: NOR2B port map (
Y => ENABLE_1_SQMUXA_0,
A => READDATA61,
B => UN1_APBI);
\V.TIMERS_2.VALUE_0_SQMUXA\: NOR2B port map (
Y => VALUE_0_SQMUXA,
A => READDATA55,
B => N_62);
\R.DISHLT_RNO\: NOR2B port map (
Y => DISHLT_RNO,
A => N_838,
B => flash_rpn_c);
\R.DISHLT_RNO_0\: MX2 port map (
Y => N_838,
A => DISHLT,
B => pwdata(9),
S => ENABLE_1_SQMUXA_0);
\R.TIMERS_2.VALUE_RNIR74R[21]\: MX2 port map (
Y => VALUE_RNIR74R(21),
A => VALUE(21),
B => UN1_TIMER0(29),
S => TSEL_0(0));
\R.TIMERS_1.RELOAD_RNISKJC2[21]\: NOR2B port map (
Y => READDATA_10(21),
A => N_430,
B => N_441);
\R.TIMERS_1.RELOAD_RNI22AU[21]\: MX2 port map (
Y => N_430,
A => UN1_TIMER0(29),
B => RELOAD(21),
S => paddr_0_d0);
\COMB.1.READDATA_10_SN_M3\: NOR2A port map (
Y => N_441,
A => N_247,
B => paddr_1);
\R.TIMERS_1.ENABLE_RNO_0\: MX2 port map (
Y => N_751,
A => ENABLE_1,
B => ENABLE_0,
S => ENABLE_1_SQMUXA);
\R.TIMERS_1.ENABLE_RNO\: NOR2B port map (
Y => ENABLE_RNO,
A => N_751,
B => flash_rpn_c);
\R.TIMERS_1.IRQ_RNO\: NOR3C port map (
Y => IRQ_RNO,
A => TSEL(0),
B => IRQPEN_0_SQMUXA_1,
C => flash_rpn_c);
\V.RELOAD_1_SQMUXA\: NOR2B port map (
Y => RELOAD_1_SQMUXA_2,
A => READDATA60,
B => UN1_APBI);
\V.TIMERS_1.ENABLE_2_SQMUXA\: NOR3C port map (
Y => ENABLE_2_SQMUXA_0,
A => RDATA62_403,
B => N_247,
C => UN1_APBI);
\COMB.V.TIMERS_1.LOAD_1\: NOR2B port map (
Y => LOAD_1,
A => UN1_APBI,
B => pwdata(2));
\R.TIMERS_1.ENABLE_RNO_4\: OA1 port map (
Y => RESTART_M,
A => SCALER14_1_0,
B => CHAIN_0_SQMUXA,
C => RESTART);
\R.TIMERS_1.ENABLE_RNO_2\: OA1 port map (
Y => ENABLE_5_M_0,
A => pwdata(16),
B => ENABLE_0,
C => ENABLE_1_SQMUXA_0);
\R.TIMERS_1.ENABLE_RNO_3\: NOR2B port map (
Y => APBI_M(50),
A => ENABLE_2_SQMUXA_0,
B => pwdata(0));
\R.TIMERS_1.CHAIN_RNILQEF\: OA1A port map (
Y => UN4_I,
A => CHAIN_0,
B => UN1_TIMER0_402,
C => ENABLE_0);
\R.TIMERS_1.RESTART_RNIAGQDT_0\: AOI1 port map (
Y => VALUE_1_SN_N_4_MUX,
A => RESTART,
B => UN20_RES,
C => LOAD);
\V.TIMERS_2.CHAIN_0_SQMUXA\: NOR2 port map (
Y => CHAIN_0_SQMUXA_0,
A => N_407,
B => READDATA_2_SQMUXA);
\UN1_V.SCALER14\: OR2 port map (
Y => SCALER14,
A => CHAIN_0_SQMUXA_0,
B => SCALER14_1_0);
UN1_READDATA61_Z1345: OR2A port map (
Y => UN1_READDATA61,
A => N_407,
B => READDATA61);
\V.TIMERS_1.CHAIN_0_SQMUXA\: AOI1 port map (
Y => CHAIN_0_SQMUXA,
A => N_247,
B => RDATA62_403,
C => N_407);
\UN1_V.SCALER14_1_1\: OR2B port map (
Y => SCALER14_1_0,
A => UN1_READDATA61,
B => UN1_APBI);
\COMB.1.READDATA_10_SN_M1\: NOR2A port map (
Y => N_398,
A => N_247,
B => paddr_0_d0);
\R.TIMERS_1.LOAD_RNO\: NOR3C port map (
Y => LOAD_RNO,
A => RDATA62_403,
B => N_247,
C => LOAD_1);
\R.TIMERS_2.LOAD_RNO\: NOR2B port map (
Y => LOAD_RNO_0,
A => LOAD_1,
B => READDATA_2_SQMUXA);
\R.SCALER_RNO_1[2]\: MX2 port map (
Y => SCALER_1(2),
A => N_533,
B => RELOAD_1(2),
S => SCALER_1_SN_N_2);
\R.SCALER_RNO_2[2]\: MX2 port map (
Y => N_533,
A => I_7_6,
B => pwdata(2),
S => SCALER_0_SQMUXA);
\R.SCALER_RNO[2]\: OR2A port map (
Y => SCALER_RNO(2),
A => flash_rpn_c,
B => N_754);
\R.RELOAD_RNO[7]\: OR2A port map (
Y => RELOAD_RNO(7),
A => flash_rpn_c,
B => N_837);
\R.RELOAD_RNO[6]\: OR2A port map (
Y => RELOAD_RNO(6),
A => flash_rpn_c,
B => N_836);
\R.RELOAD_RNO[5]\: OR2A port map (
Y => RELOAD_RNO(5),
A => flash_rpn_c,
B => N_835);
\R.RELOAD_RNO[4]\: OR2A port map (
Y => RELOAD_RNO(4),
A => flash_rpn_c,
B => N_834);
\R.RELOAD_RNO[3]\: OR2A port map (
Y => RELOAD_RNO(3),
A => flash_rpn_c,
B => N_833);
\R.RELOAD_RNO[2]\: OR2A port map (
Y => RELOAD_RNO(2),
A => flash_rpn_c,
B => N_832);
\R.RELOAD_RNO[1]\: OR2A port map (
Y => RELOAD_RNO(1),
A => flash_rpn_c,
B => N_831);
\R.RELOAD_RNO[0]\: OR2A port map (
Y => RELOAD_RNO(0),
A => flash_rpn_c,
B => N_830);
\R.TIMERS_1.IRQPEN_RNO\: NOR2B port map (
Y => IRQPEN_RNO_0,
A => IRQPEN_1_0,
B => flash_rpn_c);
\R.TIMERS_1.IRQPEN_RNO_1\: AO1 port map (
Y => IRQPEN_4_0,
A => IRQPEN_0_SQMUXA_0,
B => IRQPEN_0_SQMUXA_1,
C => IRQPEN_0);
\R.TSEL_RNIDV9T[0]\: NOR2B port map (
Y => IRQ_0_SQMUXA,
A => UN4_I,
B => TSEL(0));
\R.TIMERS_1.IRQPEN_RNO_0\: AOI1B port map (
Y => IRQPEN_1_0,
A => ENABLE_2_SQMUXA_0,
B => pwdata_0(4),
C => IRQPEN_4_0);
\R.SCALER_RNO_0[2]\: MX2 port map (
Y => N_754,
A => SCALER_1(2),
B => SCALER(2),
S => SCALER_2_SQMUXA);
\R.RELOAD_RNO_0[7]\: MX2 port map (
Y => N_837,
A => RELOAD(7),
B => pwdata(7),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[6]\: MX2 port map (
Y => N_836,
A => RELOAD(6),
B => pwdata(6),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[5]\: MX2 port map (
Y => N_835,
A => RELOAD(5),
B => pwdata_0(5),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[4]\: MX2 port map (
Y => N_834,
A => RELOAD_1(4),
B => pwdata_0(4),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[3]\: MX2 port map (
Y => N_833,
A => RELOAD_1(3),
B => pwdata(3),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[2]\: MX2 port map (
Y => N_832,
A => RELOAD_1(2),
B => pwdata(2),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[1]\: MX2 port map (
Y => N_831,
A => RELOAD(1),
B => pwdata(1),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNO_0[0]\: MX2 port map (
Y => N_830,
A => RELOAD(0),
B => pwdata(0),
S => RELOAD_1_SQMUXA_2);
\R.RELOAD_RNIP25U1[4]\: NOR2B port map (
Y => RELOAD_M_0(4),
A => RELOAD_1(4),
B => READDATA60);
\R.RELOAD_RNIO15U1[3]\: NOR2B port map (
Y => RELOAD_M(3),
A => RELOAD_1(3),
B => READDATA60);
\R.TIMERS_2.IRQEN_RNO_0\: MX2 port map (
Y => N_824,
A => IRQEN_408,
B => pwdata(3),
S => ENABLE_2_SQMUXA);
\R.DISHLT_RNIE2QN\: OR2A port map (
Y => UN1_GEXTCLK,
A => tstop,
B => DISHLT);
\R.TIMERS_2.IRQEN_RNO\: NOR2B port map (
Y => IRQEN_RNO_0,
A => N_824,
B => flash_rpn_c);
\R.TIMERS_2.ENABLE_RNI3S5D\: OR2 port map (
Y => TIMEREN_1,
A => ENABLE,
B => ENABLE_0);
\V.TIMERS_2.ENABLE_2_SQMUXA\: NOR2B port map (
Y => ENABLE_2_SQMUXA,
A => READDATA_2_SQMUXA,
B => UN1_APBI);
\R.TIMERS_2.RESTART_RNICT01U_0\: AOI1 port map (
Y => VALUE_1_SN_N_4_MUX_1,
A => RESTART_0,
B => UN20_RES,
C => LOAD_0);
\R.TIMERS_2.CHAIN_RNIM3DJ\: OA1A port map (
Y => UN34_I,
A => CHAIN,
B => NN_3,
C => ENABLE);
\R.TIMERS_2.ENABLE_RNO_0\: MX2 port map (
Y => N_750,
A => ENABLE_1_0,
B => ENABLE,
S => ENABLE_1_SQMUXA_1);
\R.TICK_RNIKRT81\: NOR3A port map (
Y => N_839,
A => UN1_TIMER0(7),
B => TSEL(1),
C => TSEL(0));
\R.TIMERS_2.ENABLE_RNO\: NOR2B port map (
Y => ENABLE_RNO_0,
A => N_750,
B => flash_rpn_c);
\R.TICK_RNI82TD1\: NOR2B port map (
Y => TICK_RNI82TD1,
A => N_839,
B => flash_rpn_c);
\R.TIMERS_2.ENABLE_RNO_2\: AOI1B port map (
Y => ENABLE_1_SQMUXA_1,
A => IRQPEN_0_SQMUXA_1_0,
B => TSEL(1),
C => SCALER14);
\R.TIMERS_2.ENABLE_RNO_4\: OA1 port map (
Y => ENABLE_5_M,
A => pwdata(17),
B => ENABLE,
C => ENABLE_1_SQMUXA_0);
\R.TIMERS_2.IRQ_RNO\: NOR3C port map (
Y => IRQ_RNO_0,
A => TSEL(1),
B => IRQPEN_0_SQMUXA_1_0,
C => flash_rpn_c);
\R.TIMERS_2.IRQPEN_RNO_1\: AO1 port map (
Y => IRQPEN_4,
A => IRQPEN_0_SQMUXA_0_0,
B => IRQPEN_0_SQMUXA_1_0,
C => IRQPEN);
\R.TSEL_RNIF9811[1]\: NOR2B port map (
Y => IRQ_0_SQMUXA_0,
A => UN34_I,
B => TSEL(1));
\R.TIMERS_2.VALUE_RNIVR8Q1[12]\: NOR2B port map (
Y => VALUE_M(12),
A => VALUE(12),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_2.RELOAD_RNIPQH12[12]\: NOR2B port map (
Y => RELOAD_M(12),
A => RELOAD_0(12),
B => READDATA_1_SQMUXA_0);
\R.TIMERS_1.RELOAD_RNI208U[12]\: MX2 port map (
Y => N_421,
A => UN1_TIMER0(20),
B => RELOAD(12),
S => paddr_0_d0);
\R.TIMERS_1.RELOAD_RNISIHC2[12]\: NOR2B port map (
Y => READDATA_10(12),
A => N_421,
B => N_441);
\R.TIMERS_1.RELOAD_RNIUMJC2[22]\: NOR2B port map (
Y => READDATA_10(22),
A => N_431,
B => N_441);
\R.TIMERS_2.VALUE_RNO[22]\: MX2 port map (
Y => VALUE_1_0(22),
A => N_638,
B => pwdata(22),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO_0[22]\: MX2 port map (
Y => N_638,
A => RELOAD_0(22),
B => I_65_1,
S => VALUE_1_SN_N_4_MUX_1);
\R.TIMERS_1.RELOAD_RNI44AU[22]\: MX2 port map (
Y => N_431,
A => UN1_TIMER0(30),
B => RELOAD(22),
S => paddr_0_d0);
\R.TIMERS_2.VALUE_RNO[21]\: MX2 port map (
Y => VALUE_1_0(21),
A => N_637,
B => pwdata(21),
S => VALUE_1_SQMUXA_1);
\R.TIMERS_2.VALUE_RNO_0[21]\: MX2 port map (
Y => N_637,
A => RELOAD_0(21),
B => I_62_1,
S => VALUE_1_SN_N_4_MUX_1);
READDATA_1_SQMUXA_Z1403: NOR2B port map (
Y => READDATA_1_SQMUXA,
A => READDATA55,
B => READDATA60_410);
READDATA_2_SQMUXA_Z1404: NOR2B port map (
Y => READDATA_2_SQMUXA,
A => READDATA55,
B => RDATA62_403);
\COMB.READDATA61\: NOR2A port map (
Y => READDATA61,
A => rdata62_4,
B => paddr_4);
\R.TIMERS_1.LOAD_RNI315H1\: NOR2B port map (
Y => N_402,
A => LOAD,
B => N_398);
\R.TIMERS_1.LOAD_RNITEAK3\: MX2 port map (
Y => READDATA_10(2),
A => N_402,
B => N_411,
S => N_441_0);
\COMB.1.READDATA29\: NOR2A port map (
Y => READDATA60_410,
A => paddr_0_d0,
B => paddr_1);
\COMB.1.READDATA30\: NOR2A port map (
Y => RDATA62_403,
A => paddr_1,
B => paddr_0_d0);
\COMB.READDATA59_2\: NOR2 port map (
Y => RDATA63_406,
A => paddr_3,
B => paddr_2);
\R.TIMERS_2.VALUE_RNIT72R[13]\: MX2 port map (
Y => VALUE_RNIT72R(13),
A => VALUE(13),
B => UN1_TIMER0(21),
S => TSEL_0(0));
\R.TIMERS_1.RELOAD_RNIUKHC2[13]\: NOR2B port map (
Y => READDATA_10(13),
A => N_422,
B => N_441);
\R.TIMERS_2.VALUE_RNO[13]\: MX2 port map (
Y => VALUE_1_0(13),
A => N_629,
B => pwdata(13),
S => VALUE_1_SQMUXA_0_0);
\R.TIMERS_2.VALUE_RNO_0[13]\: MX2 port map (
Y => N_629,
A => RELOAD_0(13),
B => I_37_3,
S => VALUE_1_SN_N_4_MUX_0_0);
\R.TIMERS_1.RELOAD_RNI428U[13]\: MX2 port map (
Y => N_422,
A => UN1_TIMER0(21),
B => RELOAD(13),
S => paddr_0_d0);
\R.TIMERS_2.RELOAD_RNIQSI12[22]\: NOR2B port map (
Y => RELOAD_M(22),
A => RELOAD_0(22),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI0U9Q1[22]\: NOR2B port map (
Y => VALUE_M(22),
A => VALUE(22),
B => VALUE_0_SQMUXA);
\R.TIMERS_2.RELOAD_RNIQRH12[13]\: NOR2B port map (
Y => RELOAD_M(13),
A => RELOAD_0(13),
B => READDATA_1_SQMUXA);
\R.TIMERS_2.VALUE_RNI0T8Q1[13]\: NOR2B port map (
Y => VALUE_M(13),
A => VALUE(13),
B => VALUE_0_SQMUXA_0);
\R.TIMERS_1.RELOAD_RNI0RRK[2]\: MX2 port map (
Y => N_411,
A => UN1_TIMER0(10),
B => RELOAD(2),
S => paddr_0_d0);
\R.WDOG_REG_Z1422\: DFN1 port map (
Q => led_c(4),
CLK => ramclk_c,
D => IRQPEN);
\R.TICK_REG_Z1424\: DFN1 port map (
Q => UN1_TIMER0(7),
CLK => ramclk_c,
D => SCALER_0_SQMUXA_1);
\R.TIMERS_2.RESTART_REG_Z1426\: DFN1E1 port map (
Q => RESTART_0,
CLK => ramclk_c,
D => pwdata(1),
E => ENABLE_2_SQMUXA);
\R.TIMERS_2.CHAIN_REG_Z1428\: DFN1E1 port map (
Q => CHAIN,
CLK => ramclk_c,
D => pwdata_0(5),
E => ENABLE_2_SQMUXA);
\R.TIMERS_1.RESTART_REG_Z1430\: DFN1E1 port map (
Q => RESTART,
CLK => ramclk_c,
D => pwdata(1),
E => ENABLE_2_SQMUXA_0);
\R.TIMERS_1.CHAIN_REG_Z1432\: DFN1E1 port map (
Q => CHAIN_0,
CLK => ramclk_c,
D => pwdata_0(5),
E => ENABLE_2_SQMUXA_0);
\R.DISHLT_REG_Z1434\: DFN1 port map (
Q => DISHLT,
CLK => ramclk_c,
D => DISHLT_RNO);
\R.TIMERS_1.IRQEN_REG_Z1436\: DFN1 port map (
Q => IRQEN_409,
CLK => ramclk_c,
D => IRQEN_RNO);
\R.TIMERS_2.IRQEN_REG_Z1438\: DFN1 port map (
Q => IRQEN_408,
CLK => ramclk_c,
D => IRQEN_RNO_0);
\R.TIMERS_1.ENABLE_REG_Z1440\: DFN1 port map (
Q => ENABLE_0,
CLK => ramclk_c,
D => ENABLE_RNO);
\R.TIMERS_2.ENABLE_REG_Z1442\: DFN1 port map (
Q => ENABLE,
CLK => ramclk_c,
D => ENABLE_RNO_0);
\R.TIMERS_2.IRQPEN_REG_Z1444\: DFN1 port map (
Q => IRQPEN,
CLK => ramclk_c,
D => IRQPEN_RNO);
\R.TIMERS_1.IRQPEN_REG_Z1446\: DFN1 port map (
Q => IRQPEN_0,
CLK => ramclk_c,
D => IRQPEN_RNO_0);
\R.TIMERS_2.IRQ_REG_Z1448\: DFN1 port map (
Q => UN1_TIMER0_402,
CLK => ramclk_c,
D => IRQ_RNO_0);
\R.TIMERS_1.IRQ_REG_Z1450\: DFN1 port map (
Q => NN_3,
CLK => ramclk_c,
D => IRQ_RNO);
\R.TIMERS_2.LOAD_REG_Z1452\: DFN1 port map (
Q => LOAD_0,
CLK => ramclk_c,
D => LOAD_RNO_0);
\R.TIMERS_1.LOAD_REG_Z1454\: DFN1 port map (
Q => LOAD,
CLK => ramclk_c,
D => LOAD_RNO);
\R.TIMERS_2.RELOAD[0]_REG_Z1456\: DFN1E1 port map (
Q => RELOAD_1(0),
CLK => ramclk_c,
D => pwdata(0),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[1]_REG_Z1458\: DFN1E1 port map (
Q => RELOAD_1(1),
CLK => ramclk_c,
D => pwdata(1),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[2]_REG_Z1460\: DFN1E1 port map (
Q => RELOAD_0(2),
CLK => ramclk_c,
D => pwdata(2),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[3]_REG_Z1462\: DFN1E1 port map (
Q => RELOAD(3),
CLK => ramclk_c,
D => pwdata(3),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[4]_REG_Z1464\: DFN1E1 port map (
Q => RELOAD_0(4),
CLK => ramclk_c,
D => pwdata(4),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[5]_REG_Z1466\: DFN1E1 port map (
Q => RELOAD_1(5),
CLK => ramclk_c,
D => pwdata(5),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[6]_REG_Z1468\: DFN1E1 port map (
Q => RELOAD_0(6),
CLK => ramclk_c,
D => pwdata(6),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[7]_REG_Z1470\: DFN1E1 port map (
Q => RELOAD_0(7),
CLK => ramclk_c,
D => pwdata(7),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[8]_REG_Z1472\: DFN1E1 port map (
Q => RELOAD_0(8),
CLK => ramclk_c,
D => pwdata(8),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[9]_REG_Z1474\: DFN1E1 port map (
Q => RELOAD(9),
CLK => ramclk_c,
D => pwdata(9),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[10]_REG_Z1476\: DFN1E1 port map (
Q => RELOAD(10),
CLK => ramclk_c,
D => pwdata(10),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[11]_REG_Z1478\: DFN1E1 port map (
Q => RELOAD(11),
CLK => ramclk_c,
D => pwdata(11),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[12]_REG_Z1480\: DFN1E1 port map (
Q => RELOAD_0(12),
CLK => ramclk_c,
D => pwdata(12),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[13]_REG_Z1482\: DFN1E1 port map (
Q => RELOAD_0(13),
CLK => ramclk_c,
D => pwdata(13),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[14]_REG_Z1484\: DFN1E1 port map (
Q => RELOAD_0(14),
CLK => ramclk_c,
D => pwdata(14),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[15]_REG_Z1486\: DFN1E1 port map (
Q => RELOAD(15),
CLK => ramclk_c,
D => pwdata(15),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[16]_REG_Z1488\: DFN1E1 port map (
Q => RELOAD_0(16),
CLK => ramclk_c,
D => pwdata(16),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[17]_REG_Z1490\: DFN1E1 port map (
Q => RELOAD_0(17),
CLK => ramclk_c,
D => pwdata(17),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[18]_REG_Z1492\: DFN1E1 port map (
Q => RELOAD_0(18),
CLK => ramclk_c,
D => pwdata(18),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[19]_REG_Z1494\: DFN1E1 port map (
Q => RELOAD_0(19),
CLK => ramclk_c,
D => pwdata(19),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[20]_REG_Z1496\: DFN1E1 port map (
Q => RELOAD_0(20),
CLK => ramclk_c,
D => pwdata(20),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[21]_REG_Z1498\: DFN1E1 port map (
Q => RELOAD_0(21),
CLK => ramclk_c,
D => pwdata(21),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[22]_REG_Z1500\: DFN1E1 port map (
Q => RELOAD_0(22),
CLK => ramclk_c,
D => pwdata(22),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[23]_REG_Z1502\: DFN1E1 port map (
Q => RELOAD(23),
CLK => ramclk_c,
D => pwdata(23),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[24]_REG_Z1504\: DFN1E1 port map (
Q => RELOAD(24),
CLK => ramclk_c,
D => pwdata(24),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[25]_REG_Z1506\: DFN1E1 port map (
Q => RELOAD(25),
CLK => ramclk_c,
D => pwdata(25),
E => RELOAD_1_SQMUXA_0_0);
\R.TIMERS_2.RELOAD[26]_REG_Z1508\: DFN1E1 port map (
Q => RELOAD(26),
CLK => ramclk_c,
D => pwdata(26),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[27]_REG_Z1510\: DFN1E1 port map (
Q => RELOAD(27),
CLK => ramclk_c,
D => pwdata(27),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[28]_REG_Z1512\: DFN1E1 port map (
Q => RELOAD(28),
CLK => ramclk_c,
D => pwdata(28),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[29]_REG_Z1514\: DFN1E1 port map (
Q => RELOAD(29),
CLK => ramclk_c,
D => pwdata(29),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[30]_REG_Z1516\: DFN1E1 port map (
Q => RELOAD(30),
CLK => ramclk_c,
D => pwdata(30),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_2.RELOAD[31]_REG_Z1518\: DFN1E1 port map (
Q => RELOAD_0(31),
CLK => ramclk_c,
D => pwdata(31),
E => RELOAD_1_SQMUXA_1);
\R.TIMERS_1.RELOAD[0]_REG_Z1520\: DFN1E1 port map (
Q => RELOAD_0(0),
CLK => ramclk_c,
D => pwdata(0),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[1]_REG_Z1522\: DFN1E1 port map (
Q => RELOAD_0(1),
CLK => ramclk_c,
D => pwdata(1),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[2]_REG_Z1524\: DFN1E1 port map (
Q => RELOAD(2),
CLK => ramclk_c,
D => pwdata(2),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[3]_REG_Z1526\: DFN1E1 port map (
Q => RELOAD_0(3),
CLK => ramclk_c,
D => pwdata(3),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[4]_REG_Z1528\: DFN1E1 port map (
Q => RELOAD(4),
CLK => ramclk_c,
D => pwdata_0(4),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[5]_REG_Z1530\: DFN1E1 port map (
Q => RELOAD_0(5),
CLK => ramclk_c,
D => pwdata_0(5),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[6]_REG_Z1532\: DFN1E1 port map (
Q => RELOAD_1(6),
CLK => ramclk_c,
D => pwdata(6),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[7]_REG_Z1534\: DFN1E1 port map (
Q => RELOAD_1(7),
CLK => ramclk_c,
D => pwdata(7),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[8]_REG_Z1536\: DFN1E1 port map (
Q => RELOAD(8),
CLK => ramclk_c,
D => pwdata(8),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[9]_REG_Z1538\: DFN1E1 port map (
Q => RELOAD_0(9),
CLK => ramclk_c,
D => pwdata(9),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[10]_REG_Z1540\: DFN1E1 port map (
Q => RELOAD_0(10),
CLK => ramclk_c,
D => pwdata(10),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[11]_REG_Z1542\: DFN1E1 port map (
Q => RELOAD_0(11),
CLK => ramclk_c,
D => pwdata(11),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[12]_REG_Z1544\: DFN1E1 port map (
Q => RELOAD(12),
CLK => ramclk_c,
D => pwdata(12),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[13]_REG_Z1546\: DFN1E1 port map (
Q => RELOAD(13),
CLK => ramclk_c,
D => pwdata(13),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[14]_REG_Z1548\: DFN1E1 port map (
Q => RELOAD(14),
CLK => ramclk_c,
D => pwdata(14),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[15]_REG_Z1550\: DFN1E1 port map (
Q => RELOAD_0(15),
CLK => ramclk_c,
D => pwdata(15),
E => RELOAD_1_SQMUXA_0);
\R.TIMERS_1.RELOAD[16]_REG_Z1552\: DFN1E1 port map (
Q => RELOAD(16),
CLK => ramclk_c,
D => pwdata(16),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[17]_REG_Z1554\: DFN1E1 port map (
Q => RELOAD(17),
CLK => ramclk_c,
D => pwdata(17),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[18]_REG_Z1556\: DFN1E1 port map (
Q => RELOAD(18),
CLK => ramclk_c,
D => pwdata(18),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[19]_REG_Z1558\: DFN1E1 port map (
Q => RELOAD(19),
CLK => ramclk_c,
D => pwdata(19),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[20]_REG_Z1560\: DFN1E1 port map (
Q => RELOAD(20),
CLK => ramclk_c,
D => pwdata(20),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[21]_REG_Z1562\: DFN1E1 port map (
Q => RELOAD(21),
CLK => ramclk_c,
D => pwdata(21),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[22]_REG_Z1564\: DFN1E1 port map (
Q => RELOAD(22),
CLK => ramclk_c,
D => pwdata(22),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[23]_REG_Z1566\: DFN1E1 port map (
Q => RELOAD_0(23),
CLK => ramclk_c,
D => pwdata(23),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[24]_REG_Z1568\: DFN1E1 port map (
Q => RELOAD_0(24),
CLK => ramclk_c,
D => pwdata(24),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[25]_REG_Z1570\: DFN1E1 port map (
Q => RELOAD_0(25),
CLK => ramclk_c,
D => pwdata(25),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[26]_REG_Z1572\: DFN1E1 port map (
Q => RELOAD_0(26),
CLK => ramclk_c,
D => pwdata(26),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[27]_REG_Z1574\: DFN1E1 port map (
Q => RELOAD_0(27),
CLK => ramclk_c,
D => pwdata(27),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[28]_REG_Z1576\: DFN1E1 port map (
Q => RELOAD_0(28),
CLK => ramclk_c,
D => pwdata(28),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[29]_REG_Z1578\: DFN1E1 port map (
Q => RELOAD_0(29),
CLK => ramclk_c,
D => pwdata(29),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[30]_REG_Z1580\: DFN1E1 port map (
Q => RELOAD_0(30),
CLK => ramclk_c,
D => pwdata(30),
E => RELOAD_1_SQMUXA);
\R.TIMERS_1.RELOAD[31]_REG_Z1582\: DFN1E1 port map (
Q => RELOAD(31),
CLK => ramclk_c,
D => pwdata(31),
E => RELOAD_1_SQMUXA);
\R.RELOAD[0]_REG_Z1584\: DFN1 port map (
Q => RELOAD(0),
CLK => ramclk_c,
D => RELOAD_RNO(0));
\R.RELOAD[1]_REG_Z1586\: DFN1 port map (
Q => RELOAD(1),
CLK => ramclk_c,
D => RELOAD_RNO(1));
\R.RELOAD[2]_REG_Z1588\: DFN1 port map (
Q => RELOAD_1(2),
CLK => ramclk_c,
D => RELOAD_RNO(2));
\R.RELOAD[3]_REG_Z1590\: DFN1 port map (
Q => RELOAD_1(3),
CLK => ramclk_c,
D => RELOAD_RNO(3));
\R.RELOAD[4]_REG_Z1592\: DFN1 port map (
Q => RELOAD_1(4),
CLK => ramclk_c,
D => RELOAD_RNO(4));
\R.RELOAD[5]_REG_Z1594\: DFN1 port map (
Q => RELOAD(5),
CLK => ramclk_c,
D => RELOAD_RNO(5));
\R.RELOAD[6]_REG_Z1596\: DFN1 port map (
Q => RELOAD(6),
CLK => ramclk_c,
D => RELOAD_RNO(6));
\R.RELOAD[7]_REG_Z1598\: DFN1 port map (
Q => RELOAD(7),
CLK => ramclk_c,
D => RELOAD_RNO(7));
\R.SCALER[0]_REG_Z1600\: DFN1 port map (
Q => SCALER(0),
CLK => ramclk_c,
D => SCALER_RNO(0));
\R.SCALER[1]_REG_Z1602\: DFN1 port map (
Q => SCALER(1),
CLK => ramclk_c,
D => SCALER_RNO(1));
\R.SCALER[2]_REG_Z1604\: DFN1 port map (
Q => SCALER(2),
CLK => ramclk_c,
D => SCALER_RNO(2));
\R.SCALER[3]_REG_Z1606\: DFN1 port map (
Q => SCALER(3),
CLK => ramclk_c,
D => SCALER_RNO(3));
\R.SCALER[4]_REG_Z1608\: DFN1 port map (
Q => SCALER(4),
CLK => ramclk_c,
D => SCALER_RNO(4));
\R.SCALER[5]_REG_Z1610\: DFN1 port map (
Q => SCALER(5),
CLK => ramclk_c,
D => SCALER_RNO(5));
\R.SCALER[6]_REG_Z1612\: DFN1 port map (
Q => SCALER(6),
CLK => ramclk_c,
D => SCALER_RNO(6));
\R.SCALER[7]_REG_Z1614\: DFN1 port map (
Q => SCALER(7),
CLK => ramclk_c,
D => SCALER_RNO(7));
\R.TSEL[0]_REG_Z1616\: DFN1 port map (
Q => TSEL(0),
CLK => ramclk_c,
D => TICK_RNI82TD1);
\R.TSEL[1]_REG_Z1618\: DFN1 port map (
Q => TSEL(1),
CLK => ramclk_c,
D => TSEL_RNO(1));
\R.TIMERS_2.VALUE[0]_REG_Z1620\: DFN1E0 port map (
Q => VALUE(0),
CLK => ramclk_c,
D => VALUE_1_0(0),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[1]_REG_Z1622\: DFN1E0 port map (
Q => VALUE(1),
CLK => ramclk_c,
D => VALUE_1_0(1),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[2]_REG_Z1624\: DFN1E0 port map (
Q => VALUE(2),
CLK => ramclk_c,
D => VALUE_1_0(2),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[3]_REG_Z1626\: DFN1E0 port map (
Q => VALUE(3),
CLK => ramclk_c,
D => VALUE_1_0(3),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[4]_REG_Z1628\: DFN1E0 port map (
Q => VALUE(4),
CLK => ramclk_c,
D => VALUE_1_0(4),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[5]_REG_Z1630\: DFN1E0 port map (
Q => VALUE(5),
CLK => ramclk_c,
D => VALUE_1_0(5),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[6]_REG_Z1632\: DFN1E0 port map (
Q => VALUE(6),
CLK => ramclk_c,
D => VALUE_1_0(6),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[7]_REG_Z1634\: DFN1E0 port map (
Q => VALUE(7),
CLK => ramclk_c,
D => VALUE_1_0(7),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[8]_REG_Z1636\: DFN1E0 port map (
Q => VALUE(8),
CLK => ramclk_c,
D => VALUE_1_0(8),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[9]_REG_Z1638\: DFN1E0 port map (
Q => VALUE(9),
CLK => ramclk_c,
D => VALUE_1_0(9),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[10]_REG_Z1640\: DFN1E0 port map (
Q => VALUE(10),
CLK => ramclk_c,
D => VALUE_1_0(10),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[11]_REG_Z1642\: DFN1E0 port map (
Q => VALUE(11),
CLK => ramclk_c,
D => VALUE_1_0(11),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[12]_REG_Z1644\: DFN1E0 port map (
Q => VALUE(12),
CLK => ramclk_c,
D => VALUE_1_0(12),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[13]_REG_Z1646\: DFN1E0 port map (
Q => VALUE(13),
CLK => ramclk_c,
D => VALUE_1_0(13),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[14]_REG_Z1648\: DFN1E0 port map (
Q => VALUE(14),
CLK => ramclk_c,
D => VALUE_1_0(14),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[15]_REG_Z1650\: DFN1E0 port map (
Q => VALUE(15),
CLK => ramclk_c,
D => VALUE_1_0(15),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[16]_REG_Z1652\: DFN1E0 port map (
Q => VALUE(16),
CLK => ramclk_c,
D => VALUE_1_0(16),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[17]_REG_Z1654\: DFN1E0 port map (
Q => VALUE(17),
CLK => ramclk_c,
D => VALUE_1_0(17),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[18]_REG_Z1656\: DFN1E0 port map (
Q => VALUE(18),
CLK => ramclk_c,
D => VALUE_1_0(18),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[19]_REG_Z1658\: DFN1E0 port map (
Q => VALUE(19),
CLK => ramclk_c,
D => VALUE_1_0(19),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[20]_REG_Z1660\: DFN1E0 port map (
Q => VALUE(20),
CLK => ramclk_c,
D => VALUE_1_0(20),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[21]_REG_Z1662\: DFN1E0 port map (
Q => VALUE(21),
CLK => ramclk_c,
D => VALUE_1_0(21),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[22]_REG_Z1664\: DFN1E0 port map (
Q => VALUE(22),
CLK => ramclk_c,
D => VALUE_1_0(22),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[23]_REG_Z1666\: DFN1E0 port map (
Q => VALUE(23),
CLK => ramclk_c,
D => VALUE_1_0(23),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[24]_REG_Z1668\: DFN1E0 port map (
Q => VALUE(24),
CLK => ramclk_c,
D => VALUE_1_0(24),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[25]_REG_Z1670\: DFN1E0 port map (
Q => VALUE(25),
CLK => ramclk_c,
D => VALUE_1_0(25),
E => VALUE_2_SQMUXA_0_0);
\R.TIMERS_2.VALUE[26]_REG_Z1672\: DFN1E0 port map (
Q => VALUE(26),
CLK => ramclk_c,
D => VALUE_1_0(26),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[27]_REG_Z1674\: DFN1E0 port map (
Q => VALUE(27),
CLK => ramclk_c,
D => VALUE_1_0(27),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[28]_REG_Z1676\: DFN1E0 port map (
Q => VALUE(28),
CLK => ramclk_c,
D => VALUE_1_0(28),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[29]_REG_Z1678\: DFN1E0 port map (
Q => VALUE(29),
CLK => ramclk_c,
D => VALUE_1_0(29),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[30]_REG_Z1680\: DFN1E0 port map (
Q => VALUE(30),
CLK => ramclk_c,
D => VALUE_1_0(30),
E => VALUE_2_SQMUXA);
\R.TIMERS_2.VALUE[31]_REG_Z1682\: DFN1E0 port map (
Q => VALUE(31),
CLK => ramclk_c,
D => VALUE_1_0(31),
E => VALUE_2_SQMUXA);
\R.TIMERS_1.VALUE[0]_REG_Z1684\: DFN1E0 port map (
Q => UN1_TIMER0(8),
CLK => ramclk_c,
D => VALUE_1(0),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[1]_REG_Z1686\: DFN1E0 port map (
Q => UN1_TIMER0(9),
CLK => ramclk_c,
D => VALUE_1(1),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[2]_REG_Z1688\: DFN1E0 port map (
Q => UN1_TIMER0(10),
CLK => ramclk_c,
D => VALUE_1(2),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[3]_REG_Z1690\: DFN1E0 port map (
Q => UN1_TIMER0(11),
CLK => ramclk_c,
D => VALUE_1(3),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[4]_REG_Z1692\: DFN1E0 port map (
Q => UN1_TIMER0(12),
CLK => ramclk_c,
D => VALUE_1(4),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[5]_REG_Z1694\: DFN1E0 port map (
Q => UN1_TIMER0(13),
CLK => ramclk_c,
D => VALUE_1(5),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[6]_REG_Z1696\: DFN1E0 port map (
Q => UN1_TIMER0(14),
CLK => ramclk_c,
D => VALUE_1(6),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[7]_REG_Z1698\: DFN1E0 port map (
Q => UN1_TIMER0(15),
CLK => ramclk_c,
D => VALUE_1(7),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[8]_REG_Z1700\: DFN1E0 port map (
Q => UN1_TIMER0(16),
CLK => ramclk_c,
D => VALUE_1(8),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[9]_REG_Z1702\: DFN1E0 port map (
Q => UN1_TIMER0(17),
CLK => ramclk_c,
D => VALUE_1(9),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[10]_REG_Z1704\: DFN1E0 port map (
Q => UN1_TIMER0(18),
CLK => ramclk_c,
D => VALUE_1(10),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[11]_REG_Z1706\: DFN1E0 port map (
Q => UN1_TIMER0(19),
CLK => ramclk_c,
D => VALUE_1(11),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[12]_REG_Z1708\: DFN1E0 port map (
Q => UN1_TIMER0(20),
CLK => ramclk_c,
D => VALUE_1(12),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[13]_REG_Z1710\: DFN1E0 port map (
Q => UN1_TIMER0(21),
CLK => ramclk_c,
D => VALUE_1(13),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[14]_REG_Z1712\: DFN1E0 port map (
Q => UN1_TIMER0(22),
CLK => ramclk_c,
D => VALUE_1(14),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[15]_REG_Z1714\: DFN1E0 port map (
Q => UN1_TIMER0(23),
CLK => ramclk_c,
D => VALUE_1(15),
E => VALUE_2_SQMUXA_0);
\R.TIMERS_1.VALUE[16]_REG_Z1716\: DFN1E0 port map (
Q => UN1_TIMER0(24),
CLK => ramclk_c,
D => VALUE_1(16),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[17]_REG_Z1718\: DFN1E0 port map (
Q => UN1_TIMER0(25),
CLK => ramclk_c,
D => VALUE_1(17),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[18]_REG_Z1720\: DFN1E0 port map (
Q => UN1_TIMER0(26),
CLK => ramclk_c,
D => VALUE_1(18),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[19]_REG_Z1722\: DFN1E0 port map (
Q => UN1_TIMER0(27),
CLK => ramclk_c,
D => VALUE_1(19),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[20]_REG_Z1724\: DFN1E0 port map (
Q => UN1_TIMER0(28),
CLK => ramclk_c,
D => VALUE_1(20),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[21]_REG_Z1726\: DFN1E0 port map (
Q => UN1_TIMER0(29),
CLK => ramclk_c,
D => VALUE_1(21),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[22]_REG_Z1728\: DFN1E0 port map (
Q => UN1_TIMER0(30),
CLK => ramclk_c,
D => VALUE_1(22),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[23]_REG_Z1730\: DFN1E0 port map (
Q => UN1_TIMER0(31),
CLK => ramclk_c,
D => VALUE_1(23),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[24]_REG_Z1732\: DFN1E0 port map (
Q => UN1_TIMER0(32),
CLK => ramclk_c,
D => VALUE_1(24),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[25]_REG_Z1734\: DFN1E0 port map (
Q => UN1_TIMER0(33),
CLK => ramclk_c,
D => VALUE_1(25),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[26]_REG_Z1736\: DFN1E0 port map (
Q => UN1_TIMER0(34),
CLK => ramclk_c,
D => VALUE_1(26),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[27]_REG_Z1738\: DFN1E0 port map (
Q => UN1_TIMER0(35),
CLK => ramclk_c,
D => VALUE_1(27),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[28]_REG_Z1740\: DFN1E0 port map (
Q => UN1_TIMER0(36),
CLK => ramclk_c,
D => VALUE_1(28),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[29]_REG_Z1742\: DFN1E0 port map (
Q => UN1_TIMER0(37),
CLK => ramclk_c,
D => VALUE_1(29),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[30]_REG_Z1744\: DFN1E0 port map (
Q => UN1_TIMER0(38),
CLK => ramclk_c,
D => VALUE_1(30),
E => VALUE_2_SQMUXA_1);
\R.TIMERS_1.VALUE[31]_REG_Z1746\: DFN1E0 port map (
Q => UN1_TIMER0(39),
CLK => ramclk_c,
D => VALUE_1(31),
E => VALUE_2_SQMUXA_1);
\UN11_RES.I_98\: XNOR2 port map (
Y => I_98,
A => N_2,
B => VALUE_RNIVC301(31));
\UN11_RES.I_97\: OR3 port map (
Y => N_2,
A => DWACT_FDEC_E(24),
B => DWACT_FDEC_E(23),
C => DWACT_FDEC_E(27));
\UN11_RES.I_96\: OR2 port map (
Y => DWACT_FDEC_E(27),
A => DWACT_FDEC_E(26),
B => VALUE_RNITA301(30));
\UN11_RES.I_95\: XNOR2 port map (
Y => I_95,
A => N_3,
B => VALUE_RNITA301(30));
\UN11_RES.I_94\: OR3 port map (
Y => N_3,
A => DWACT_FDEC_E(24),
B => DWACT_FDEC_E(23),
C => DWACT_FDEC_E(26));
\UN11_RES.I_93\: OR3 port map (
Y => DWACT_FDEC_E(26),
A => VALUE_RNI9L101(27),
B => VALUE_RNIBN101(28),
C => VALUE_RNIDP101(29));
\UN11_RES.I_92\: XNOR2 port map (
Y => I_92_1,
A => N_4,
B => VALUE_RNIDP101(29));
\UN11_RES.I_91\: OR3 port map (
Y => N_4,
A => DWACT_FDEC_E(24),
B => DWACT_FDEC_E(23),
C => DWACT_FDEC_E(25));
\UN11_RES.I_90\: OR2 port map (
Y => DWACT_FDEC_E(25),
A => VALUE_RNI9L101(27),
B => VALUE_RNIBN101(28));
\UN11_RES.I_89\: XNOR2 port map (
Y => I_89_1,
A => N_5,
B => VALUE_RNIBN101(28));
\UN11_RES.I_88\: OR3 port map (
Y => N_5,
A => DWACT_FDEC_E(24),
B => DWACT_FDEC_E(23),
C => VALUE_RNI9L101(27));
\UN11_RES.I_87\: OR2 port map (
Y => DWACT_FDEC_E(24),
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(30));
\UN11_RES.I_86\: XNOR2 port map (
Y => I_86_1,
A => N_6_0,
B => VALUE_RNI9L101(27));
\UN11_RES.I_85\: OR3 port map (
Y => N_6_0,
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(30),
C => DWACT_FDEC_E(23));
\UN11_RES.I_84\: OR3 port map (
Y => DWACT_FDEC_E(23),
A => DWACT_FDEC_E(15),
B => DWACT_FDEC_E(17),
C => DWACT_FDEC_E(22));
\UN11_RES.I_83\: OR3 port map (
Y => DWACT_FDEC_E(22),
A => VALUE_RNI3F101(24),
B => VALUE_RNI5H101(25),
C => VALUE_RNI7J101(26));
\UN11_RES.I_82\: XNOR2 port map (
Y => I_82_1,
A => N_7,
B => VALUE_RNI7J101(26));
\UN11_RES.I_81\: OR3 port map (
Y => N_7,
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(30),
C => DWACT_FDEC_E(21));
\UN11_RES.I_80\: OR3 port map (
Y => DWACT_FDEC_E(30),
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(9),
C => DWACT_FDEC_E(12));
\UN11_RES.I_79\: OR3 port map (
Y => DWACT_FDEC_E(21),
A => DWACT_FDEC_E(15),
B => DWACT_FDEC_E(17),
C => DWACT_FDEC_E(20));
\UN11_RES.I_78\: OR2 port map (
Y => DWACT_FDEC_E(20),
A => VALUE_RNI3F101(24),
B => VALUE_RNI5H101(25));
\UN11_RES.I_77\: XNOR2 port map (
Y => I_77_1,
A => N_8_0,
B => VALUE_RNI5H101(25));
\UN11_RES.I_76\: OR3 port map (
Y => N_8_0,
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(19));
\UN11_RES.I_75\: OR3 port map (
Y => DWACT_FDEC_E(19),
A => DWACT_FDEC_E(15),
B => DWACT_FDEC_E(17),
C => VALUE_RNI3F101(24));
\UN11_RES.I_74\: XNOR2 port map (
Y => I_74_1,
A => N_9,
B => VALUE_RNI3F101(24));
\UN11_RES.I_73\: OR3 port map (
Y => N_9,
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(18));
\UN11_RES.I_72\: OR2 port map (
Y => DWACT_FDEC_E(18),
A => DWACT_FDEC_E(15),
B => DWACT_FDEC_E(17));
\UN11_RES.I_71\: OR3 port map (
Y => DWACT_FDEC_E(17),
A => VALUE_RNIR74R(21),
B => VALUE_RNIVA101(22),
C => VALUE_RNI1D101(23));
\UN11_RES.I_70\: XNOR2 port map (
Y => I_70_1,
A => N_10,
B => VALUE_RNI1D101(23));
\UN11_RES.I_69\: OR3 port map (
Y => N_10,
A => DWACT_FDEC_E(29),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(33));
\UN11_RES.I_68\: OR3 port map (
Y => DWACT_FDEC_E(29),
A => DWACT_FDEC_E(34),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(5));
\UN11_RES.I_67\: OR3 port map (
Y => DWACT_FDEC_E(34),
A => VALUE_RNINMDT(0),
B => VALUE_RNIPODT(1),
C => VALUE_RNIRQDT(2));
\UN11_RES.I_66\: OR3 port map (
Y => DWACT_FDEC_E(33),
A => DWACT_FDEC_E(15),
B => VALUE_RNIR74R(21),
C => VALUE_RNIVA101(22));
\UN11_RES.I_65\: XNOR2 port map (
Y => I_65_1,
A => N_11,
B => VALUE_RNIVA101(22));
\UN11_RES.I_64\: OR3 port map (
Y => N_11,
A => DWACT_FDEC_E(28),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(16));
\UN11_RES.I_63\: OR2 port map (
Y => DWACT_FDEC_E(16),
A => DWACT_FDEC_E(15),
B => VALUE_RNIR74R(21));
\UN11_RES.I_62\: XNOR2 port map (
Y => I_62_1,
A => N_12,
B => VALUE_RNIR74R(21));
\UN11_RES.I_61\: OR3 port map (
Y => N_12,
A => DWACT_FDEC_E(28),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(15));
\UN11_RES.I_60\: OR3 port map (
Y => DWACT_FDEC_E(15),
A => VALUE_RNI7I2R(18),
B => VALUE_RNI9K2R(19),
C => VALUE_RNIP54R(20));
\UN11_RES.I_59\: XNOR2 port map (
Y => I_59_1,
A => N_13,
B => VALUE_RNIP54R(20));
\UN11_RES.I_58\: OR3 port map (
Y => N_13,
A => DWACT_FDEC_E(28),
B => DWACT_FDEC_E(13),
C => DWACT_FDEC_E(14));
\UN11_RES.I_57\: OR2 port map (
Y => DWACT_FDEC_E(14),
A => VALUE_RNI7I2R(18),
B => VALUE_RNI9K2R(19));
\UN11_RES.I_56\: XNOR2 port map (
Y => I_56_1,
A => N_14,
B => VALUE_RNI9K2R(19));
\UN11_RES.I_55\: OR3 port map (
Y => N_14,
A => DWACT_FDEC_E(28),
B => DWACT_FDEC_E(13),
C => VALUE_RNI7I2R(18));
\UN11_RES.I_54\: OR3 port map (
Y => DWACT_FDEC_E(13),
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(9),
C => DWACT_FDEC_E(12));
\UN11_RES.I_53\: XNOR2 port map (
Y => I_53_1,
A => N_15,
B => VALUE_RNI7I2R(18));
\UN11_RES.I_52\: OR3 port map (
Y => N_15,
A => DWACT_FDEC_E(28),
B => DWACT_FDEC_E(10),
C => DWACT_FDEC_E(12));
\UN11_RES.I_51\: OR3 port map (
Y => DWACT_FDEC_E(28),
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(5));
\UN11_RES.I_50\: OR3 port map (
Y => DWACT_FDEC_E(12),
A => VALUE_RNI1C2R(15),
B => VALUE_RNI3E2R(16),
C => VALUE_RNI5G2R(17));
\UN11_RES.I_49\: XNOR2 port map (
Y => I_49_3,
A => N_16,
B => VALUE_RNI5G2R(17));
\UN11_RES.I_48\: OR3 port map (
Y => N_16,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(10),
C => DWACT_FDEC_E(11));
\UN11_RES.I_47\: OR2 port map (
Y => DWACT_FDEC_E(11),
A => VALUE_RNI1C2R(15),
B => VALUE_RNI3E2R(16));
\UN11_RES.I_46\: XNOR2 port map (
Y => I_46_3,
A => N_17,
B => VALUE_RNI3E2R(16));
\UN11_RES.I_45\: OR3 port map (
Y => N_17,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(10),
C => VALUE_RNI1C2R(15));
\UN11_RES.I_44\: OR2 port map (
Y => DWACT_FDEC_E(10),
A => DWACT_FDEC_E(7),
B => DWACT_FDEC_E(9));
\UN11_RES.I_43\: XNOR2 port map (
Y => I_43_3,
A => N_18,
B => VALUE_RNI1C2R(15));
\UN11_RES.I_42\: OR3 port map (
Y => N_18,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => DWACT_FDEC_E(9));
\UN11_RES.I_41\: OR3 port map (
Y => DWACT_FDEC_E(9),
A => VALUE_RNIR52R(12),
B => VALUE_RNIT72R(13),
C => VALUE_RNIV92R(14));
\UN11_RES.I_40\: XNOR2 port map (
Y => I_40_3,
A => N_19,
B => VALUE_RNIV92R(14));
\UN11_RES.I_39\: OR3 port map (
Y => N_19,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => DWACT_FDEC_E(8));
\UN11_RES.I_38\: OR2 port map (
Y => DWACT_FDEC_E(8),
A => VALUE_RNIR52R(12),
B => VALUE_RNIT72R(13));
\UN11_RES.I_37\: XNOR2 port map (
Y => I_37_3,
A => N_20,
B => VALUE_RNIT72R(13));
\UN11_RES.I_36\: OR3 port map (
Y => N_20,
A => DWACT_FDEC_E(6),
B => DWACT_FDEC_E(7),
C => VALUE_RNIR52R(12));
\UN11_RES.I_35\: XNOR2 port map (
Y => I_35_3,
A => N_21,
B => VALUE_RNIR52R(12));
\UN11_RES.I_33\: OR3 port map (
Y => DWACT_FDEC_E(7),
A => VALUE_RNI78HO(9),
B => VALUE_RNIN12R(10),
C => VALUE_RNIP32R(11));
\UN11_RES.I_32\: XNOR2 port map (
Y => I_32_4,
A => N_22,
B => VALUE_RNIP32R(11));
\UN11_RES.I_31\: OR3 port map (
Y => N_22,
A => DWACT_FDEC_E(6),
B => VALUE_RNI78HO(9),
C => VALUE_RNIN12R(10));
\UN11_RES.I_30\: OR3 port map (
Y => DWACT_FDEC_E(6),
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(5));
\UN11_RES.I_29\: OR3 port map (
Y => DWACT_FDEC_E(5),
A => VALUE_RNI12HO(6),
B => VALUE_RNI34HO(7),
C => VALUE_RNI56HO(8));
\UN11_RES.I_28\: XNOR2 port map (
Y => I_28_4,
A => N_23,
B => VALUE_RNIN12R(10));
\UN11_RES.I_27\: OR3 port map (
Y => N_23,
A => DWACT_FDEC_E(4),
B => VALUE_RNI56HO(8),
C => VALUE_RNI78HO(9));
\UN11_RES.I_26\: XNOR2 port map (
Y => I_26_4,
A => N_24,
B => VALUE_RNI78HO(9));
\UN11_RES.I_24\: OR3 port map (
Y => DWACT_FDEC_E(4),
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN11_RES.I_23\: XNOR2 port map (
Y => I_23_4,
A => N_25,
B => VALUE_RNI56HO(8));
\UN11_RES.I_22\: OR3 port map (
Y => N_25,
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN11_RES.I_21\: OR2 port map (
Y => DWACT_FDEC_E(3),
A => VALUE_RNI12HO(6),
B => VALUE_RNI34HO(7));
\UN11_RES.I_20\: XNOR2 port map (
Y => I_20_4,
A => N_26,
B => VALUE_RNI34HO(7));
\UN11_RES.I_19\: OR3 port map (
Y => N_26,
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(2),
C => VALUE_RNI12HO(6));
\UN11_RES.I_18\: OR3 port map (
Y => DWACT_FDEC_E(2),
A => VALUE_RNIRRGO(3),
B => VALUE_RNITTGO(4),
C => VALUE_RNIVVGO(5));
\UN11_RES.I_17\: XNOR2 port map (
Y => I_17_4,
A => N_27,
B => VALUE_RNI12HO(6));
\UN11_RES.I_16\: OR3 port map (
Y => N_27,
A => DWACT_FDEC_E_0(0),
B => DWACT_FDEC_E(1),
C => VALUE_RNIVVGO(5));
\UN11_RES.I_15\: OR2 port map (
Y => DWACT_FDEC_E(1),
A => VALUE_RNIRRGO(3),
B => VALUE_RNITTGO(4));
\UN11_RES.I_14\: XNOR2 port map (
Y => I_14_7,
A => N_28,
B => VALUE_RNIVVGO(5));
\UN11_RES.I_13\: OR3 port map (
Y => N_28,
A => DWACT_FDEC_E_0(0),
B => VALUE_RNIRRGO(3),
C => VALUE_RNITTGO(4));
\UN11_RES.I_12\: XNOR2 port map (
Y => I_12_5,
A => N_29,
B => VALUE_RNITTGO(4));
\UN11_RES.I_10\: OR3 port map (
Y => DWACT_FDEC_E_0(0),
A => VALUE_RNINMDT(0),
B => VALUE_RNIPODT(1),
C => VALUE_RNIRQDT(2));
\UN11_RES.I_9\: XNOR2 port map (
Y => I_9_5,
A => N_30,
B => VALUE_RNIRRGO(3));
\UN11_RES.I_8\: OR3 port map (
Y => N_30,
A => VALUE_RNINMDT(0),
B => VALUE_RNIPODT(1),
C => VALUE_RNIRQDT(2));
\UN11_RES.I_7\: XNOR2 port map (
Y => I_7_5,
A => N_31,
B => VALUE_RNIRQDT(2));
\UN11_RES.I_5\: XNOR2 port map (
Y => I_5_5,
A => VALUE_RNINMDT(0),
B => VALUE_RNIPODT(1));
\UN6_SCALER.I_22\: NOR3 port map (
Y => I_22,
A => DWACT_FDEC_E_0(3),
B => DWACT_FDEC_E_0(2),
C => DWACT_FDEC_E(0));
\UN6_SCALER.I_21\: OR2 port map (
Y => DWACT_FDEC_E_0(3),
A => SCALER(6),
B => SCALER(7));
\UN6_SCALER.I_20\: XNOR2 port map (
Y => I_20_5,
A => N_3_0,
B => SCALER(7));
\UN6_SCALER.I_19\: OR3 port map (
Y => N_3_0,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E_0(2),
C => SCALER(6));
\UN6_SCALER.I_18\: OR3 port map (
Y => DWACT_FDEC_E_0(2),
A => SCALER(3),
B => SCALER(4),
C => SCALER(5));
\UN6_SCALER.I_17\: XNOR2 port map (
Y => I_17_5,
A => N_4_0,
B => SCALER(6));
\UN6_SCALER.I_16\: OR3 port map (
Y => N_4_0,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E_0(1),
C => SCALER(5));
\UN6_SCALER.I_15\: OR2 port map (
Y => DWACT_FDEC_E_0(1),
A => SCALER(3),
B => SCALER(4));
\UN6_SCALER.I_14\: XNOR2 port map (
Y => I_14_8,
A => N_5_0,
B => SCALER(5));
\UN6_SCALER.I_13\: OR3 port map (
Y => N_5_0,
A => DWACT_FDEC_E(0),
B => SCALER(3),
C => SCALER(4));
\UN6_SCALER.I_12\: XNOR2 port map (
Y => I_12_6,
A => N_6,
B => SCALER(4));
\UN6_SCALER.I_10\: OR3 port map (
Y => DWACT_FDEC_E(0),
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN6_SCALER.I_9\: XNOR2 port map (
Y => I_9_6,
A => N_7_0,
B => SCALER(3));
\UN6_SCALER.I_8\: OR3 port map (
Y => N_7_0,
A => SCALER(0),
B => SCALER(1),
C => SCALER(2));
\UN6_SCALER.I_7\: XNOR2 port map (
Y => I_7_6,
A => N_8,
B => SCALER(2));
\UN6_SCALER.I_5\: XNOR2 port map (
Y => I_5_6,
A => SCALER(0),
B => SCALER(1));
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
un1_timer0_1 <= NN_3;
un1_timer0_0 <= UN1_TIMER0_402;
rdata62_1 <= RDATA62_403;
readdata59_3 <= READDATA59_404;
un1_apbi_0 <= UN1_APBI_405;
rdata63_2 <= RDATA63_406;
N_63 <= N_407;
irqen_0 <= IRQEN_408;
irqen <= IRQEN_409;
readdata60_1 <= READDATA60_410;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity irqmp_work_leon3mp_rtl_0layer0 is
port(
irl_3 : out std_logic_vector(2 downto 2);
irl_2_1 :  out std_logic;
irl_2_0 :  out std_logic;
pirq : in std_logic_vector(2 downto 2);
un1_timer0 : in std_logic_vector(6 downto 5);
imask_0_RNI15KG8 : out std_logic_vector(10 downto 10);
irl_3_d0 :  in std_logic;
irl_0 : inout std_logic_vector(3 downto 0) := (others => 'Z');
pwdata_0 : in std_logic_vector(5 downto 4);
prdata_0 :  out std_logic;
prdata_26 :  out std_logic;
prdata_13 :  out std_logic;
prdata_9 :  out std_logic;
prdata_1 :  out std_logic;
prdata_12 :  out std_logic;
prdata_14 :  out std_logic;
paddr_4 :  in std_logic;
paddr_3 :  in std_logic;
paddr_2 :  in std_logic;
paddr_7 :  in std_logic;
paddr_0_d0 :  in std_logic;
paddr_1 :  in std_logic;
paddr_5 :  in std_logic;
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
prdata_0_iv_2_13 :  out std_logic;
prdata_0_iv_2_2 :  out std_logic;
prdata_0_iv_2_8 :  out std_logic;
prdata_0_iv_2_5 :  out std_logic;
prdata_0_iv_2_6 :  out std_logic;
prdata_0_iv_2_4 :  out std_logic;
prdata_0_iv_2_0 :  out std_logic;
prdata_0_iv_2_3 :  out std_logic;
prdata_0_iv_2_9 :  out std_logic;
prdata_0_iv_2_1 :  out std_logic;
pwdata_16 :  in std_logic;
pwdata_0_d0 :  in std_logic;
pwdata_30 :  in std_logic;
pwdata_22 :  in std_logic;
pwdata_21 :  in std_logic;
pwdata_23 :  in std_logic;
pwdata_26 :  in std_logic;
pwdata_24 :  in std_logic;
pwdata_8 :  in std_logic;
pwdata_27 :  in std_logic;
pwdata_20 :  in std_logic;
pwdata_6 :  in std_logic;
pwdata_19 :  in std_logic;
pwdata_3 :  in std_logic;
pwdata_17 :  in std_logic;
pwdata_14 :  in std_logic;
pwdata_10 :  in std_logic;
pwdata_7 :  in std_logic;
pwdata_5 :  in std_logic;
pwdata_1 :  in std_logic;
pwdata_2 :  in std_logic;
pwdata_18 :  in std_logic;
pwdata_4 :  in std_logic;
pwdata_9 :  in std_logic;
pwdata_25 :  in std_logic;
pwdata_12 :  in std_logic;
pwdata_28 :  in std_logic;
pwdata_11 :  in std_logic;
pwdata_29 :  in std_logic;
pwdata_13 :  in std_logic;
ramclk_c :  in std_logic;
pwrite :  in std_logic;
N_57 :  out std_logic;
irqen_0 :  in std_logic;
N_994 :  out std_logic;
irqen :  in std_logic;
N_59 :  out std_logic;
N_998 :  out std_logic;
N_997 :  out std_logic;
N_996 :  out std_logic;
N_995 :  out std_logic;
N_991 :  out std_logic;
N_987 :  out std_logic;
N_244 :  in std_logic;
pwd :  in std_logic;
N_84 :  out std_logic;
thold_0_0_sqmuxa_1 :  in std_logic;
errorn_i_4 :  in std_logic;
N_230 :  in std_logic;
penable :  in std_logic;
readdata59_3 :  in std_logic;
flash_rpn_c :  in std_logic;
intack :  in std_logic);
end irqmp_work_leon3mp_rtl_0layer0;

architecture beh of irqmp_work_leon3mp_rtl_0layer0 is
signal IFORCE_0 : std_logic_vector(15 downto 1);
signal IPEND : std_logic_vector(15 downto 1);
signal UN1_RES_2 : std_logic_vector(9 downto 3);
signal A : std_logic_vector(14 downto 2);
signal A_1 : std_logic_vector(14 downto 2);
signal IPEND_M : std_logic_vector(15 downto 1);
signal IFORCE_0_M : std_logic_vector(15 downto 1);
signal ILEVEL : std_logic_vector(15 downto 1);
signal TEMP_0_1 : std_logic_vector(15 downto 2);
signal A_I : std_logic_vector(10 downto 8);
signal A_0 : std_logic_vector(13 to 13);
signal A_I_0_0 : std_logic_vector(12 to 12);
signal IPEND_0_I_A4_0 : std_logic_vector(9 downto 5);
signal IRL_0_A2_5_0 : std_logic_vector(0 to 0);
signal IRL_1_0_A2_5_0 : std_logic_vector(0 to 0);
signal IRL_0_A2_I_A2_1_0 : std_logic_vector(1 to 1);
signal IFORCE_0_0_I : std_logic_vector(2 to 2);
signal IFORCE_0_0_I_0 : std_logic_vector(14 downto 2);
signal IPEND_0_I_0 : std_logic_vector(14 downto 5);
signal IPEND_0_I_2 : std_logic_vector(14 downto 5);
signal IRL_1_0_A2_0_0 : std_logic_vector(1 to 1);
signal IMASK_0 : std_logic_vector(15 downto 1);
signal PRDATA_0_IV_0 : std_logic_vector(15 downto 2);
signal IFORCE_0_6_I : std_logic_vector(2 to 2);
signal IPEND_0_I_1 : std_logic_vector(15 downto 3);
signal IPEND_21_I : std_logic_vector(9 to 9);
signal IFORCE_0_0_I_1 : std_logic_vector(14 downto 3);
signal IFORCE_0_0_I_2 : std_logic_vector(12 to 12);
signal IPEND_0_I_A2_2_0 : std_logic_vector(12 to 12);
signal UN1_RES_1 : std_logic_vector(8 to 8);
signal IPEND_0_I_A4_2_0 : std_logic_vector(6 to 6);
signal UN1_RES : std_logic_vector(15 downto 1);
signal IPEND_0_I_A2_0_0 : std_logic_vector(13 to 13);
signal ILEVEL_M : std_logic_vector(15 downto 1);
signal PRDATA_15_M : std_logic_vector(15 downto 1);
signal PRDATA_0_IV_1 : std_logic_vector(14 downto 1);
signal PRDATA_15_M_0 : std_logic_vector(15 downto 1);
signal PRDATA_13_M_I_O2_0 : std_logic_vector(15 to 15);
signal IRL_1 : std_logic_vector(2 downto 0);
signal IRL_1_0_2 : std_logic_vector(0 to 0);
signal IRL_1_0_A2_2_0 : std_logic_vector(0 to 0);
signal IRL_1_0_1 : std_logic_vector(1 downto 0);
signal IRL_1_0_0 : std_logic_vector(2 downto 0);
signal IRL_0_2 : std_logic_vector(0 to 0);
signal IRL_0_0 : std_logic_vector(2 downto 0);
signal IRL_1_0_A2_0 : std_logic_vector(1 downto 0);
signal IRL_0_A2_0 : std_logic_vector(0 to 0);
signal IRL_1_2 : std_logic_vector(2 to 2);
signal IRL_2 : std_logic_vector(2 to 2);
signal IRL_0_A2_0_1 : std_logic_vector(1 to 1);
signal IRL_0_A2_0_0 : std_logic_vector(1 to 1);
signal IRL_1_0_A2_0_2 : std_logic_vector(1 to 1);
signal IRL_0_A2_2_0 : std_logic_vector(0 to 0);
signal IRL_0_A2_I_0 : std_logic_vector(1 to 1);
signal IRQI_M_1 : std_logic_vector(0 to 0);
signal UN1_TEMP : std_logic_vector(7 downto 1);
signal IRL_0_A2_I_A2_0_0 : std_logic_vector(1 to 1);
signal IPEND_RNO : std_logic_vector(15 downto 1);
signal IFORCE_0_RNO : std_logic_vector(15 downto 1);
signal IPEND_21 : std_logic_vector(8 downto 2);
signal IRL_1_0_4 : std_logic_vector(0 to 0);
signal IRL : std_logic_vector(2 downto 0);
signal IRL_0_4 : std_logic_vector(0 to 0);
signal IRQI_M : std_logic_vector(0 to 0);
signal IFORCE_0_0 : std_logic_vector(11 downto 1);
signal IRL_1_0_4_TZ : std_logic_vector(0 to 0);
signal IRL_0_4_TZ : std_logic_vector(0 to 0);
signal IMASK_0_RNO : std_logic_vector(5 downto 1);
signal IFORCE_0_3 : std_logic_vector(11 downto 1);
signal IFORCE_0_6 : std_logic_vector(11 downto 1);
signal IFORCE_0_1 : std_logic_vector(15 downto 1);
signal IRL_0_1 : std_logic_vector(3 downto 0);
signal IPEND_3 : std_logic_vector(11 downto 1);
signal IPEND_6 : std_logic_vector(11 downto 1);
signal IPEND_1 : std_logic_vector(11 downto 1);
signal N_1002 : std_logic ;
signal N_1058 : std_logic ;
signal N_1073 : std_logic ;
signal N_778 : std_logic ;
signal N_793 : std_logic ;
signal N_745 : std_logic ;
signal N_760 : std_logic ;
signal PRDATA_1_SQMUXA : std_logic ;
signal PRDATA_2_SQMUXA : std_logic ;
signal N_792 : std_logic ;
signal N_11 : std_logic ;
signal N_97 : std_logic ;
signal N_87 : std_logic ;
signal N_22 : std_logic ;
signal N_18 : std_logic ;
signal N_82 : std_logic ;
signal N_1071 : std_logic ;
signal N_1023 : std_logic ;
signal N_1024 : std_logic ;
signal IPEND_1_SQMUXA : std_logic ;
signal N_1052 : std_logic ;
signal N_88 : std_logic ;
signal N_168 : std_logic ;
signal N_169 : std_logic ;
signal N_1021 : std_logic ;
signal N_1019 : std_logic ;
signal N_1067 : std_logic ;
signal N_1066 : std_logic ;
signal N_85 : std_logic ;
signal N_83 : std_logic ;
signal N_1056 : std_logic ;
signal N_1054 : std_logic ;
signal N_1047 : std_logic ;
signal N_148 : std_logic ;
signal N_151 : std_logic ;
signal N_143 : std_logic ;
signal N_146 : std_logic ;
signal N_1017 : std_logic ;
signal N_1014 : std_logic ;
signal N_120 : std_logic ;
signal PRDATA_0_SQMUXA : std_logic ;
signal IMASK_0_1_SQMUXA_0_A2_0 : std_logic ;
signal N_89 : std_logic ;
signal N_162 : std_logic ;
signal IRL_02_1 : std_logic ;
signal N_791 : std_logic ;
signal N_100 : std_logic ;
signal N_775 : std_logic ;
signal N_783 : std_logic ;
signal N_751 : std_logic ;
signal N_752 : std_logic ;
signal N_750 : std_logic ;
signal N_780 : std_logic ;
signal N_5 : std_logic ;
signal PRDATA_2_SQMUXA_0_A2_1 : std_logic ;
signal N_1010 : std_logic ;
signal N_4 : std_logic ;
signal UN1_APBI_1_1 : std_logic ;
signal N_67 : std_logic ;
signal N_171 : std_logic ;
signal N_1051 : std_logic ;
signal N_1053 : std_logic ;
signal N_71 : std_logic ;
signal N_158 : std_logic ;
signal N_65 : std_logic ;
signal N_1020 : std_logic ;
signal N_1022 : std_logic ;
signal N_165 : std_logic ;
signal N_69 : std_logic ;
signal N_1026 : std_logic ;
signal N_156 : std_logic ;
signal N_1063 : std_logic ;
signal N_134 : std_logic ;
signal N_20 : std_logic ;
signal N_1050 : std_logic ;
signal N_86 : std_logic ;
signal N_1059 : std_logic ;
signal N_1060 : std_logic ;
signal N_1055 : std_logic ;
signal N_1057 : std_logic ;
signal N_63 : std_logic ;
signal N_1016 : std_logic ;
signal N_1018 : std_logic ;
signal N_66 : std_logic ;
signal N_145 : std_logic ;
signal N_144 : std_logic ;
signal N_70 : std_logic ;
signal N_150 : std_logic ;
signal N_149 : std_logic ;
signal N_68 : std_logic ;
signal N_147 : std_logic ;
signal N_15 : std_logic ;
signal N_81 : std_logic ;
signal N_80 : std_logic ;
signal N_79 : std_logic ;
signal N_12 : std_logic ;
signal N_78 : std_logic ;
signal N_1048 : std_logic ;
signal N_76 : std_logic ;
signal N_1060_1 : std_logic ;
signal N_119 : std_logic ;
signal N_988 : std_logic ;
signal N_990 : std_logic ;
signal N_61 : std_logic ;
signal N_993 : std_logic ;
signal N_989 : std_logic ;
signal N_1001 : std_logic ;
signal IMASK_0_1_SQMUXA : std_logic ;
signal N_782 : std_logic ;
signal N_749 : std_logic ;
signal N_779 : std_logic ;
signal N_19 : std_logic ;
signal N_756 : std_logic ;
signal N_791_1 : std_logic ;
signal N_795 : std_logic ;
signal N_758 : std_logic ;
signal N_762 : std_logic ;
signal N_73 : std_logic ;
signal N_400 : std_logic ;
signal N_790 : std_logic ;
signal N_757 : std_logic ;
signal N_746 : std_logic ;
signal N_777 : std_logic ;
signal N_759 : std_logic ;
signal N_744 : std_logic ;
signal N_102 : std_logic ;
signal N_51 : std_logic ;
signal IRL_02 : std_logic ;
signal PRDATA : std_logic ;
signal N_894 : std_logic ;
signal N_99 : std_logic ;
signal N_713 : std_logic ;
signal N_62 : std_logic ;
signal N_905 : std_logic ;
signal IPEND_2_SQMUXA : std_logic ;
signal N_60 : std_logic ;
signal N_904 : std_logic ;
signal N_1007 : std_logic ;
signal N_893 : std_logic ;
signal N_895 : std_logic ;
signal N_896 : std_logic ;
signal N_897 : std_logic ;
signal N_899 : std_logic ;
signal N_901 : std_logic ;
signal N_902 : std_logic ;
signal N_906 : std_logic ;
signal N_699 : std_logic ;
signal N_999 : std_logic ;
signal N_701 : std_logic ;
signal N_743 : std_logic ;
signal N_739 : std_logic ;
signal N_740 : std_logic ;
signal N_773 : std_logic ;
signal N_772 : std_logic ;
signal N_776 : std_logic ;
signal N_95 : std_logic ;
signal ILEVEL_0_SQMUXA : std_logic ;
signal N_91 : std_logic ;
signal N_96 : std_logic ;
signal N_46 : std_logic ;
signal N_50 : std_logic ;
signal N_54 : std_logic ;
signal N_56 : std_logic ;
signal N_64 : std_logic ;
signal N_1003 : std_logic ;
signal N_654 : std_logic ;
signal N_702 : std_logic ;
signal N_656 : std_logic ;
signal N_706 : std_logic ;
signal N_708 : std_logic ;
signal N_52 : std_logic ;
signal N_900 : std_logic ;
signal N_705 : std_logic ;
signal N_655 : std_logic ;
signal N_704 : std_logic ;
signal N_48 : std_logic ;
signal N_898 : std_logic ;
signal N_658 : std_logic ;
signal N_698 : std_logic ;
signal N_892 : std_logic ;
signal N_648 : std_logic ;
signal N_903 : std_logic ;
signal N_58 : std_logic ;
signal N_649 : std_logic ;
signal N_5652 : std_logic ;
signal N_5651 : std_logic ;
signal N_5650 : std_logic ;
signal N_5649 : std_logic ;
signal N_5648 : std_logic ;
signal N_5647 : std_logic ;
signal N_5646 : std_logic ;
signal N_5645 : std_logic ;
signal N_5644 : std_logic ;
signal N_5643 : std_logic ;
signal N_5642 : std_logic ;
signal N_5641 : std_logic ;
signal N_5640 : std_logic ;
signal N_5639 : std_logic ;
signal N_5638 : std_logic ;
signal N_5637 : std_logic ;
signal N_5636 : std_logic ;
signal N_5635 : std_logic ;
signal N_5634 : std_logic ;
signal N_5633 : std_logic ;
signal N_5632 : std_logic ;
signal N_5631 : std_logic ;
signal N_5630 : std_logic ;
signal N_5629 : std_logic ;
signal N_5628 : std_logic ;
signal N_5627 : std_logic ;
signal N_5626 : std_logic ;
signal N_5625 : std_logic ;
signal N_5624 : std_logic ;
signal N_5623 : std_logic ;
signal N_5622 : std_logic ;
signal N_5621 : std_logic ;
signal N_5620 : std_logic ;
signal N_5619 : std_logic ;
signal N_5618 : std_logic ;
signal N_5617 : std_logic ;
signal N_5616 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
begin
\COMB.0.IRL_0_A2_I_O2[1]\: OR2 port map (
Y => N_1002,
A => IFORCE_0(13),
B => IPEND(13));
\R.IFORCE_0_0_I_A4[2]\: AND2 port map (
Y => N_1058,
A => UN1_RES_2(3),
B => N_1073);
\COMB.0.IRL_1_0_O3[0]\: OR2 port map (
Y => N_778,
A => A(3),
B => N_793);
\COMB.0.IRL_0_O3[0]\: OR2 port map (
Y => N_745,
A => A_1(3),
B => N_760);
\PRDATA_0_IV_0_RNO[2]\: AND2 port map (
Y => IPEND_M(2),
A => PRDATA_1_SQMUXA,
B => IPEND(2));
\PRDATA_0_IV_0_RNO_0[2]\: AND2 port map (
Y => IFORCE_0_M(2),
A => PRDATA_2_SQMUXA,
B => IFORCE_0(2));
\PRDATA_0_IV_0_RNO[14]\: AND2 port map (
Y => IPEND_M(14),
A => PRDATA_1_SQMUXA,
B => IPEND(14));
\PRDATA_0_IV_0_RNO_0[14]\: AND2 port map (
Y => IFORCE_0_M(14),
A => PRDATA_2_SQMUXA,
B => IFORCE_0(14));
\PRDATA_0_IV_0_RNO[15]\: AND2 port map (
Y => IPEND_M(15),
A => PRDATA_1_SQMUXA,
B => IPEND(15));
\PRDATA_0_IV_0_RNO_0[15]\: AND2 port map (
Y => IFORCE_0_M(15),
A => PRDATA_2_SQMUXA,
B => IFORCE_0(15));
\COMB.0.A[3]\: AND2 port map (
Y => A(3),
A => ILEVEL(3),
B => TEMP_0_1(3));
\COMB.0.A_1[3]\: NOR2A port map (
Y => A_1(3),
A => TEMP_0_1(3),
B => ILEVEL(3));
\COMB.0.A[8]\: OR2B port map (
Y => A_I(8),
A => TEMP_0_1(8),
B => ILEVEL(8));
\COMB.0.A[10]\: OR2B port map (
Y => A_I(10),
A => TEMP_0_1(10),
B => ILEVEL(10));
\COMB.0.IRL_1_0_A2_0[2]\: AND2 port map (
Y => N_792,
A => A_I(10),
B => A_I(8));
\PRDATA_0_IV_0_RNO[10]\: AND2 port map (
Y => IPEND_M(10),
A => PRDATA_1_SQMUXA,
B => IPEND(10));
\PRDATA_0_IV_0_RNO_0[10]\: AND2 port map (
Y => IFORCE_0_M(10),
A => PRDATA_2_SQMUXA,
B => IFORCE_0(10));
\COMB.0.IRL_0_A2_I_O2_RNIDD7T[1]\: AND2 port map (
Y => A(13),
A => N_1002,
B => A_0(13));
\COMB.0.A_I_0[12]\: OR2A port map (
Y => N_11,
A => N_97,
B => A_I_0_0(12));
\R.IPEND_0_I_A4[9]\: AND2 port map (
Y => N_87,
A => intack,
B => IPEND_0_I_A4_0(9));
\COMB.0.IRL_0_A2_5[0]\: NOR2A port map (
Y => N_760,
A => IRL_0_A2_5_0(0),
B => A_1(2));
\COMB.0.IRL_1_0_A2_5[0]\: NOR2A port map (
Y => N_793,
A => IRL_1_0_A2_5_0(0),
B => A(2));
\COMB.0.IRL_0_A2_I_A2_1[1]\: AND2 port map (
Y => A_1(13),
A => N_1002,
B => IRL_0_A2_I_A2_1_0(1));
\R.IFORCE_0_0_I[2]\: NOR2 port map (
Y => IFORCE_0_0_I(2),
A => IFORCE_0_0_I_0(2),
B => N_1058);
\R.IPEND_0_I[9]\: NOR2 port map (
Y => N_22,
A => IPEND_0_I_0(9),
B => N_87);
\R.IPEND_0_I[5]\: NOR2 port map (
Y => N_18,
A => IPEND_0_I_2(5),
B => N_82);
\R.IPEND_0_I_A4[5]\: AND2 port map (
Y => N_82,
A => intack,
B => IPEND_0_I_A4_0(5));
\COMB.0.IRL_1_0_A2_0_1[1]\: AND2 port map (
Y => IRL_1_0_A2_0_0(1),
A => A_I(8),
B => N_11);
\COMB.0.IRL_0_A2_I_A2_1_0[1]\: NOR2A port map (
Y => IRL_0_A2_I_A2_1_0(1),
A => IMASK_0(13),
B => ILEVEL(13));
\R.ILEVEL_RNIPL8H[13]\: AND2 port map (
Y => A_0(13),
A => ILEVEL(13),
B => IMASK_0(13));
\PRDATA_0_IV_0[14]_Z750\: OR2 port map (
Y => PRDATA_0_IV_0(14),
A => IPEND_M(14),
B => IFORCE_0_M(14));
\PRDATA_0_IV_0[2]_Z751\: OR2 port map (
Y => PRDATA_0_IV_0(2),
A => IPEND_M(2),
B => IFORCE_0_M(2));
\PRDATA_0_IV_0[10]_Z752\: OR2 port map (
Y => PRDATA_0_IV_0(10),
A => IPEND_M(10),
B => IFORCE_0_M(10));
\PRDATA_0_IV_0[15]_Z753\: OR2 port map (
Y => PRDATA_0_IV_0(15),
A => IPEND_M(15),
B => IFORCE_0_M(15));
\R.IFORCE_0_0_I_0[2]\: OR2A port map (
Y => IFORCE_0_0_I_0(2),
A => flash_rpn_c,
B => IFORCE_0_6_I(2));
\R.IPEND_0_I_2[5]\: OR2 port map (
Y => IPEND_0_I_2(5),
A => IPEND_0_I_1(5),
B => N_1071);
\R.IPEND_0_I_0[9]\: OR2A port map (
Y => IPEND_0_I_0(9),
A => flash_rpn_c,
B => IPEND_21_I(9));
\R.IPEND_RNO_0[14]\: OR3 port map (
Y => IPEND_0_I_2(14),
A => IPEND_0_I_0(14),
B => N_1023,
C => N_1024);
\R.IPEND_RNO_1[14]\: AO1C port map (
Y => IPEND_0_I_0(14),
A => pwdata_13,
B => IPEND_1_SQMUXA,
C => flash_rpn_c);
\R.IPEND_RNO_0[10]\: OR3A port map (
Y => IPEND_0_I_1(10),
A => flash_rpn_c,
B => N_1052,
C => N_88);
\R.IFORCE_0_RNO_1[14]\: AO1 port map (
Y => IFORCE_0_0_I_1(14),
A => pwdata_29,
B => N_168,
C => IFORCE_0_0_I_0(14));
\R.IFORCE_0_RNO_2[14]\: AO1C port map (
Y => IFORCE_0_0_I_0(14),
A => pwdata_13,
B => N_169,
C => flash_rpn_c);
\R.IPEND_RNO_0[12]\: OR3A port map (
Y => IPEND_0_I_1(12),
A => flash_rpn_c,
B => N_1021,
C => N_1019);
\R.IFORCE_0_RNO_0[12]\: OR3 port map (
Y => IFORCE_0_0_I_2(12),
A => N_1067,
B => IFORCE_0_0_I_0(12),
C => N_1066);
\R.IFORCE_0_RNO_2[12]\: AO1C port map (
Y => IFORCE_0_0_I_0(12),
A => pwdata_11,
B => N_169,
C => flash_rpn_c);
\R.IFORCE_0_RNO_1[13]\: AO1 port map (
Y => IFORCE_0_0_I_1(13),
A => pwdata_28,
B => N_168,
C => IFORCE_0_0_I_0(13));
\R.IFORCE_0_RNO_3[13]\: AO1C port map (
Y => IFORCE_0_0_I_0(13),
A => pwdata_12,
B => N_169,
C => flash_rpn_c);
\R.IFORCE_0_RNO_1[10]\: AO1 port map (
Y => IFORCE_0_0_I_1(10),
A => pwdata_25,
B => N_168,
C => IFORCE_0_0_I_0(10));
\R.IFORCE_0_RNO_2[10]\: AO1C port map (
Y => IFORCE_0_0_I_0(10),
A => pwdata_9,
B => N_169,
C => flash_rpn_c);
\R.IPEND_RNO_0[6]\: OR3A port map (
Y => IPEND_0_I_1(6),
A => flash_rpn_c,
B => N_85,
C => N_83);
\R.IPEND_RNO_5[12]\: NOR2A port map (
Y => IPEND_0_I_A2_2_0(12),
A => UN1_RES_1(8),
B => IFORCE_0(12));
\R.IPEND_RNO_5[6]\: NOR2A port map (
Y => IPEND_0_I_A4_2_0(6),
A => UN1_RES_2(7),
B => IFORCE_0(6));
\R.IPEND_RNO_0[15]\: OR3A port map (
Y => IPEND_0_I_1(15),
A => flash_rpn_c,
B => N_1056,
C => N_1054);
\R.IPEND_0_I_2_RNO[5]\: AO1A port map (
Y => IPEND_0_I_1(5),
A => IPEND(5),
B => N_1047,
C => IPEND_0_I_0(5));
\R.IPEND_0_I_2_RNO_2[5]\: AO1C port map (
Y => IPEND_0_I_0(5),
A => pwdata_4,
B => IPEND_1_SQMUXA,
C => flash_rpn_c);
\R.IPEND_RNO_1[13]\: OR3A port map (
Y => IPEND_0_I_1(13),
A => flash_rpn_c,
B => N_148,
C => N_151);
\R.IPEND_RNO_1[4]\: OR3A port map (
Y => IPEND_0_I_1(4),
A => flash_rpn_c,
B => N_143,
C => N_146);
\R.IPEND_RNO_0[3]\: OR3A port map (
Y => IPEND_0_I_1(3),
A => flash_rpn_c,
B => N_1017,
C => N_1014);
\R.IFORCE_0_RNO_1[3]\: AO1 port map (
Y => IFORCE_0_0_I_1(3),
A => N_168,
B => pwdata_18,
C => IFORCE_0_0_I_0(3));
\R.IFORCE_0_RNO_3[3]\: AO1C port map (
Y => IFORCE_0_0_I_0(3),
A => pwdata_2,
B => N_169,
C => flash_rpn_c);
\R.IPEND_0_I_A4_RNO[5]\: NOR2A port map (
Y => IPEND_0_I_A4_0(5),
A => UN1_RES(5),
B => IFORCE_0(5));
\R.IPEND_0_I_A4_RNO[9]\: NOR2A port map (
Y => IPEND_0_I_A4_0(9),
A => UN1_RES(9),
B => IFORCE_0(9));
\R.IPEND_RNO_5[13]\: NOR2 port map (
Y => IPEND_0_I_A2_0_0(13),
A => IFORCE_0(13),
B => N_120);
\R.ILEVEL_RNIPP248[3]\: OR3 port map (
Y => prdata_0_iv_2_1,
A => PRDATA_0_IV_0(3),
B => ILEVEL_M(3),
C => PRDATA_15_M(3));
\R.IFORCE_0_RNIOTIU3[3]\: AO1 port map (
Y => PRDATA_0_IV_0(3),
A => IFORCE_0(3),
B => PRDATA_2_SQMUXA,
C => IPEND_M(3));
\R.ILEVEL_RNI21BR5[12]\: AO1 port map (
Y => PRDATA_0_IV_1(12),
A => ILEVEL(12),
B => PRDATA_0_SQMUXA,
C => PRDATA_0_IV_0(12));
\R.IFORCE_0_RNIOB7V3[12]\: AO1 port map (
Y => PRDATA_0_IV_0(12),
A => IFORCE_0(12),
B => PRDATA_2_SQMUXA,
C => IPEND_M(12));
\PRDATA_0_IV_0_RNIFUM02[14]\: AO1 port map (
Y => PRDATA_0_IV_1(14),
A => ILEVEL(14),
B => PRDATA_0_SQMUXA,
C => PRDATA_0_IV_0(14));
\R.ILEVEL_RNIL21A8[11]\: OR3 port map (
Y => prdata_0_iv_2_9,
A => PRDATA_0_IV_0(11),
B => ILEVEL_M(11),
C => PRDATA_15_M(11));
\R.IPEND_RNIM97V3[11]\: AO1 port map (
Y => PRDATA_0_IV_0(11),
A => IPEND(11),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(11));
\R.ILEVEL_RNI12348[5]\: OR3 port map (
Y => prdata_0_iv_2_3,
A => PRDATA_0_IV_0(5),
B => ILEVEL_M(5),
C => PRDATA_15_M(5));
\R.IPEND_RNIS1JU3[5]\: AO1 port map (
Y => PRDATA_0_IV_0(5),
A => IPEND(5),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(5));
\PRDATA_0_IV_0_RNIFQ4L4[2]\: OR3 port map (
Y => prdata_0_iv_2_0,
A => PRDATA_0_IV_0(2),
B => ILEVEL_M(2),
C => PRDATA_15_M(2));
\R.ILEVEL_RNI56348[6]\: OR3 port map (
Y => prdata_0_iv_2_4,
A => PRDATA_0_IV_0(6),
B => ILEVEL_M(6),
C => PRDATA_15_M(6));
\R.IPEND_RNIU3JU3[6]\: AO1 port map (
Y => PRDATA_0_IV_0(6),
A => IPEND(6),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(6));
\R.IFORCE_0_RNIDE348[8]\: AO1 port map (
Y => prdata_0_iv_2_6,
A => PRDATA_15_M_0(8),
B => readdata59_3,
C => PRDATA_0_IV_1(8));
\R.ILEVEL_RNI1MGP5[8]\: OR3 port map (
Y => PRDATA_0_IV_1(8),
A => IPEND_M(8),
B => IFORCE_0_M(8),
C => ILEVEL_M(8));
\R.ILEVEL_RNI9A348[7]\: OR3 port map (
Y => prdata_0_iv_2_5,
A => PRDATA_0_IV_0(7),
B => ILEVEL_M(7),
C => PRDATA_15_M(7));
\R.IPEND_RNI06JU3[7]\: AO1 port map (
Y => PRDATA_0_IV_0(7),
A => IPEND(7),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(7));
\R.ILEVEL_RNI54BR5[13]\: AO1 port map (
Y => PRDATA_0_IV_1(13),
A => ILEVEL(13),
B => PRDATA_0_SQMUXA,
C => PRDATA_0_IV_0(13));
\R.IPEND_RNIQD7V3[13]\: AO1 port map (
Y => PRDATA_0_IV_0(13),
A => IPEND(13),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(13));
\PRDATA_0_IV_0_RNISPCF4[10]\: OR3 port map (
Y => prdata_0_iv_2_8,
A => PRDATA_0_IV_0(10),
B => ILEVEL_M(10),
C => PRDATA_15_M(10));
\R.ILEVEL_RNIC0GP5[1]\: OR3 port map (
Y => PRDATA_0_IV_1(1),
A => IPEND_M(1),
B => IFORCE_0_M(1),
C => ILEVEL_M(1));
\R.IFORCE_0_RNITT248[4]\: AO1 port map (
Y => prdata_0_iv_2_2,
A => PRDATA_15_M_0(4),
B => readdata59_3,
C => PRDATA_0_IV_1(4));
\R.ILEVEL_RNIL9GP5[4]\: OR3 port map (
Y => PRDATA_0_IV_1(4),
A => IPEND_M(4),
B => IFORCE_0_M(4),
C => ILEVEL_M(4));
\PRDATA_0_IV_0_RNIB9DF4[15]\: OR3 port map (
Y => prdata_0_iv_2_13,
A => PRDATA_0_IV_0(15),
B => ILEVEL_M(15),
C => PRDATA_15_M(15));
\R.ILEVEL_RNI4PGP5[9]\: AO1 port map (
Y => PRDATA_0_IV_1(9),
A => ILEVEL(9),
B => PRDATA_0_SQMUXA,
C => PRDATA_0_IV_0(9));
\R.IPEND_RNI4AJU3[9]\: AO1 port map (
Y => PRDATA_0_IV_0(9),
A => IPEND(9),
B => PRDATA_1_SQMUXA,
C => IFORCE_0_M(9));
\V.IMASK_0_1_SQMUXA_0_A2_0\: NOR3A port map (
Y => IMASK_0_1_SQMUXA_0_A2_0,
A => paddr_0_2,
B => paddr_5,
C => N_89);
\PRDATA_13_M_I_O2_0[15]_Z809\: OR3A port map (
Y => PRDATA_13_M_I_O2_0(15),
A => paddr_0_2,
B => paddr_5,
C => N_162);
\COMB.0.IRL_1_0_A2_0_1_RNI3MB4Q[1]\: NOR3A port map (
Y => IRL_02_1,
A => N_791,
B => IRL_1(1),
C => IRL_1(2));
\R.IFORCE_0_RNIK79S[6]\: NOR2A port map (
Y => PRDATA_15_M_0(6),
A => IFORCE_0(6),
B => N_100);
\R.IFORCE_0_RNIM99S[8]\: NOR2A port map (
Y => PRDATA_15_M_0(8),
A => IFORCE_0(8),
B => N_100);
\R.IFORCE_0_RNI4QC01[15]\: NOR2A port map (
Y => PRDATA_15_M_0(15),
A => IFORCE_0(15),
B => N_100);
\R.IFORCE_0_RNIF29S[1]\: NOR2A port map (
Y => PRDATA_15_M_0(1),
A => IFORCE_0(1),
B => N_100);
\R.IFORCE_0_RNINA9S[9]\: NOR2A port map (
Y => PRDATA_15_M_0(9),
A => IFORCE_0(9),
B => N_100);
\R.IFORCE_0_RNIVKC01[10]\: NOR2A port map (
Y => PRDATA_15_M_0(10),
A => IFORCE_0(10),
B => N_100);
\R.IFORCE_0_RNI0MC01[11]\: NOR2A port map (
Y => PRDATA_15_M_0(11),
A => IFORCE_0(11),
B => N_100);
\R.IFORCE_0_RNI2OC01[13]\: NOR2A port map (
Y => PRDATA_15_M_0(13),
A => IFORCE_0(13),
B => N_100);
\R.IFORCE_0_RNIG39S[2]\: NOR2A port map (
Y => PRDATA_15_M_0(2),
A => IFORCE_0(2),
B => N_100);
\R.IFORCE_0_RNII59S[4]\: NOR2A port map (
Y => PRDATA_15_M_0(4),
A => IFORCE_0(4),
B => N_100);
\R.ILEVEL_RNITP0G9[10]\: AO1A port map (
Y => IRL_1_0_2(0),
A => N_775,
B => IRL_1_0_A2_2_0(0),
C => IRL_1_0_1(0));
\R.ILEVEL_RNI5NDQ5[15]\: AO1A port map (
Y => IRL_1_0_1(0),
A => N_775,
B => A(11),
C => IRL_1_0_0(0));
\R.ILEVEL_RNI1S3S2[15]\: AO1 port map (
Y => IRL_1_0_0(0),
A => TEMP_0_1(15),
B => ILEVEL(15),
C => N_783);
\R.IRL_0_RNO_3[0]\: OR3 port map (
Y => IRL_0_2(0),
A => N_751,
B => IRL_0_0(0),
C => N_752);
\R.IRL_0_RNO_7[0]\: AO1A port map (
Y => IRL_0_0(0),
A => ILEVEL(15),
B => TEMP_0_1(15),
C => N_750);
\R.ILEVEL_RNIL6DQ5[10]\: AO1 port map (
Y => IRL_1_0_1(1),
A => IRL_1_0_A2_0(1),
B => N_780,
C => IRL_1_0_0(1));
\R.ILEVEL_RNIKESU1[15]\: AO1 port map (
Y => IRL_1_0_0(1),
A => TEMP_0_1(15),
B => ILEVEL(15),
C => A(14));
\R.IRL_0_RNO_5[0]\: OA1B port map (
Y => IRL_0_A2_0(0),
A => ILEVEL(4),
B => N_5,
C => A_1(6));
\R.ILEVEL_RNIGMHE1[4]\: OA1C port map (
Y => IRL_1_0_A2_0(0),
A => ILEVEL(4),
B => N_5,
C => A(6));
\R.IRL_0_RNO_2[1]\: AO1A port map (
Y => IRL_0_0(1),
A => ILEVEL(15),
B => TEMP_0_1(15),
C => A_1(14));
PRDATA_2_SQMUXA_0_A2_1_Z831: NOR3A port map (
Y => PRDATA_2_SQMUXA_0_A2_1,
A => paddr_1,
B => paddr_0_0,
C => paddr_0_d0);
\R.ILEVEL_RNI1PHR3[15]\: OR2 port map (
Y => IRL_1_0_0(2),
A => IRL_1_2(2),
B => N_775);
\R.IRL_0_RNO_1[2]\: OR3 port map (
Y => IRL_0_0(2),
A => A_1(14),
B => N_1010,
C => IRL_2(2));
\R.IRL_0_RNO_5[1]\: OA1B port map (
Y => IRL_0_A2_0_1(1),
A => ILEVEL(9),
B => N_4,
C => A_1(13));
\R.IRL_0_RNO_6[1]\: OA1C port map (
Y => IRL_0_A2_0_0(1),
A => TEMP_0_1(8),
B => ILEVEL(8),
C => N_1010);
\COMB.0.IRL_1_0_A2_0_1_RNI0D4L1[1]\: NOR3A port map (
Y => IRL_1_0_A2_0_2(1),
A => IRL_1_0_A2_0_0(1),
B => A(9),
C => A(13));
\R.ILEVEL_RNIG0NM1[10]\: AOI1B port map (
Y => IRL_1_0_A2_2_0(0),
A => TEMP_0_1(10),
B => ILEVEL(10),
C => A(9));
\R.IRL_0_RNO_10[0]\: NOR3 port map (
Y => IRL_0_A2_2_0(0),
A => ILEVEL(9),
B => N_4,
C => A_1(10));
\COMB.UN1_APBI_1_1\: NOR3C port map (
Y => UN1_APBI_1_1,
A => penable,
B => paddr_7,
C => N_230);
\R.IRL_0_RNO_4[1]\: OR2 port map (
Y => IRL_0_A2_I_0(1),
A => N_1010,
B => A_1(13));
\R.ILEVEL_RNIDALS1[12]\: OA1C port map (
Y => IRL_1_0_A2_0(1),
A => N_97,
B => A_I_0_0(12),
C => A(13));
\IRQI_M_1[0]_Z842\: NOR3C port map (
Y => IRQI_M_1(0),
A => paddr_1,
B => errorn_i_4,
C => paddr_0_0);
\COMB.0.IRL_0_A2_5_RNO[0]\: NOR3B port map (
Y => IRL_0_A2_5_0(0),
A => IMASK_0(1),
B => UN1_TEMP(1),
C => ILEVEL(1));
\COMB.0.IRL_1_0_A2_5_RNO[0]\: NOR3C port map (
Y => IRL_1_0_A2_5_0(0),
A => IMASK_0(1),
B => UN1_TEMP(1),
C => ILEVEL(1));
\R.ILEVEL_RNINJ8H_0[12]\: NOR2A port map (
Y => IRL_0_A2_I_A2_0_0(1),
A => IMASK_0(12),
B => ILEVEL(12));
\R.ILEVEL_RNINJ8H[12]\: OR2B port map (
Y => A_I_0_0(12),
A => ILEVEL(12),
B => IMASK_0(12));
\R.IPEND_RNO[14]\: OA1C port map (
Y => N_67,
A => N_171,
B => IFORCE_0(14),
C => IPEND_0_I_2(14));
\R.IPEND_RNO[10]\: NOR3 port map (
Y => IPEND_RNO(10),
A => IPEND_0_I_1(10),
B => N_1051,
C => N_1053);
\R.IFORCE_0_RNO[14]\: NOR3 port map (
Y => N_71,
A => N_158,
B => IFORCE_0_0_I_1(14),
C => N_171);
\R.IPEND_RNO[12]\: NOR3 port map (
Y => N_65,
A => IPEND_0_I_1(12),
B => N_1020,
C => N_1022);
\R.IFORCE_0_RNO[12]\: AOI1 port map (
Y => IFORCE_0_RNO(12),
A => N_165,
B => UN1_RES_1(8),
C => IFORCE_0_0_I_2(12));
\R.IFORCE_0_RNO[13]\: NOR3 port map (
Y => N_69,
A => N_1026,
B => IFORCE_0_0_I_1(13),
C => N_156);
\R.IFORCE_0_RNO[10]\: NOR3 port map (
Y => IFORCE_0_RNO(10),
A => N_1063,
B => IFORCE_0_0_I_1(10),
C => N_134);
\R.IPEND_RNO[6]\: NOR3 port map (
Y => N_20,
A => IPEND_0_I_1(6),
B => N_1050,
C => N_86);
\R.IPEND_RNO_2[12]\: NOR2B port map (
Y => N_1022,
A => IPEND_0_I_A2_2_0(12),
B => N_165);
\R.IPEND_RNO_2[6]\: NOR2B port map (
Y => N_86,
A => IPEND_0_I_A4_2_0(6),
B => N_1073);
\R.IFORCE_0_RNO[3]\: NOR3 port map (
Y => IFORCE_0_RNO(3),
A => N_1059,
B => IFORCE_0_0_I_1(3),
C => N_1060);
\R.IPEND_RNO[15]\: NOR3 port map (
Y => IPEND_RNO(15),
A => IPEND_0_I_1(15),
B => N_1055,
C => N_1057);
\R.IPEND_RNO[3]\: NOR3 port map (
Y => N_63,
A => IPEND_0_I_1(3),
B => N_1016,
C => N_1018);
\R.IPEND_RNO[4]\: NOR3 port map (
Y => N_66,
A => N_145,
B => IPEND_0_I_1(4),
C => N_144);
\R.IPEND_RNO[13]\: NOR3 port map (
Y => N_70,
A => N_150,
B => IPEND_0_I_1(13),
C => N_149);
\R.IPEND_RNO[8]\: NOR3B port map (
Y => N_68,
A => IPEND_21(8),
B => flash_rpn_c,
C => N_147);
\R.IFORCE_0_RNO_1[15]\: OR3 port map (
Y => N_15,
A => N_81,
B => N_80,
C => N_79);
\R.IFORCE_0_RNO_2[6]\: OR3 port map (
Y => N_12,
A => N_78,
B => N_1048,
C => N_76);
\R.IPEND_RNO_2[15]\: NOR3B port map (
Y => N_1057,
A => UN1_RES(15),
B => intack,
C => IFORCE_0(15));
\R.IPEND_RNO_1[8]\: NOR3B port map (
Y => N_147,
A => UN1_RES(8),
B => intack,
C => IFORCE_0(8));
\R.IPEND_RNO_2[4]\: NOR3B port map (
Y => N_144,
A => UN1_RES(4),
B => intack,
C => IFORCE_0(4));
\R.IPEND_RNO_2[3]\: NOR3B port map (
Y => N_1018,
A => N_1060_1,
B => intack,
C => IFORCE_0(3));
\R.IPEND_RNO_2[13]\: NOR3B port map (
Y => N_149,
A => IPEND_0_I_A2_0_0(13),
B => intack,
C => N_119);
\PRDATA_0_IV_0_RNIDF10D[14]\: OR3A port map (
Y => prdata_14,
A => N_988,
B => PRDATA_15_M(14),
C => PRDATA_0_IV_1(14));
\R.ILEVEL_RNISDLQG[12]\: OR3A port map (
Y => prdata_12,
A => N_990,
B => PRDATA_15_M(12),
C => PRDATA_0_IV_1(12));
\R.IMASK_0_RNI27CEG[1]\: OR3A port map (
Y => prdata_1,
A => N_61,
B => PRDATA_0_IV_1(1),
C => PRDATA_15_M(1));
\R.ILEVEL_RNIAGDEG[9]\: OR3A port map (
Y => prdata_9,
A => N_993,
B => PRDATA_0_IV_1(9),
C => PRDATA_15_M(9));
\R.ILEVEL_RNI1JLQG[13]\: OR3A port map (
Y => prdata_13,
A => N_989,
B => PRDATA_0_IV_1(13),
C => PRDATA_15_M(13));
\PRDATA_13_M_I_O2[15]\: OR2A port map (
Y => N_1001,
A => readdata59_3,
B => PRDATA_13_M_I_O2_0(15));
\V.IMASK_0_1_SQMUXA_0_A2\: NOR2B port map (
Y => IMASK_0_1_SQMUXA,
A => IMASK_0_1_SQMUXA_0_A2_0,
B => readdata59_3);
\COMB.0.IRL_1_0_O3_RNI3E9DH[0]\: OR3 port map (
Y => IRL_1(0),
A => IRL_1_0_4(0),
B => N_782,
C => IRL_1_0_2(0));
\R.IRL_0_RNO_0[0]\: OR3 port map (
Y => IRL(0),
A => IRL_0_4(0),
B => N_749,
C => IRL_0_2(0));
\R.IFORCE_0_RNIO6ME2[13]\: NOR2B port map (
Y => PRDATA_15_M(13),
A => PRDATA_15_M_0(13),
B => readdata59_3);
\R.IFORCE_0_RNIAMIA2[6]\: NOR2B port map (
Y => PRDATA_15_M(6),
A => PRDATA_15_M_0(6),
B => readdata59_3);
\R.IFORCE_0_RNI9LIA2[5]\: NOR3B port map (
Y => PRDATA_15_M(5),
A => IFORCE_0(5),
B => readdata59_3,
C => N_100);
\R.IFORCE_0_RNIQ8ME2[15]\: NOR2B port map (
Y => PRDATA_15_M(15),
A => PRDATA_15_M_0(15),
B => readdata59_3);
\R.IFORCE_0_RNI6IIA2[2]\: NOR2B port map (
Y => PRDATA_15_M(2),
A => PRDATA_15_M_0(2),
B => readdata59_3);
\R.IFORCE_0_RNI5HIA2[1]\: NOR2B port map (
Y => PRDATA_15_M(1),
A => PRDATA_15_M_0(1),
B => readdata59_3);
\R.IFORCE_0_RNIBNIA2[7]\: NOR3B port map (
Y => PRDATA_15_M(7),
A => IFORCE_0(7),
B => readdata59_3,
C => N_100);
\R.IFORCE_0_RNIDPIA2[9]\: NOR2B port map (
Y => PRDATA_15_M(9),
A => PRDATA_15_M_0(9),
B => readdata59_3);
\R.IFORCE_0_RNIM4ME2[11]\: NOR2B port map (
Y => PRDATA_15_M(11),
A => PRDATA_15_M_0(11),
B => readdata59_3);
\R.IFORCE_0_RNIL3ME2[10]\: NOR2B port map (
Y => PRDATA_15_M(10),
A => PRDATA_15_M_0(10),
B => readdata59_3);
\COMB.0.IRL_1_0_A2_0_1_RNIPA6RB[1]\: AO1 port map (
Y => IRL_1(1),
A => IRL_1_0_A2_0_2(1),
B => N_779,
C => IRL_1_0_1(1));
\R.IRL_0_RNO_0[1]\: OR3A port map (
Y => IRL(1),
A => N_19,
B => IRL_0_0(1),
C => N_756);
\R.ILEVEL_RNI1R0M5[15]\: NOR3B port map (
Y => N_791,
A => N_791_1,
B => N_795,
C => IRL_1_2(2));
\R.IRL_0_RNO_0[3]\: NOR3A port map (
Y => N_758,
A => N_762,
B => N_73,
C => IRL_2(2));
\R.IRL_0_RNO_2[0]\: NOR3C port map (
Y => N_749,
A => N_745,
B => IRL_0_A2_0(0),
C => N_762);
\COMB.0.IRL_1_0_O3_RNIEMPK3[0]\: NOR3C port map (
Y => N_782,
A => N_778,
B => IRL_1_0_A2_0(0),
C => N_795);
PRDATA_1_SQMUXA_0_A2: NOR3B port map (
Y => PRDATA_1_SQMUXA,
A => thold_0_0_sqmuxa_1,
B => paddr_0_d0,
C => N_400);
PRDATA_2_SQMUXA_0_A2: NOR2A port map (
Y => PRDATA_2_SQMUXA,
A => PRDATA_2_SQMUXA_0_A2_1,
B => N_400);
\COMB.0.IRL_1_0_A2_0_RNI9G4J8[2]\: OR2 port map (
Y => IRL_1(2),
A => IRL_1_0_0(2),
B => N_790);
\R.IRL_0_RNO_0[2]\: OR2 port map (
Y => IRL(2),
A => IRL_0_0(2),
B => N_757);
\R.IRL_0_RNO_3[1]\: NOR3C port map (
Y => N_756,
A => IRL_0_A2_0_1(1),
B => IRL_0_A2_0_0(1),
C => N_746);
\R.IRL_0_RNO_8[0]\: NOR3A port map (
Y => N_752,
A => IRL_0_A2_2_0(0),
B => A_1(14),
C => N_1010);
\COMB.0.IRL_1_0_A2_0_RNI8NIN4[2]\: NOR3C port map (
Y => N_790,
A => N_791_1,
B => N_792,
C => N_777);
\R.IRL_0_RNO_2[2]\: NOR3B port map (
Y => N_757,
A => N_759,
B => N_744,
C => N_73);
\R.IRL_0_RNO_1[1]\: AO1A port map (
Y => N_19,
A => A_1(10),
B => N_102,
C => IRL_0_A2_I_0(1));
\IRQI_M[0]_Z904\: NOR3A port map (
Y => IRQI_M(0),
A => IRQI_M_1(0),
B => paddr_0_d0,
C => N_400);
PRDATA_4_SQMUXA_0_A2: NOR3A port map (
Y => PRDATA,
A => paddr_0_0,
B => paddr_1,
C => N_400);
\R.IPEND_RNO_1[2]\: NOR3A port map (
Y => IFORCE_0_0(2),
A => UN1_RES_2(3),
B => N_51,
C => IFORCE_0(2));
\R.ILEVEL_RNI0TDV[12]\: NOR2B port map (
Y => N_1010,
A => IRL_0_A2_I_A2_0_0(1),
B => N_97);
\COMB.0.IRL_1_0_O3_RNI64LHB1[0]\: NOR2A port map (
Y => IRL_02,
A => IRL_02_1,
B => IRL_1(0));
\COMB.0.IRL_1_0_A2_0_RNIOTE84[2]\: NOR2B port map (
Y => IRL_1_0_4(0),
A => N_795,
B => IRL_1_0_4_TZ(0));
\R.ILEVEL_RNI4UQ52[5]\: AO1A port map (
Y => IRL_1_0_4_TZ(0),
A => A(6),
B => A(5),
C => A(7));
\R.IRL_0_RNO_1[0]\: NOR2B port map (
Y => IRL_0_4(0),
A => N_762,
B => IRL_0_4_TZ(0));
\R.IRL_0_RNO_4[0]\: AO1A port map (
Y => IRL_0_4_TZ(0),
A => A_1(6),
B => A_1(5),
C => A_1(7));
\PRDATA_0_IV[0]\: AO1 port map (
Y => prdata_0,
A => PRDATA,
B => pwd,
C => IRQI_M(0));
\R.IPEND_RNI9J822[3]\: NOR2B port map (
Y => IPEND_M(3),
A => IPEND(3),
B => PRDATA_1_SQMUXA);
\R.IMASK_0_RNO_0[3]\: MX2 port map (
Y => N_894,
A => IMASK_0(3),
B => pwdata_2,
S => IMASK_0_1_SQMUXA);
\R.IPEND_RNI697M[3]\: OA1 port map (
Y => TEMP_0_1(3),
A => IPEND(3),
B => IFORCE_0(3),
C => IMASK_0(3));
\R.IPEND_RNO_3[4]\: OA1C port map (
Y => N_143,
A => pwdata_0(4),
B => N_99,
C => IPEND(4));
\R.IMASK_0_RNO[3]\: NOR2B port map (
Y => IMASK_0_RNO(3),
A => N_894,
B => flash_rpn_c);
\R.IFORCE_0_RNO_0[3]\: OA1C port map (
Y => N_1059,
A => pwdata_2,
B => N_713,
C => IFORCE_0(3));
\R.IFORCE_0_RNO_3[12]\: OA1C port map (
Y => N_1066,
A => pwdata_11,
B => N_713,
C => IFORCE_0(12));
\R.IMASK_0_RNO[14]\: NOR2B port map (
Y => N_62,
A => N_905,
B => flash_rpn_c);
\COMB.0.DECODE.UN1_RES_12_2_I_O2\: OR2B port map (
Y => N_120,
A => irl_0(2),
B => irl_3_d0);
\COMB.0.DECODE.UN1_RES_8_2_0_A2_0_A2\: NOR2A port map (
Y => UN1_RES_2(9),
A => irl_3_d0,
B => irl_0(2));
\COMB.0.DECODE.UN1_RES_4_0_2_A2_0_A2\: NOR2A port map (
Y => UN1_RES_2(7),
A => irl_0(2),
B => irl_3_d0);
\R.IPEND_RNO_4[13]\: NOR2A port map (
Y => N_151,
A => IPEND_1_SQMUXA,
B => pwdata_12);
\R.IPEND_RNO_0[13]\: NOR2B port map (
Y => N_150,
A => IPEND_2_SQMUXA,
B => pwdata_12);
\R.IPEND_RNO_3[13]\: OA1C port map (
Y => N_148,
A => pwdata_12,
B => N_99,
C => IPEND(13));
\R.IMASK_0_RNO[13]\: NOR2B port map (
Y => N_60,
A => N_904,
B => flash_rpn_c);
\COMB.0.DECODE.UN1_RES_1_0_2\: NOR2 port map (
Y => UN1_RES_2(3),
A => irl_0(2),
B => irl_3_d0);
\R.IFORCE_0_RNO_2[3]\: NOR2B port map (
Y => N_1060,
A => N_1060_1,
B => intack);
\COMB.0.DECODE.UN1_RES_10_1_0_A2_I_O4\: OR2A port map (
Y => N_51,
A => irl_0(1),
B => irl_0(0));
\COMB.0.DECODE.UN1_RES_12_1_0_A2_0_A2_0_A2\: NOR2 port map (
Y => UN1_RES_1(8),
A => irl_0(0),
B => irl_0(1));
\COMB.0.DECODE.UN1_RES_11_1_I_O2\: OR2B port map (
Y => N_1007,
A => irl_0(0),
B => irl_0(1));
\COMB.0.DECODE.UN1_RES_13_1_I_O2\: OR2A port map (
Y => N_119,
A => irl_0(0),
B => irl_0(1));
\R.ILEVEL_RNIO6TQ1[1]\: NOR2B port map (
Y => ILEVEL_M(1),
A => ILEVEL(1),
B => PRDATA_0_SQMUXA);
\R.IPEND_RNI7H822[1]\: NOR2B port map (
Y => IPEND_M(1),
A => IPEND(1),
B => PRDATA_1_SQMUXA);
\R.IFORCE_0_RNID8AS1[1]\: NOR2B port map (
Y => IFORCE_0_M(1),
A => IFORCE_0(1),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNIP7TQ1[2]\: NOR2B port map (
Y => ILEVEL_M(2),
A => ILEVEL(2),
B => PRDATA_0_SQMUXA);
\R.ILEVEL_RNIQ8TQ1[3]\: NOR2B port map (
Y => ILEVEL_M(3),
A => ILEVEL(3),
B => PRDATA_0_SQMUXA);
\R.ILEVEL_RNIR9TQ1[4]\: NOR2B port map (
Y => ILEVEL_M(4),
A => ILEVEL(4),
B => PRDATA_0_SQMUXA);
\R.IPEND_RNIAK822[4]\: NOR2B port map (
Y => IPEND_M(4),
A => IPEND(4),
B => PRDATA_1_SQMUXA);
\R.IFORCE_0_RNIGBAS1[4]\: NOR2B port map (
Y => IFORCE_0_M(4),
A => IFORCE_0(4),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNISATQ1[5]\: NOR2B port map (
Y => ILEVEL_M(5),
A => ILEVEL(5),
B => PRDATA_0_SQMUXA);
\R.IFORCE_0_RNIHCAS1[5]\: NOR2B port map (
Y => IFORCE_0_M(5),
A => IFORCE_0(5),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNITBTQ1[6]\: NOR2B port map (
Y => ILEVEL_M(6),
A => ILEVEL(6),
B => PRDATA_0_SQMUXA);
\R.IFORCE_0_RNIIDAS1[6]\: NOR2B port map (
Y => IFORCE_0_M(6),
A => IFORCE_0(6),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNIUCTQ1[7]\: NOR2B port map (
Y => ILEVEL_M(7),
A => ILEVEL(7),
B => PRDATA_0_SQMUXA);
\R.IFORCE_0_RNIJEAS1[7]\: NOR2B port map (
Y => IFORCE_0_M(7),
A => IFORCE_0(7),
B => PRDATA_2_SQMUXA);
\R.IFORCE_0_RNILGAS1[9]\: NOR2B port map (
Y => IFORCE_0_M(9),
A => IFORCE_0(9),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNI8J3S1[10]\: NOR2B port map (
Y => ILEVEL_M(10),
A => ILEVEL(10),
B => PRDATA_0_SQMUXA);
\R.ILEVEL_RNI9K3S1[11]\: NOR2B port map (
Y => ILEVEL_M(11),
A => ILEVEL(11),
B => PRDATA_0_SQMUXA);
\R.IFORCE_0_RNIURD02[11]\: NOR2B port map (
Y => IFORCE_0_M(11),
A => IFORCE_0(11),
B => PRDATA_2_SQMUXA);
\R.ILEVEL_RNIDO3S1[15]\: NOR2B port map (
Y => ILEVEL_M(15),
A => ILEVEL(15),
B => PRDATA_0_SQMUXA);
\R.IMASK_0_RNO_0[2]\: MX2 port map (
Y => N_893,
A => IMASK_0(2),
B => pwdata_1,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[4]\: MX2 port map (
Y => N_895,
A => IMASK_0(4),
B => pwdata_0(4),
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[5]\: MX2 port map (
Y => N_896,
A => IMASK_0(5),
B => pwdata_0(5),
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[6]\: MX2 port map (
Y => N_897,
A => IMASK_0(6),
B => pwdata_5,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[8]\: MX2 port map (
Y => N_899,
A => IMASK_0(8),
B => pwdata_7,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[10]\: MX2 port map (
Y => N_901,
A => IMASK_0(10),
B => pwdata_9,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[11]\: MX2 port map (
Y => N_902,
A => IMASK_0(11),
B => pwdata_10,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO_0[15]\: MX2 port map (
Y => N_906,
A => IMASK_0(15),
B => pwdata_14,
S => IMASK_0_1_SQMUXA);
\R.IFORCE_0_0_I_0_RNO_1[2]\: OA1B port map (
Y => IFORCE_0_3(2),
A => pwdata_1,
B => IFORCE_0(2),
C => pwdata_17);
\R.IFORCE_0_RNO_3[4]\: OA1B port map (
Y => IFORCE_0_3(4),
A => pwdata_3,
B => IFORCE_0(4),
C => pwdata_19);
\R.IFORCE_0_0_I_0_RNO_0[2]\: MX2 port map (
Y => N_699,
A => IFORCE_0_3(2),
B => pwdata_1,
S => N_999);
\R.IFORCE_0_RNO_2[4]\: MX2 port map (
Y => N_701,
A => IFORCE_0_3(4),
B => pwdata_3,
S => N_999);
\R.IFORCE_0_RNO_1[4]\: MX2 port map (
Y => IFORCE_0_6(4),
A => N_701,
B => IFORCE_0(4),
S => N_713);
\R.IRL_0_RNO_3[2]\: OR2 port map (
Y => N_744,
A => N_743,
B => N_739);
\R.IRL_0_RNO_7[1]\: AO1A port map (
Y => N_746,
A => N_743,
B => N_740,
C => N_739);
\R.ILEVEL_RNIS1HE1[3]\: AO1 port map (
Y => N_773,
A => TEMP_0_1(3),
B => ILEVEL(3),
C => A(2));
\R.ILEVEL_RNI8L3T2[4]\: OR2 port map (
Y => N_777,
A => N_772,
B => N_776);
\R.ILEVEL_RNI4NKB4[3]\: AO1A port map (
Y => N_779,
A => N_776,
B => N_773,
C => N_772);
\R.ILEVEL_RNIKDRU1[10]\: AO1 port map (
Y => N_780,
A => TEMP_0_1(10),
B => ILEVEL(10),
C => A(11));
\R.IFORCE_0_RNO[4]\: NOR2B port map (
Y => IFORCE_0_RNO(4),
A => IFORCE_0_1(4),
B => flash_rpn_c);
\R.IRL_0_RNO[0]\: AO1 port map (
Y => IRL_0_1(0),
A => IRL(0),
B => IRL_02_1,
C => IRL_1(0));
\R.IRL_0_RNO[1]\: MX2 port map (
Y => IRL_0_1(1),
A => IRL_1(1),
B => IRL(1),
S => IRL_02);
\R.IRL_0_RNO[2]\: MX2 port map (
Y => IRL_0_1(2),
A => IRL_1(2),
B => IRL(2),
S => IRL_02);
\R.IRL_0_RNO[3]\: MX2C port map (
Y => IRL_0_1(3),
A => N_791,
B => N_758,
S => IRL_02);
\R.IFORCE_0_RNO_0[4]\: AOI1B port map (
Y => IFORCE_0_1(4),
A => intack,
B => UN1_RES(4),
C => IFORCE_0_6(4));
\R.ILEVEL_RNIPMLS1[15]\: AO1 port map (
Y => IRL_1_2(2),
A => TEMP_0_1(15),
B => ILEVEL(15),
C => A(13));
\R.ILEVEL_RNIK4NM1_0[9]\: NOR2 port map (
Y => N_791_1,
A => A(11),
B => A(9));
\COMB.0.IRL_0_A2_I_A2_1_RNI2MJ21[1]\: AO1A port map (
Y => IRL_2(2),
A => ILEVEL(15),
B => TEMP_0_1(15),
C => A_1(13));
\R.ILEVEL_RNISE8N_0[2]\: NOR2A port map (
Y => A_1(2),
A => TEMP_0_1(2),
B => ILEVEL(2));
\R.ILEVEL_RNICSMM1[8]\: OA1C port map (
Y => N_759,
A => TEMP_0_1(8),
B => ILEVEL(8),
C => A_1(10));
\R.ILEVEL_RNIKUIL3[8]\: NOR3A port map (
Y => N_762,
A => N_759,
B => A_1(14),
C => N_1010);
\R.ILEVEL_RNIS2IE1[7]\: OR2 port map (
Y => N_739,
A => A_1(7),
B => A_1(6));
\R.ILEVEL_RNICIHE1[4]\: AO1D port map (
Y => N_743,
A => N_5,
B => ILEVEL(4),
C => A_1(5));
\R.ILEVEL_RNIK4NM1[9]\: OAI1 port map (
Y => N_73,
A => ILEVEL(9),
B => N_4,
C => N_102);
\R.IPEND_RNIF1HD[6]\: OR2 port map (
Y => UN1_TEMP(6),
A => IPEND(6),
B => IFORCE_0(6));
\R.IPEND_RNIG06T[10]\: OA1 port map (
Y => TEMP_0_1(10),
A => IFORCE_0(10),
B => IPEND(10),
C => IMASK_0(10));
\R.IPEND_RNIVF6T[15]\: OA1 port map (
Y => TEMP_0_1(15),
A => IFORCE_0(15),
B => IPEND(15),
C => IMASK_0(15));
PRDATA_0_SQMUXA_0_A2: NOR2 port map (
Y => PRDATA_0_SQMUXA,
A => N_95,
B => N_400);
\V.ILEVEL_0_SQMUXA_0_A2\: NOR2 port map (
Y => ILEVEL_0_SQMUXA,
A => N_91,
B => N_95);
\R.IPEND_RNO_0[4]\: NOR2B port map (
Y => N_145,
A => IPEND_2_SQMUXA,
B => pwdata_3);
\R.IPEND_RNO_4[4]\: NOR2A port map (
Y => N_146,
A => IPEND_1_SQMUXA,
B => pwdata_3);
\V.IPEND_1_SQMUXA_0_A2\: NOR2A port map (
Y => IPEND_1_SQMUXA,
A => thold_0_0_sqmuxa_1,
B => N_96);
\V.IPEND_2_SQMUXA_0_A2\: NOR2A port map (
Y => IPEND_2_SQMUXA,
A => paddr_1,
B => N_99);
\R.IMASK_0_RNO[2]\: NOR2B port map (
Y => IMASK_0_RNO(2),
A => N_893,
B => flash_rpn_c);
\R.IMASK_0_RNO[4]\: NOR2B port map (
Y => IMASK_0_RNO(4),
A => N_895,
B => flash_rpn_c);
\R.IMASK_0_RNO[5]\: NOR2B port map (
Y => IMASK_0_RNO(5),
A => N_896,
B => flash_rpn_c);
\R.IMASK_0_RNO[6]\: NOR2B port map (
Y => N_46,
A => N_897,
B => flash_rpn_c);
\R.IMASK_0_RNO[8]\: NOR2B port map (
Y => N_50,
A => N_899,
B => flash_rpn_c);
\R.IMASK_0_RNO[10]\: NOR2B port map (
Y => N_54,
A => N_901,
B => flash_rpn_c);
\R.IMASK_0_RNO[11]\: NOR2B port map (
Y => N_56,
A => N_902,
B => flash_rpn_c);
\R.IMASK_0_RNO[15]\: NOR2B port map (
Y => N_64,
A => N_906,
B => flash_rpn_c);
\V.ILEVEL_0_SQMUXA_0_O2\: OR2 port map (
Y => N_91,
A => N_89,
B => N_400);
PRDATA_0_SQMUXA_0_O2_0: OR2A port map (
Y => N_95,
A => thold_0_0_sqmuxa_1,
B => paddr_0_d0);
\V.IPEND_1_SQMUXA_0_O2\: OR2A port map (
Y => N_96,
A => paddr_0_d0,
B => N_91);
\R.IPEND_0_I_O2_0[13]\: OR2 port map (
Y => N_99,
A => N_96,
B => paddr_2);
\R.IPEND_RNIDVGD[5]\: OR2 port map (
Y => UN1_TEMP(5),
A => IPEND(5),
B => IFORCE_0(5));
\R.IPEND_RNO_4[7]\: NOR2A port map (
Y => IPEND_3(7),
A => IPEND(7),
B => pwdata_6);
\R.IFORCE_0_RNO_3[5]\: OA1B port map (
Y => IFORCE_0_3(5),
A => pwdata_4,
B => IFORCE_0(5),
C => pwdata_20);
\R.ILEVEL_RNI8R8N[5]\: NOR3C port map (
Y => A(5),
A => IMASK_0(5),
B => UN1_TEMP(5),
C => ILEVEL(5));
\R.ILEVEL_RNICV8N[6]\: NOR3C port map (
Y => A(6),
A => IMASK_0(6),
B => UN1_TEMP(6),
C => ILEVEL(6));
\R.ILEVEL_RNISODV_0[11]\: NOR2A port map (
Y => A(11),
A => ILEVEL(11),
B => N_1003);
\R.ILEVEL_RNI8R8N_0[5]\: NOR3B port map (
Y => A_1(5),
A => IMASK_0(5),
B => UN1_TEMP(5),
C => ILEVEL(5));
\R.ILEVEL_RNICV8N_0[6]\: NOR3B port map (
Y => A_1(6),
A => IMASK_0(6),
B => UN1_TEMP(6),
C => ILEVEL(6));
\R.ILEVEL_RNIG39N_0[7]\: NOR3B port map (
Y => A_1(7),
A => IMASK_0(7),
B => UN1_TEMP(7),
C => ILEVEL(7));
\R.IPEND_RNO_3[7]\: MX2 port map (
Y => N_654,
A => IPEND(7),
B => pwdata_6,
S => IPEND_1_SQMUXA);
\R.IPEND_RNO_2[7]\: MX2 port map (
Y => IPEND_6(7),
A => N_654,
B => IPEND_3(7),
S => IPEND_2_SQMUXA);
\R.IFORCE_0_RNO_2[5]\: MX2 port map (
Y => N_702,
A => IFORCE_0_3(5),
B => pwdata_4,
S => N_999);
\R.IFORCE_0_RNO_1[5]\: MX2 port map (
Y => IFORCE_0_6(5),
A => N_702,
B => IFORCE_0(5),
S => N_713);
\R.IPEND_RNO[7]\: NOR2B port map (
Y => IPEND_RNO(7),
A => IPEND_1(7),
B => flash_rpn_c);
\R.IFORCE_0_RNO[5]\: NOR2B port map (
Y => IFORCE_0_RNO(5),
A => IFORCE_0_1(5),
B => flash_rpn_c);
\R.IPEND_RNO_0[7]\: AOI1B port map (
Y => IPEND_1(7),
A => intack,
B => IFORCE_0_0(7),
C => IPEND_6(7));
\R.IFORCE_0_RNO_0[5]\: AOI1B port map (
Y => IFORCE_0_1(5),
A => intack,
B => UN1_RES(5),
C => IFORCE_0_6(5));
\R.IFORCE_0_RNI7JIA2[3]\: NOR2A port map (
Y => PRDATA_15_M(3),
A => IFORCE_0(3),
B => N_999);
\PRDATA_13_M_I_A2[15]\: NOR3C port map (
Y => N_162,
A => N_244,
B => UN1_APBI_1_1,
C => paddr_3);
\R.IMASK_0_RNI6AKG8[15]\: OR2A port map (
Y => N_987,
A => IMASK_0(15),
B => N_1001);
\R.IMASK_0_RNI59KG8[14]\: OR2A port map (
Y => N_988,
A => IMASK_0(14),
B => N_1001);
\R.IMASK_0_RNI26KG8[11]\: OR2A port map (
Y => N_991,
A => IMASK_0(11),
B => N_1001);
\R.IMASK_0_RNI15KG8[10]\: OR2A port map (
Y => imask_0_RNI15KG8(10),
A => IMASK_0(10),
B => N_1001);
\R.IMASK_0_RNIPT9A8[9]\: OR2A port map (
Y => N_993,
A => IMASK_0(9),
B => N_1001);
\R.IMASK_0_RNINR9A8[7]\: OR2A port map (
Y => N_995,
A => IMASK_0(7),
B => N_1001);
\R.IMASK_0_RNIMQ9A8[6]\: OR2A port map (
Y => N_996,
A => IMASK_0(6),
B => N_1001);
\R.IMASK_0_RNILP9A8[5]\: OR2A port map (
Y => N_997,
A => IMASK_0(5),
B => N_1001);
\R.IMASK_0_RNIKO9A8[4]\: OR2A port map (
Y => N_998,
A => IMASK_0(4),
B => N_1001);
\R.IMASK_0_RNIIM9A8[2]\: OR2A port map (
Y => N_59,
A => IMASK_0(2),
B => N_1001);
\R.IMASK_0_RNIHL9A8[1]\: OR2A port map (
Y => N_61,
A => IMASK_0(1),
B => N_1001);
\COMB.V.IFORCE_0_6_SN_M2_0_0_O2\: AO1A port map (
Y => N_713,
A => PRDATA_2_SQMUXA,
B => N_999,
C => N_89);
\R.IMASK_0_RNIJ36T[11]\: OAI1 port map (
Y => N_1003,
A => IFORCE_0(11),
B => IPEND(11),
C => IMASK_0(11));
\R.ILEVEL_RNISODV[11]\: OR2 port map (
Y => N_102,
A => N_1003,
B => ILEVEL(11));
\R.IMASK_0_RNI367M[2]\: OA1 port map (
Y => TEMP_0_1(2),
A => IFORCE_0(2),
B => IPEND(2),
C => IMASK_0(2));
\R.IMASK_0_RNILO7M[8]\: OA1 port map (
Y => TEMP_0_1(8),
A => IFORCE_0(8),
B => IPEND(8),
C => IMASK_0(8));
\R.ILEVEL_RNI82SU1[12]\: AO1A port map (
Y => N_775,
A => A_I_0_0(12),
B => N_97,
C => A(14));
\COMB.0.DECODE.UN1_RES_4_0_0_A2\: NOR2B port map (
Y => UN1_RES(4),
A => UN1_RES_1(8),
B => UN1_RES_2(7));
\R.IPEND_RNI9C7M[4]\: OAI1 port map (
Y => N_5,
A => IFORCE_0(4),
B => IPEND(4),
C => IMASK_0(4));
\R.ILEVEL_RNISE8N[2]\: NOR2B port map (
Y => A(2),
A => TEMP_0_1(2),
B => ILEVEL(2));
\R.ILEVEL_RNIOKDV[10]\: NOR2A port map (
Y => A_1(10),
A => TEMP_0_1(10),
B => ILEVEL(10));
\R.IFORCE_0_RNO_0[10]\: OA1C port map (
Y => N_1063,
A => pwdata_9,
B => N_713,
C => IFORCE_0(10));
\R.IFORCE_0_RNO_1[12]\: NOR2B port map (
Y => N_1067,
A => pwdata_27,
B => N_168);
\R.IPEND_0_I_2_RNO_0[5]\: NOR2B port map (
Y => N_1071,
A => IPEND_2_SQMUXA,
B => pwdata_4);
\COMB.V.IFORCE_0_6_I_A2_2_0_A2[3]\: NOR2 port map (
Y => N_168,
A => N_89,
B => N_999);
\COMB.V.IFORCE_0_6_I_A2_3_0_A2[3]\: NOR2A port map (
Y => N_169,
A => PRDATA_2_SQMUXA,
B => N_89);
\COMB.0.DECODE.UN1_RES_5_0_A2\: NOR2A port map (
Y => UN1_RES(5),
A => UN1_RES_2(7),
B => N_119);
\R.IFORCE_0_0_I_A2[10]\: NOR2B port map (
Y => N_134,
A => N_1073,
B => UN1_RES_2(9));
\R.IPEND_0_I_2_RNO_1[5]\: OR2B port map (
Y => N_1047,
A => IPEND_1_SQMUXA,
B => pwdata_4);
\R.IPEND_0_I_0_RNO_2[9]\: NOR2A port map (
Y => IPEND_3(9),
A => IPEND(9),
B => pwdata_8);
\R.IFORCE_0_RNO_3[9]\: OA1B port map (
Y => IFORCE_0_3(9),
A => pwdata_8,
B => IFORCE_0(9),
C => pwdata_24);
\R.IFORCE_0_RNO_3[11]\: OA1B port map (
Y => IFORCE_0_3(11),
A => pwdata_10,
B => IFORCE_0(11),
C => pwdata_26);
\R.IPEND_0_I_0_RNO[9]\: AOI1 port map (
Y => IPEND_21_I(9),
A => un1_timer0(5),
B => irqen,
C => IPEND_6(9));
\R.IPEND_0_I_0_RNO_1[9]\: MX2 port map (
Y => N_656,
A => IPEND(9),
B => pwdata_8,
S => IPEND_1_SQMUXA);
\R.IPEND_0_I_0_RNO_0[9]\: MX2 port map (
Y => IPEND_6(9),
A => N_656,
B => IPEND_3(9),
S => IPEND_2_SQMUXA);
\R.IFORCE_0_RNO_2[9]\: MX2 port map (
Y => N_706,
A => IFORCE_0_3(9),
B => pwdata_8,
S => N_999);
\R.IFORCE_0_RNO_2[11]\: MX2 port map (
Y => N_708,
A => IFORCE_0_3(11),
B => pwdata_10,
S => N_999);
\R.IFORCE_0_RNO_1[9]\: MX2 port map (
Y => IFORCE_0_6(9),
A => N_706,
B => IFORCE_0(9),
S => N_713);
\R.IFORCE_0_RNO_1[11]\: MX2 port map (
Y => IFORCE_0_6(11),
A => N_708,
B => IFORCE_0(11),
S => N_713);
\R.IFORCE_0_RNO[9]\: NOR2B port map (
Y => IFORCE_0_RNO(9),
A => IFORCE_0_1(9),
B => flash_rpn_c);
\R.IFORCE_0_RNO_0[9]\: AOI1B port map (
Y => IFORCE_0_1(9),
A => intack,
B => UN1_RES(9),
C => IFORCE_0_6(9));
\COMB.V.IFORCE_0_6_I_I2_4_0_O2[13]\: OR2A port map (
Y => N_999,
A => readdata59_3,
B => N_100);
\R.IMASK_0_RNIOS9A8[8]\: OR2A port map (
Y => N_994,
A => IMASK_0(8),
B => N_1001);
\R.IFORCE_0_RNIKFAS1[8]\: NOR2B port map (
Y => IFORCE_0_M(8),
A => IFORCE_0(8),
B => PRDATA_2_SQMUXA);
\R.IPEND_RNIEO822[8]\: NOR2B port map (
Y => IPEND_M(8),
A => IPEND(8),
B => PRDATA_1_SQMUXA);
\R.ILEVEL_RNIVDTQ1[8]\: NOR2B port map (
Y => ILEVEL_M(8),
A => ILEVEL(8),
B => PRDATA_0_SQMUXA);
\R.ILEVEL_RNI85EV[14]\: NOR2B port map (
Y => A(14),
A => TEMP_0_1(14),
B => ILEVEL(14));
\R.IPEND_RNO_3[14]\: NOR2B port map (
Y => N_1024,
A => pwdata_13,
B => IPEND_2_SQMUXA);
\R.IPEND_RNO_2[14]\: NOR2 port map (
Y => N_1023,
A => IPEND(14),
B => IPEND_1_SQMUXA);
\R.IFORCE_0_RNIP7ME2[14]\: NOR2A port map (
Y => PRDATA_15_M(14),
A => IFORCE_0(14),
B => N_999);
\R.IPEND_RNISC6T[14]\: OA1 port map (
Y => TEMP_0_1(14),
A => IFORCE_0(14),
B => IPEND(14),
C => IMASK_0(14));
\R.ILEVEL_RNI85EV_0[14]\: NOR2A port map (
Y => A_1(14),
A => TEMP_0_1(14),
B => ILEVEL(14));
\R.IMASK_0_RNO_0[14]\: MX2 port map (
Y => N_905,
A => IMASK_0(14),
B => pwdata_13,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNIOR7M[9]\: OAI1 port map (
Y => N_4,
A => IFORCE_0(9),
B => IPEND(9),
C => IMASK_0(9));
\COMB.0.IRL_1_0_A2_0_RNIKVJ22[2]\: NOR2A port map (
Y => N_795,
A => N_792,
B => N_775);
\R.ILEVEL_RNIOB9N[9]\: NOR2A port map (
Y => A(9),
A => ILEVEL(9),
B => N_4);
\R.ILEVEL_RNICIHE1_0[4]\: AO1A port map (
Y => N_776,
A => N_5,
B => ILEVEL(4),
C => A(5));
\R.ILEVEL_RNIS2IE1_0[7]\: OR2 port map (
Y => N_772,
A => A(7),
B => A(6));
\R.ILEVEL_RNILILS1[14]\: NOR2A port map (
Y => N_783,
A => A(13),
B => A(14));
\R.ILEVEL_RNIG39N[7]\: NOR3C port map (
Y => A(7),
A => IMASK_0(7),
B => UN1_TEMP(7),
C => ILEVEL(7));
\R.IMASK_0_RNO[9]\: NOR2B port map (
Y => N_52,
A => N_900,
B => flash_rpn_c);
\R.IRL_0_RNO_8[1]\: AO1A port map (
Y => N_740,
A => ILEVEL(3),
B => TEMP_0_1(3),
C => A_1(2));
\R.IRL_0_RNO_6[0]\: NOR3 port map (
Y => N_751,
A => A_1(14),
B => N_1010,
C => N_102);
\R.IRL_0_RNO_9[0]\: NOR2A port map (
Y => N_750,
A => A_1(13),
B => A_1(14));
\R.IMASK_0_RNO_0[9]\: MX2 port map (
Y => N_900,
A => IMASK_0(9),
B => pwdata_8,
S => IMASK_0_1_SQMUXA);
\COMB.0.DECODE.UN1_RES_9_0_A2\: NOR2A port map (
Y => UN1_RES(9),
A => UN1_RES_2(9),
B => N_119);
\R.IFORCE_0_RNO_2[8]\: MX2 port map (
Y => N_705,
A => IFORCE_0_3(8),
B => pwdata_7,
S => N_999);
\R.IPEND_RNO_2[8]\: MX2 port map (
Y => IPEND_6(8),
A => N_655,
B => IPEND_3(8),
S => IPEND_2_SQMUXA);
\R.IPEND_RNO_3[8]\: MX2 port map (
Y => N_655,
A => IPEND(8),
B => pwdata_7,
S => IPEND_1_SQMUXA);
\R.IPEND_RNO_0[8]\: AO1 port map (
Y => IPEND_21(8),
A => un1_timer0(6),
B => irqen_0,
C => IPEND_6(8));
\R.IFORCE_0_RNO_3[8]\: OA1B port map (
Y => IFORCE_0_3(8),
A => pwdata_7,
B => IFORCE_0(8),
C => pwdata_23);
\R.IPEND_RNO_4[8]\: NOR2A port map (
Y => IPEND_3(8),
A => IPEND(8),
B => pwdata_7);
\COMB.0.DECODE.UN1_RES_8_0_A2\: NOR2B port map (
Y => UN1_RES(8),
A => UN1_RES_2(9),
B => UN1_RES_1(8));
\R.IFORCE_0_RNO_1[8]\: MX2 port map (
Y => IFORCE_0_6(8),
A => N_705,
B => IFORCE_0(8),
S => N_713);
\R.IPEND_RNO_2[10]\: NOR2A port map (
Y => N_1053,
A => N_134,
B => IFORCE_0(10));
\R.IPEND_RNO_3[10]\: NOR2A port map (
Y => N_1052,
A => IPEND_1_SQMUXA,
B => pwdata_9);
\R.IPEND_RNO_1[10]\: NOR2B port map (
Y => N_1051,
A => pwdata_9,
B => IPEND_2_SQMUXA);
\R.IPEND_RNO_4[10]\: NOR2 port map (
Y => N_88,
A => IPEND(10),
B => IPEND_1_SQMUXA);
\R.IFORCE_0_RNO_3[6]\: NOR2B port map (
Y => N_78,
A => pwdata_21,
B => N_168);
\R.IFORCE_0_RNO_4[6]\: NOR2A port map (
Y => N_1048,
A => N_169,
B => pwdata_5);
\R.IFORCE_0_RNO_5[6]\: OA1C port map (
Y => N_76,
A => pwdata_5,
B => N_713,
C => IFORCE_0(6));
\R.IFORCE_0_RNO_0[6]\: AOI1 port map (
Y => IFORCE_0_1(6),
A => intack,
B => UN1_RES(6),
C => N_12);
\R.IFORCE_0_RNO[6]\: NOR2B port map (
Y => IFORCE_0_RNO(6),
A => IFORCE_0_1(6),
B => flash_rpn_c);
\R.IFORCE_0_RNO_1[7]\: MX2 port map (
Y => IFORCE_0_6(7),
A => N_704,
B => IFORCE_0(7),
S => N_713);
\R.IFORCE_0_RNO_2[7]\: MX2 port map (
Y => N_704,
A => IFORCE_0_3(7),
B => pwdata_6,
S => N_999);
\R.IFORCE_0_RNO_3[7]\: OA1B port map (
Y => IFORCE_0_3(7),
A => pwdata_6,
B => IFORCE_0(7),
C => pwdata_22);
\R.IFORCE_0_RNO_2[15]\: NOR2B port map (
Y => N_81,
A => pwdata_30,
B => N_168);
\R.IFORCE_0_RNO_3[15]\: NOR2A port map (
Y => N_80,
A => N_169,
B => pwdata_14);
\R.IFORCE_0_RNO_4[15]\: OA1C port map (
Y => N_79,
A => pwdata_14,
B => N_713,
C => IFORCE_0(15));
\R.IPEND_RNO_3[12]\: NOR2A port map (
Y => N_1021,
A => IPEND_1_SQMUXA,
B => pwdata_11);
\R.IPEND_RNO_1[12]\: NOR2B port map (
Y => N_1020,
A => pwdata_11,
B => IPEND_2_SQMUXA);
\R.IPEND_RNO_4[12]\: NOR2 port map (
Y => N_1019,
A => IPEND(12),
B => IPEND_1_SQMUXA);
\R.IFORCE_0_RNO_0[15]\: AOI1 port map (
Y => IFORCE_0_1(15),
A => intack,
B => UN1_RES(15),
C => N_15);
\R.IFORCE_0_RNO[15]\: NOR2B port map (
Y => IFORCE_0_RNO(15),
A => IFORCE_0_1(15),
B => flash_rpn_c);
\R.IPEND_RNIH3HD[7]\: OR2 port map (
Y => UN1_TEMP(7),
A => IPEND(7),
B => IFORCE_0(7));
\R.IMASK_0_RNO[7]\: NOR2B port map (
Y => N_48,
A => N_898,
B => flash_rpn_c);
\R.IMASK_0_RNO_0[7]\: MX2 port map (
Y => N_898,
A => IMASK_0(7),
B => pwdata_6,
S => IMASK_0_1_SQMUXA);
\R.IFORCE_0_RNO_0[11]\: AOI1B port map (
Y => IFORCE_0_1(11),
A => intack,
B => UN1_RES(11),
C => IFORCE_0_6(11));
\R.IPEND_RNO_0[11]\: AOI1B port map (
Y => IPEND_1(11),
A => intack,
B => IFORCE_0_0(11),
C => IPEND_6(11));
\R.IFORCE_0_RNO[11]\: NOR2B port map (
Y => IFORCE_0_RNO(11),
A => IFORCE_0_1(11),
B => flash_rpn_c);
\R.IPEND_RNO[11]\: NOR2B port map (
Y => IPEND_RNO(11),
A => IPEND_1(11),
B => flash_rpn_c);
\R.IPEND_RNO_2[11]\: MX2 port map (
Y => IPEND_6(11),
A => N_658,
B => IPEND_3(11),
S => IPEND_2_SQMUXA);
\R.IPEND_RNO_3[11]\: MX2 port map (
Y => N_658,
A => IPEND(11),
B => pwdata_10,
S => IPEND_1_SQMUXA);
\R.IPEND_RNO_1[11]\: NOR2A port map (
Y => IFORCE_0_0(11),
A => UN1_RES(11),
B => IFORCE_0(11));
\R.IPEND_RNO_4[11]\: NOR2A port map (
Y => IPEND_3(11),
A => IPEND(11),
B => pwdata_10);
\R.IMASK_0_RNIJN9A8[3]\: OR2A port map (
Y => N_57,
A => IMASK_0(3),
B => N_1001);
\R.IFORCE_0_RNO_0[1]\: AOI1B port map (
Y => IFORCE_0_1(1),
A => intack,
B => UN1_RES(1),
C => IFORCE_0_6(1));
\R.IPEND_RNO_0[1]\: AOI1B port map (
Y => IPEND_1(1),
A => intack,
B => IFORCE_0_0(1),
C => IPEND_6(1));
\R.IFORCE_0_RNO[1]\: NOR2B port map (
Y => IFORCE_0_RNO(1),
A => IFORCE_0_1(1),
B => flash_rpn_c);
\R.IPEND_RNO[1]\: NOR2B port map (
Y => IPEND_RNO(1),
A => IPEND_1(1),
B => flash_rpn_c);
\R.IFORCE_0_RNO_1[1]\: MX2 port map (
Y => IFORCE_0_6(1),
A => N_698,
B => IFORCE_0(1),
S => N_713);
\R.IFORCE_0_RNO_2[1]\: MX2 port map (
Y => N_698,
A => IFORCE_0_3(1),
B => pwdata_0_d0,
S => N_999);
\R.IPEND_RNO_1[1]\: NOR2A port map (
Y => IFORCE_0_0(1),
A => UN1_RES(1),
B => IFORCE_0(1));
\R.IFORCE_0_RNO_3[1]\: OA1B port map (
Y => IFORCE_0_3(1),
A => pwdata_0_d0,
B => IFORCE_0(1),
C => pwdata_16);
\R.IPEND_RNI5NGD[1]\: OR2 port map (
Y => UN1_TEMP(1),
A => IPEND(1),
B => IFORCE_0(1));
\R.IMASK_0_RNO[1]\: NOR2B port map (
Y => IMASK_0_RNO(1),
A => N_892,
B => flash_rpn_c);
\R.IMASK_0_RNO_0[1]\: MX2 port map (
Y => N_892,
A => IMASK_0(1),
B => pwdata_0_d0,
S => IMASK_0_1_SQMUXA);
\COMB.V.ILEVEL17_I_O2_0_O2\: OR3C port map (
Y => N_89,
A => N_244,
B => UN1_APBI_1_1,
C => pwrite);
\R.IPEND_RNO_4[1]\: NOR2A port map (
Y => IPEND_3(1),
A => IPEND(1),
B => pwdata_0_d0);
\R.IPEND_RNO_3[1]\: MX2 port map (
Y => N_648,
A => IPEND(1),
B => pwdata_0_d0,
S => IPEND_1_SQMUXA);
\R.IPEND_RNO_2[1]\: MX2 port map (
Y => IPEND_6(1),
A => N_648,
B => IPEND_3(1),
S => IPEND_2_SQMUXA);
\R.IPEND_RNO_4[6]\: NOR2 port map (
Y => N_83,
A => IPEND(6),
B => IPEND_1_SQMUXA);
\R.IPEND_RNO_1[6]\: NOR2B port map (
Y => N_1050,
A => IPEND_2_SQMUXA,
B => pwdata_5);
\R.IPEND_RNO_3[6]\: NOR2A port map (
Y => N_85,
A => IPEND_1_SQMUXA,
B => pwdata_5);
\R.IPEND_RNIPEPU1[12]\: NOR2B port map (
Y => IPEND_M(12),
A => IPEND(12),
B => PRDATA_1_SQMUXA);
\R.IMASK_0_RNO_0[12]\: MX2 port map (
Y => N_903,
A => IMASK_0(12),
B => pwdata_11,
S => IMASK_0_1_SQMUXA);
\R.IMASK_0_RNO[12]\: NOR2B port map (
Y => N_58,
A => N_903,
B => flash_rpn_c);
\R.IFORCE_0_RNIN5ME2[12]\: NOR2A port map (
Y => PRDATA_15_M(12),
A => IFORCE_0(12),
B => N_999);
\R.IMASK_0_RNI37KG8[12]\: OR2A port map (
Y => N_990,
A => IMASK_0(12),
B => N_1001);
\R.IPEND_RNI995E[12]\: OR2 port map (
Y => N_97,
A => IPEND(12),
B => IFORCE_0(12));
\COMB.PRDATA44_0_O2\: OR2A port map (
Y => N_100,
A => paddr_5,
B => paddr_4);
PRDATA_0_SQMUXA_0_O2: OR2 port map (
Y => N_400,
A => paddr_5,
B => paddr_4);
\R.IPEND_RNO_0[2]\: AOI1B port map (
Y => IPEND_1(2),
A => intack,
B => IFORCE_0_0(2),
C => IPEND_21(2));
\R.IPEND_RNO[2]\: NOR2B port map (
Y => IPEND_RNO(2),
A => IPEND_1(2),
B => flash_rpn_c);
\R.IPEND_RNO_3[2]\: MX2 port map (
Y => IPEND_6(2),
A => N_649,
B => IPEND_3(2),
S => IPEND_2_SQMUXA);
\R.IPEND_RNO_4[2]\: MX2 port map (
Y => N_649,
A => IPEND(2),
B => pwdata_1,
S => IPEND_1_SQMUXA);
\R.IPEND_RNO_2[2]\: OR2 port map (
Y => IPEND_21(2),
A => IPEND_6(2),
B => pirq(2));
\R.IPEND_RNO_5[2]\: NOR2A port map (
Y => IPEND_3(2),
A => IPEND(2),
B => pwdata_1);
\R.IMASK_0_RNI48KG8[13]\: OR2A port map (
Y => N_989,
A => IMASK_0(13),
B => N_1001);
\R.IFORCE_0_RNO_2[13]\: NOR2A port map (
Y => N_156,
A => N_165,
B => N_119);
\R.IFORCE_0_RNO_0[13]\: OA1C port map (
Y => N_1026,
A => pwdata_12,
B => N_713,
C => IFORCE_0(13));
\R.IMASK_0_RNO_0[13]\: MX2 port map (
Y => N_904,
A => IMASK_0(13),
B => pwdata_12,
S => IMASK_0_1_SQMUXA);
\R.IFORCE_0_RNI0UD02[13]\: NOR2B port map (
Y => IFORCE_0_M(13),
A => IFORCE_0(13),
B => PRDATA_2_SQMUXA);
\COMB.0.DECODE.UN1_RES_1_0\: NOR2A port map (
Y => UN1_RES(1),
A => UN1_RES_2(3),
B => N_119);
\R.IPEND_RNO_4[3]\: NOR2 port map (
Y => N_1014,
A => IPEND(3),
B => IPEND_1_SQMUXA);
\R.IPEND_RNO_1[3]\: NOR2B port map (
Y => N_1016,
A => IPEND_2_SQMUXA,
B => pwdata_2);
\R.IPEND_RNO_3[3]\: NOR2A port map (
Y => N_1017,
A => IPEND_1_SQMUXA,
B => pwdata_2);
\R.IPEND_0_I_A2_3[12]\: NOR2A port map (
Y => N_165,
A => intack,
B => N_120);
\COMB.0.DECODE.UN1_RES_11_0_A4\: NOR2A port map (
Y => UN1_RES(11),
A => UN1_RES_2(9),
B => N_1007);
\R.IPEND_RNO_4[15]\: NOR2 port map (
Y => N_1054,
A => IPEND(15),
B => IPEND_1_SQMUXA);
\R.IPEND_RNO_1[15]\: NOR2B port map (
Y => N_1055,
A => pwdata_14,
B => IPEND_2_SQMUXA);
\R.IPEND_RNO_3[15]\: NOR2A port map (
Y => N_1056,
A => IPEND_1_SQMUXA,
B => pwdata_14);
\COMB.0.DECODE.UN1_RES_15_0_A2\: NOR2 port map (
Y => UN1_RES(15),
A => N_120,
B => N_1007);
\R.IPEND_RNO_1[7]\: NOR2A port map (
Y => IFORCE_0_0(7),
A => UN1_RES(7),
B => IFORCE_0(7));
\R.IFORCE_0_RNO[7]\: NOR2B port map (
Y => IFORCE_0_RNO(7),
A => IFORCE_0_1(7),
B => flash_rpn_c);
\R.IFORCE_0_RNO_0[7]\: AOI1B port map (
Y => IFORCE_0_1(7),
A => intack,
B => UN1_RES(7),
C => IFORCE_0_6(7));
\COMB.0.DECODE.UN1_RES_7\: NOR2A port map (
Y => UN1_RES(7),
A => UN1_RES_2(7),
B => N_1007);
\R.IFORCE_0_RNO_1[6]\: NOR2A port map (
Y => UN1_RES(6),
A => UN1_RES_2(7),
B => N_51);
\R.IFORCE_0_RNO[8]\: NOR2B port map (
Y => IFORCE_0_RNO(8),
A => IFORCE_0_1(8),
B => flash_rpn_c);
\R.IFORCE_0_RNO_0[8]\: AOI1B port map (
Y => IFORCE_0_1(8),
A => intack,
B => UN1_RES(8),
C => IFORCE_0_6(8));
\R.IFORCE_0_0_I_A4_0_1[3]\: NOR2A port map (
Y => N_1060_1,
A => UN1_RES_2(3),
B => N_1007);
\R.IPEND_0_I_A2[6]\: NOR2A port map (
Y => N_1073,
A => intack,
B => N_51);
\R.IFORCE_0_0_I_0_RNO[2]\: MX2C port map (
Y => IFORCE_0_6_I(2),
A => N_699,
B => IFORCE_0(2),
S => N_713);
\R.IFORCE_0_0_I_A2_2[14]\: NOR2A port map (
Y => N_171,
A => N_165,
B => N_51);
\R.IFORCE_0_RNO_0[14]\: OA1C port map (
Y => N_158,
A => pwdata_13,
B => N_713,
C => IFORCE_0(14));
\R.ILEVEL[1]_REG_Z1194\: DFN1E1 port map (
Q => ILEVEL(1),
CLK => ramclk_c,
D => pwdata_0_d0,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[2]_REG_Z1196\: DFN1E1 port map (
Q => ILEVEL(2),
CLK => ramclk_c,
D => pwdata_1,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[3]_REG_Z1198\: DFN1E1 port map (
Q => ILEVEL(3),
CLK => ramclk_c,
D => pwdata_2,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[4]_REG_Z1200\: DFN1E1 port map (
Q => ILEVEL(4),
CLK => ramclk_c,
D => pwdata_0(4),
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[5]_REG_Z1202\: DFN1E1 port map (
Q => ILEVEL(5),
CLK => ramclk_c,
D => pwdata_0(5),
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[6]_REG_Z1204\: DFN1E1 port map (
Q => ILEVEL(6),
CLK => ramclk_c,
D => pwdata_5,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[7]_REG_Z1206\: DFN1E1 port map (
Q => ILEVEL(7),
CLK => ramclk_c,
D => pwdata_6,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[8]_REG_Z1208\: DFN1E1 port map (
Q => ILEVEL(8),
CLK => ramclk_c,
D => pwdata_7,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[9]_REG_Z1210\: DFN1E1 port map (
Q => ILEVEL(9),
CLK => ramclk_c,
D => pwdata_8,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[10]_REG_Z1212\: DFN1E1 port map (
Q => ILEVEL(10),
CLK => ramclk_c,
D => pwdata_9,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[11]_REG_Z1214\: DFN1E1 port map (
Q => ILEVEL(11),
CLK => ramclk_c,
D => pwdata_10,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[12]_REG_Z1216\: DFN1E1 port map (
Q => ILEVEL(12),
CLK => ramclk_c,
D => pwdata_11,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[13]_REG_Z1218\: DFN1E1 port map (
Q => ILEVEL(13),
CLK => ramclk_c,
D => pwdata_12,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[14]_REG_Z1220\: DFN1E1 port map (
Q => ILEVEL(14),
CLK => ramclk_c,
D => pwdata_13,
E => ILEVEL_0_SQMUXA);
\R.ILEVEL[15]_REG_Z1222\: DFN1E1 port map (
Q => ILEVEL(15),
CLK => ramclk_c,
D => pwdata_14,
E => ILEVEL_0_SQMUXA);
\R.IMASK_0[1]_REG_Z1224\: DFN1 port map (
Q => IMASK_0(1),
CLK => ramclk_c,
D => IMASK_0_RNO(1));
\R.IMASK_0[2]_REG_Z1226\: DFN1 port map (
Q => IMASK_0(2),
CLK => ramclk_c,
D => IMASK_0_RNO(2));
\R.IMASK_0[3]_REG_Z1228\: DFN1 port map (
Q => IMASK_0(3),
CLK => ramclk_c,
D => IMASK_0_RNO(3));
\R.IMASK_0[4]_REG_Z1230\: DFN1 port map (
Q => IMASK_0(4),
CLK => ramclk_c,
D => IMASK_0_RNO(4));
\R.IMASK_0[5]_REG_Z1232\: DFN1 port map (
Q => IMASK_0(5),
CLK => ramclk_c,
D => IMASK_0_RNO(5));
\R.IMASK_0[6]_REG_Z1234\: DFN1 port map (
Q => IMASK_0(6),
CLK => ramclk_c,
D => N_46);
\R.IMASK_0[7]_REG_Z1236\: DFN1 port map (
Q => IMASK_0(7),
CLK => ramclk_c,
D => N_48);
\R.IMASK_0[8]_REG_Z1238\: DFN1 port map (
Q => IMASK_0(8),
CLK => ramclk_c,
D => N_50);
\R.IMASK_0[9]_REG_Z1240\: DFN1 port map (
Q => IMASK_0(9),
CLK => ramclk_c,
D => N_52);
\R.IMASK_0[10]_REG_Z1242\: DFN1 port map (
Q => IMASK_0(10),
CLK => ramclk_c,
D => N_54);
\R.IMASK_0[11]_REG_Z1244\: DFN1 port map (
Q => IMASK_0(11),
CLK => ramclk_c,
D => N_56);
\R.IMASK_0[12]_REG_Z1246\: DFN1 port map (
Q => IMASK_0(12),
CLK => ramclk_c,
D => N_58);
\R.IMASK_0[13]_REG_Z1248\: DFN1 port map (
Q => IMASK_0(13),
CLK => ramclk_c,
D => N_60);
\R.IMASK_0[14]_REG_Z1250\: DFN1 port map (
Q => IMASK_0(14),
CLK => ramclk_c,
D => N_62);
\R.IMASK_0[15]_REG_Z1252\: DFN1 port map (
Q => IMASK_0(15),
CLK => ramclk_c,
D => N_64);
\R.IPEND[1]_REG_Z1254\: DFN1 port map (
Q => IPEND(1),
CLK => ramclk_c,
D => IPEND_RNO(1));
\R.IPEND[2]_REG_Z1256\: DFN1 port map (
Q => IPEND(2),
CLK => ramclk_c,
D => IPEND_RNO(2));
\R.IPEND[3]_REG_Z1258\: DFN1 port map (
Q => IPEND(3),
CLK => ramclk_c,
D => N_63);
\R.IPEND[4]_REG_Z1260\: DFN1 port map (
Q => IPEND(4),
CLK => ramclk_c,
D => N_66);
\R.IPEND[5]_REG_Z1262\: DFN1 port map (
Q => IPEND(5),
CLK => ramclk_c,
D => N_18);
\R.IPEND[6]_REG_Z1264\: DFN1 port map (
Q => IPEND(6),
CLK => ramclk_c,
D => N_20);
\R.IPEND[7]_REG_Z1266\: DFN1 port map (
Q => IPEND(7),
CLK => ramclk_c,
D => IPEND_RNO(7));
\R.IPEND[8]_REG_Z1268\: DFN1 port map (
Q => IPEND(8),
CLK => ramclk_c,
D => N_68);
\R.IPEND[9]_REG_Z1270\: DFN1 port map (
Q => IPEND(9),
CLK => ramclk_c,
D => N_22);
\R.IPEND[10]_REG_Z1272\: DFN1 port map (
Q => IPEND(10),
CLK => ramclk_c,
D => IPEND_RNO(10));
\R.IPEND[11]_REG_Z1274\: DFN1 port map (
Q => IPEND(11),
CLK => ramclk_c,
D => IPEND_RNO(11));
\R.IPEND[12]_REG_Z1276\: DFN1 port map (
Q => IPEND(12),
CLK => ramclk_c,
D => N_65);
\R.IPEND[13]_REG_Z1278\: DFN1 port map (
Q => IPEND(13),
CLK => ramclk_c,
D => N_70);
\R.IPEND[14]_REG_Z1280\: DFN1 port map (
Q => IPEND(14),
CLK => ramclk_c,
D => N_67);
\R.IPEND[15]_REG_Z1282\: DFN1 port map (
Q => IPEND(15),
CLK => ramclk_c,
D => IPEND_RNO(15));
\R.IFORCE_0[1]_REG_Z1284\: DFN1 port map (
Q => IFORCE_0(1),
CLK => ramclk_c,
D => IFORCE_0_RNO(1));
\R.IFORCE_0[2]_REG_Z1286\: DFN1 port map (
Q => IFORCE_0(2),
CLK => ramclk_c,
D => IFORCE_0_0_I(2));
\R.IFORCE_0[3]_REG_Z1288\: DFN1 port map (
Q => IFORCE_0(3),
CLK => ramclk_c,
D => IFORCE_0_RNO(3));
\R.IFORCE_0[4]_REG_Z1290\: DFN1 port map (
Q => IFORCE_0(4),
CLK => ramclk_c,
D => IFORCE_0_RNO(4));
\R.IFORCE_0[5]_REG_Z1292\: DFN1 port map (
Q => IFORCE_0(5),
CLK => ramclk_c,
D => IFORCE_0_RNO(5));
\R.IFORCE_0[6]_REG_Z1294\: DFN1 port map (
Q => IFORCE_0(6),
CLK => ramclk_c,
D => IFORCE_0_RNO(6));
\R.IFORCE_0[7]_REG_Z1296\: DFN1 port map (
Q => IFORCE_0(7),
CLK => ramclk_c,
D => IFORCE_0_RNO(7));
\R.IFORCE_0[8]_REG_Z1298\: DFN1 port map (
Q => IFORCE_0(8),
CLK => ramclk_c,
D => IFORCE_0_RNO(8));
\R.IFORCE_0[9]_REG_Z1300\: DFN1 port map (
Q => IFORCE_0(9),
CLK => ramclk_c,
D => IFORCE_0_RNO(9));
\R.IFORCE_0[10]_REG_Z1302\: DFN1 port map (
Q => IFORCE_0(10),
CLK => ramclk_c,
D => IFORCE_0_RNO(10));
\R.IFORCE_0[11]_REG_Z1304\: DFN1 port map (
Q => IFORCE_0(11),
CLK => ramclk_c,
D => IFORCE_0_RNO(11));
\R.IFORCE_0[12]_REG_Z1306\: DFN1 port map (
Q => IFORCE_0(12),
CLK => ramclk_c,
D => IFORCE_0_RNO(12));
\R.IFORCE_0[13]_REG_Z1308\: DFN1 port map (
Q => IFORCE_0(13),
CLK => ramclk_c,
D => N_69);
\R.IFORCE_0[14]_REG_Z1310\: DFN1 port map (
Q => IFORCE_0(14),
CLK => ramclk_c,
D => N_71);
\R.IFORCE_0[15]_REG_Z1312\: DFN1 port map (
Q => IFORCE_0(15),
CLK => ramclk_c,
D => IFORCE_0_RNO(15));
\R.IRL_0[0]_REG_Z1314\: DFN1 port map (
Q => irl_2_0,
CLK => ramclk_c,
D => IRL_0_1(0));
\R.IRL_0[1]_REG_Z1316\: DFN1 port map (
Q => irl_2_1,
CLK => ramclk_c,
D => IRL_0_1(1));
\R.IRL_0[2]_REG_Z1318\: DFN1 port map (
Q => irl_3(2),
CLK => ramclk_c,
D => IRL_0_1(2));
\R.IRL_0[3]_REG_Z1320\: DFN1 port map (
Q => irl_0(3),
CLK => ramclk_c,
D => IRL_0_1(3));
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
prdata_26 <= PRDATA;
N_84 <= N_400;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity apbuart_work_leon3mp_rtl_0layer0 is
port(
paddr_0 : in std_logic_vector(4 downto 4);
brate_10 :  out std_logic;
brate_9 :  out std_logic;
brate_m_0 :  out std_logic;
brate_m_3 :  out std_logic;
pwdata_0 : in std_logic_vector(5 downto 4);
pirq : out std_logic_vector(2 downto 2);
pwdata : in std_logic_vector(15 downto 0);
prdata_0 :  out std_logic;
prdata_4 :  out std_logic;
prdata_2 :  out std_logic;
prdata_6 :  out std_logic;
prdata_iv_0_1_1 :  out std_logic;
prdata_0_iv_0_1 : out std_logic_vector(7 downto 7);
prdata_iv_0_2_0 :  out std_logic;
prdata_iv_0_2_2 :  out std_logic;
paddr : in std_logic_vector(5 downto 2);
rxd1_c :  in std_logic;
ramclk_c :  in std_logic;
rdata62_1 :  in std_logic;
extclken_m :  out std_logic;
N_199 :  out std_logic;
N_190 :  out std_logic;
N_180 :  out std_logic;
N_170 :  out std_logic;
debug_m :  out std_logic;
N_244 :  in std_logic;
N_64 :  in std_logic;
rdata63_2 :  in std_logic;
tsemptyirqen :  out std_logic;
thold_0_0_sqmuxa_1 :  out std_logic;
N_229 :  in std_logic;
penable :  in std_logic;
stop :  out std_logic;
delayirqen :  out std_logic;
flash_rpn_c :  in std_logic;
breakirqen :  out std_logic;
N_110 :  out std_logic;
pwrite :  in std_logic;
N_790 :  out std_logic;
N_84 :  in std_logic;
rdata62_4 :  out std_logic;
txd1_c :  out std_logic;
txd1_c_i :  out std_logic);
end apbuart_work_leon3mp_rtl_0layer0;

architecture beh of apbuart_work_leon3mp_rtl_0layer0 is
signal UN1_UART1 : std_logic_vector(36 downto 2);
signal DWACT_FDEC_E : std_logic_vector(6 downto 0);
signal UN3_TXCLK_M : std_logic_vector(0 to 0);
signal TXCLK : std_logic_vector(2 downto 0);
signal TXCLK_1 : std_logic_vector(2 downto 0);
signal PRDATA_IV_0_1 : std_logic_vector(6 downto 0);
signal TCNT : std_logic_vector(0 to 0);
signal PRDATA_IV_0_0 : std_logic_vector(6 downto 0);
signal BRATE : std_logic_vector(11 downto 0);
signal RCNT : std_logic_vector(0 to 0);
signal PRDATA_IV_0_2 : std_logic_vector(4 to 4);
signal RHOLD_0 : std_logic_vector(7 downto 0);
signal TXSTATE_1_0_A4_1_0 : std_logic_vector(1 downto 0);
signal RXCLK : std_logic_vector(2 downto 0);
signal TXSTATE_1_0_A2_0 : std_logic_vector(1 to 1);
signal TXSTATE : std_logic_vector(1 downto 0);
signal TSHIFT : std_logic_vector(9 downto 0);
signal RSHIFT : std_logic_vector(7 downto 0);
signal RXSTATE : std_logic_vector(4 downto 0);
signal THOLD_0 : std_logic_vector(7 downto 0);
signal TXSTATE_1 : std_logic_vector(1 downto 0);
signal RXDB : std_logic_vector(1 downto 0);
signal IRQCNT : std_logic_vector(5 downto 0);
signal SCALER_1_I_0_TZ : std_logic_vector(11 to 11);
signal RXDB_3 : std_logic_vector(0 to 0);
signal RXF : std_logic_vector(4 downto 0);
signal SCALER_1 : std_logic_vector(10 downto 1);
signal TCNT_RNO_0 : std_logic_vector(0 to 0);
signal RXCLK_1 : std_logic_vector(2 downto 0);
signal RSHIFT_RNO_0 : std_logic_vector(7 downto 0);
signal RCNT_RNO : std_logic_vector(0 to 0);
signal TSHIFT_13 : std_logic_vector(9 downto 0);
signal TSHIFT_10_IV : std_logic_vector(0 to 0);
signal TSHIFT_1 : std_logic_vector(0 to 0);
signal N_789_0 : std_logic ;
signal RDATA63 : std_logic ;
signal N_72 : std_logic ;
signal N_11 : std_logic ;
signal N_9 : std_logic ;
signal N_4 : std_logic ;
signal N_215 : std_logic ;
signal N_104_I : std_logic ;
signal N_212 : std_logic ;
signal DEBUG : std_logic ;
signal RDATA62_I : std_logic ;
signal UN1_APBI_5_I : std_logic ;
signal TXCLK_1_SQMUXA : std_logic ;
signal TICK_M : std_logic ;
signal N_103 : std_logic ;
signal N_784 : std_logic ;
signal UN1_APBI_2 : std_logic ;
signal TXTICK_0_SQMUXA : std_logic ;
signal TICK_M_0 : std_logic ;
signal PARERR_0_SQMUXA_1_I_A2_0_0_O2_0 : std_logic ;
signal PARERR_0_SQMUXA_1_I_A2_1 : std_logic ;
signal PARERR_0_SQMUXA_1_I_A2_0 : std_logic ;
signal RHOLD_0_1_SQMUXA_0_A2_1 : std_logic ;
signal RHOLD_0_1_SQMUXA_0_A2_0 : std_logic ;
signal N_220 : std_logic ;
signal N_191 : std_logic ;
signal N_395 : std_logic ;
signal N_201 : std_logic ;
signal N_788 : std_logic ;
signal OVF : std_logic ;
signal N_181 : std_logic ;
signal N_176 : std_logic ;
signal N_177 : std_logic ;
signal N_178 : std_logic ;
signal BREAK : std_logic ;
signal N_186 : std_logic ;
signal FRAME : std_logic ;
signal N_172 : std_logic ;
signal N_167 : std_logic ;
signal N_168 : std_logic ;
signal N_169 : std_logic ;
signal N_197 : std_logic ;
signal N_198 : std_logic ;
signal N_196 : std_logic ;
signal IRQ_1_0_2 : std_logic ;
signal IRQ_1_0_0 : std_logic ;
signal N_119 : std_logic ;
signal N_213 : std_logic ;
signal N_163 : std_logic ;
signal N_118 : std_logic ;
signal IRQ_12_0_A2_0_2 : std_logic ;
signal IRQ_12_0_A2_0_1 : std_logic ;
signal IRQ_12_0_A2_0_0 : std_logic ;
signal RIRQEN : std_logic ;
signal TICK : std_logic ;
signal TXTICK_0_0 : std_logic ;
signal IRQ_12_0_A2_1_0 : std_logic ;
signal IRQPEND : std_logic ;
signal TXTICK : std_logic ;
signal PAREN : std_logic ;
signal RXTICK_0_0 : std_logic ;
signal UN1_APBI_2_0 : std_logic ;
signal TXTICK_2 : std_logic ;
signal TXTICK_1 : std_logic ;
signal RSHIFT_1_SQMUXA_0_0 : std_logic ;
signal RXTICK : std_logic ;
signal RSHIFT_1_SQMUXA_0_TZ : std_logic ;
signal RXSTATE_2_SQMUXA : std_logic ;
signal IRQ_1_0_A2_0_0 : std_logic ;
signal DELAYIRQEN_393 : std_logic ;
signal RHOLD_0_0_SQMUXA_2_I_A2_0 : std_logic ;
signal DPAR : std_logic ;
signal DPAR_1_IV_0_A3_0_0 : std_logic ;
signal FRAME_0_SQMUXA_I_O2_5 : std_logic ;
signal FRAME_0_SQMUXA_I_O2_3 : std_logic ;
signal FRAME_0_SQMUXA_I_O2_4 : std_logic ;
signal FRAME_0_SQMUXA_I_O2_1 : std_logic ;
signal TPAR_0_SQMUXA_0 : std_logic ;
signal TSHIFT11_7_5 : std_logic ;
signal TSHIFT11_7_3 : std_logic ;
signal TSHIFT11_7_4 : std_logic ;
signal TSHIFT11_7_1 : std_logic ;
signal TPAR_I_M_0 : std_logic ;
signal TPAR : std_logic ;
signal N_174 : std_logic ;
signal N_175 : std_logic ;
signal N_194 : std_logic ;
signal N_195 : std_logic ;
signal N_219 : std_logic ;
signal N_203 : std_logic ;
signal N_204 : std_logic ;
signal N_158 : std_logic ;
signal N_136 : std_logic ;
signal IRQ_1 : std_logic ;
signal IRQ_1_2 : std_logic ;
signal N_216 : std_logic ;
signal THOLD_0_0_SQMUXA : std_logic ;
signal BREAK_1_SQMUXA : std_logic ;
signal TICK_1 : std_logic ;
signal TXEN : std_logic ;
signal EXTCLKEN : std_logic ;
signal N_20 : std_logic ;
signal N_512 : std_logic ;
signal N_513 : std_logic ;
signal N_511 : std_logic ;
signal N_217 : std_logic ;
signal TXTICK_RNO_0 : std_logic ;
signal CO1 : std_logic ;
signal N_225 : std_logic ;
signal N_508 : std_logic ;
signal N_509 : std_logic ;
signal N_510 : std_logic ;
signal N_515 : std_logic ;
signal STOP_392 : std_logic ;
signal N_516 : std_logic ;
signal N_513_2 : std_logic ;
signal N_514 : std_logic ;
signal TSEMPTY_4 : std_logic ;
signal TSEMPTY : std_logic ;
signal RXTICK_RNO : std_logic ;
signal CO1_0 : std_logic ;
signal RSHIFT_0_SQMUXA_1 : std_logic ;
signal N_19 : std_logic ;
signal N_112 : std_logic ;
signal N_226 : std_logic ;
signal N_37 : std_logic ;
signal N_154 : std_logic ;
signal N_6 : std_logic ;
signal TXTICK_0 : std_logic ;
signal UN2_CTSN_1 : std_logic ;
signal DPAR_1 : std_logic ;
signal N_148 : std_logic ;
signal N_150 : std_logic ;
signal N_149 : std_logic ;
signal OVF_0_SQMUXA : std_logic ;
signal CTSN_1 : std_logic ;
signal RXDB_1 : std_logic ;
signal TSHIFT11_7 : std_logic ;
signal LOOPB : std_logic ;
signal FLOW : std_logic ;
signal N_783 : std_logic ;
signal N_115 : std_logic ;
signal IRQPEND_0_SQMUXA_1_I_1 : std_logic ;
signal N_77 : std_logic ;
signal N_787 : std_logic ;
signal N_782 : std_logic ;
signal N_785 : std_logic ;
signal N_781 : std_logic ;
signal TXD_1 : std_logic ;
signal I_32_3 : std_logic ;
signal N_34 : std_logic ;
signal TIRQEN : std_logic ;
signal N_598 : std_logic ;
signal BREAK_1 : std_logic ;
signal N_26 : std_logic ;
signal N_639 : std_logic ;
signal N_640 : std_logic ;
signal BREAKIRQEN_1_SQMUXA : std_logic ;
signal N_642 : std_logic ;
signal N_643 : std_logic ;
signal N_644 : std_logic ;
signal N_396 : std_logic ;
signal SCALER_2_SQMUXA : std_logic ;
signal N_789 : std_logic ;
signal N_449 : std_logic ;
signal I_5_4 : std_logic ;
signal N_450 : std_logic ;
signal I_7_4 : std_logic ;
signal N_451 : std_logic ;
signal I_9_4 : std_logic ;
signal N_453 : std_logic ;
signal I_14_6 : std_logic ;
signal N_454 : std_logic ;
signal I_17_3 : std_logic ;
signal N_455 : std_logic ;
signal I_20_3 : std_logic ;
signal N_456 : std_logic ;
signal I_23_3 : std_logic ;
signal N_457 : std_logic ;
signal I_26_3 : std_logic ;
signal N_458 : std_logic ;
signal I_28_3 : std_logic ;
signal OVF_RNO_0 : std_logic ;
signal N_96 : std_logic ;
signal N_144 : std_logic ;
signal N_101 : std_logic ;
signal N_102 : std_logic ;
signal I_12_4 : std_logic ;
signal N_106 : std_logic ;
signal N_107 : std_logic ;
signal PARERR : std_logic ;
signal N_82 : std_logic ;
signal EXTCLKEN_RNO : std_logic ;
signal FLOW_RNO : std_logic ;
signal RXEN_RNO_0 : std_logic ;
signal N_53 : std_logic ;
signal N_61 : std_logic ;
signal STOP_RNO : std_logic ;
signal N_641 : std_logic ;
signal TSEMPTY8_1 : std_logic ;
signal TSEMPTY8 : std_logic ;
signal N_57 : std_logic ;
signal N_609 : std_logic ;
signal N_105 : std_logic ;
signal PARERR_5 : std_logic ;
signal N_85 : std_logic ;
signal N_21 : std_logic ;
signal RSHIFT_1_SQMUXA : std_logic ;
signal N_766 : std_logic ;
signal RXCLK_1_SQMUXA : std_logic ;
signal RXCLK_1_SQMUXA_1 : std_logic ;
signal N_786 : std_logic ;
signal N_209 : std_logic ;
signal RSEMPTY : std_logic ;
signal N_775 : std_logic ;
signal N_791 : std_logic ;
signal N_227 : std_logic ;
signal RXSTATE_2_SQMUXA_1 : std_logic ;
signal N_100 : std_logic ;
signal N_638 : std_logic ;
signal N_637 : std_logic ;
signal N_636 : std_logic ;
signal N_635 : std_logic ;
signal N_634 : std_logic ;
signal N_633 : std_logic ;
signal N_632 : std_logic ;
signal N_631 : std_logic ;
signal RSEMPTY_0_SQMUXA : std_logic ;
signal RXSTATE_1_SQMUXA_3 : std_logic ;
signal N_610 : std_logic ;
signal IRQPEND_1 : std_logic ;
signal N_13 : std_logic ;
signal N_221 : std_logic ;
signal N_162 : std_logic ;
signal IRQCNTE : std_logic ;
signal N_55 : std_logic ;
signal N_83 : std_logic ;
signal N_128 : std_logic ;
signal TXCLK_1_SQMUXA_1 : std_logic ;
signal THOLD_0_0_SQMUXA_391 : std_logic ;
signal N_95 : std_logic ;
signal RDATA62_397 : std_logic ;
signal N_161 : std_logic ;
signal RSEMPTY_M : std_logic ;
signal N_18 : std_logic ;
signal N_592 : std_logic ;
signal RSEMPTY_1 : std_logic ;
signal N_10 : std_logic ;
signal RSEMPTY_0_SQMUXA_1 : std_logic ;
signal UN19_RXD : std_logic ;
signal N_411 : std_logic ;
signal N_114 : std_logic ;
signal N_155 : std_logic ;
signal PARSEL : std_logic ;
signal N_160 : std_logic ;
signal NN_1 : std_logic ;
signal N_94 : std_logic ;
signal RHOLD_0_1_SQMUXA : std_logic ;
signal N_59 : std_logic ;
signal N_599 : std_logic ;
signal N_99 : std_logic ;
signal N_98 : std_logic ;
signal N_97 : std_logic ;
signal N_93 : std_logic ;
signal FRAME_1 : std_logic ;
signal N_23 : std_logic ;
signal N_483 : std_logic ;
signal TSHIFT_13_SN_N_3 : std_logic ;
signal TPAR_3 : std_logic ;
signal N_479 : std_logic ;
signal N_487 : std_logic ;
signal N_486 : std_logic ;
signal N_485 : std_logic ;
signal N_484 : std_logic ;
signal N_482 : std_logic ;
signal N_481 : std_logic ;
signal N_480 : std_logic ;
signal N_476 : std_logic ;
signal TXTICK_0_SQMUXA_1 : std_logic ;
signal TPAR_1 : std_logic ;
signal TXD1_C_398 : std_logic ;
signal NN_2 : std_logic ;
signal TSEMPTYIRQEN_390 : std_logic ;
signal BREAKIRQEN_394 : std_logic ;
signal BRATE_388 : std_logic ;
signal NN_5 : std_logic ;
signal N_5653 : std_logic ;
signal N_772 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_5 : std_logic ;
signal N_6_0 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_10_0 : std_logic ;
signal N_11_0 : std_logic ;
signal NN_3 : std_logic ;
signal NN_4 : std_logic ;
begin
\UARTOP.V.SCALER_1_I_O2_0[11]\: OR2A port map (
Y => N_789_0,
A => RDATA63,
B => N_72);
\UN4_SCALER.I_6\: OR2 port map (
Y => N_11,
A => UN1_UART1(3),
B => UN1_UART1(2));
\UN4_SCALER.I_11\: OR2 port map (
Y => N_9,
A => UN1_UART1(5),
B => DWACT_FDEC_E(0));
\UN4_SCALER.I_25\: OR2 port map (
Y => N_4,
A => UN1_UART1(10),
B => DWACT_FDEC_E(4));
\R.TXD_RNI0GOA\: INV port map (
Y => txd1_c_i,
A => TXD1_C_398);
\R.TCNT_2_I_A2[0]\: AND2 port map (
Y => N_215,
A => N_104_I,
B => N_212);
\UARTOP.V.IRQ_12_0_A2_3\: AND2 port map (
Y => N_212,
A => paddr(4),
B => DEBUG);
\UARTOP.RDATA62\: OR2A port map (
Y => RDATA62_I,
A => RDATA62_397,
B => N_84);
RDATA_2_SQMUXA_0_A2_I_O3: OR2 port map (
Y => N_396,
A => UN1_APBI_5_I,
B => RDATA62_I);
\UARTOP.V.TXCLK_1_IV_RNO[0]\: NOR2A port map (
Y => UN3_TXCLK_M(0),
A => TXCLK_1_SQMUXA,
B => TXCLK(0));
\UARTOP.V.TXCLK_1_IV[0]\: OR2 port map (
Y => TXCLK_1(0),
A => UN3_TXCLK_M(0),
B => TICK_M);
\R.RCNT_2_0_O2_0[0]\: NOR2 port map (
Y => N_104_I,
A => N_103,
B => paddr(2));
\R.RCNT_2_0_O2_1[0]\: OR2 port map (
Y => N_103,
A => N_784,
B => UN1_APBI_5_I);
\UARTOP.UN1_APBI_5_0_A2\: OR2A port map (
Y => UN1_APBI_5_I,
A => UN1_APBI_2,
B => pwrite);
\UARTOP.V.TXCLK_1_IV_RNO_0[0]\: AND2 port map (
Y => TICK_M,
A => TXTICK_0_SQMUXA,
B => TICK_M_0);
\V.PARERR_0_SQMUXA_1_I_A2_0_0_O2\: OR2 port map (
Y => N_784,
A => N_84,
B => PARERR_0_SQMUXA_1_I_A2_0_0_O2_0);
\V.PARERR_0_SQMUXA_1_I_A2_1\: NOR2A port map (
Y => PARERR_0_SQMUXA_1_I_A2_1,
A => PARERR_0_SQMUXA_1_I_A2_0,
B => N_784);
\V.PARERR_0_SQMUXA_1_I_A2_0\: NOR2A port map (
Y => PARERR_0_SQMUXA_1_I_A2_0,
A => paddr(2),
B => paddr(4));
\UN1_V.RHOLD_0_1_SQMUXA_0_A2_1\: NOR2A port map (
Y => RHOLD_0_1_SQMUXA_0_A2_1,
A => RHOLD_0_1_SQMUXA_0_A2_0,
B => N_784);
\UN1_V.RHOLD_0_1_SQMUXA_0_A2_0\: NOR2A port map (
Y => RHOLD_0_1_SQMUXA_0_A2_0,
A => paddr(4),
B => paddr(2));
\R.TCNT_RNI2PCB9[0]\: AO1A port map (
Y => PRDATA_IV_0_1(2),
A => TCNT(0),
B => N_220,
C => PRDATA_IV_0_0(2));
\R.BRATE_RNI87DI8[2]\: AO1A port map (
Y => PRDATA_IV_0_0(2),
A => N_395,
B => BRATE(2),
C => N_191);
\R.RCNT_RNIAKHF9[0]\: AO1 port map (
Y => PRDATA_IV_0_1(0),
A => RCNT(0),
B => N_220,
C => PRDATA_IV_0_0(0));
\R.BRATE_RNIIEGF8[0]\: AO1A port map (
Y => PRDATA_IV_0_0(0),
A => N_395,
B => BRATE(0),
C => N_201);
\R.RHOLD_0_RNIH2BVA[4]\: AO1A port map (
Y => PRDATA_IV_0_2(4),
A => N_788,
B => RHOLD_0(4),
C => PRDATA_IV_0_1(4));
\R.OVF_RNI4TIV9\: AO1 port map (
Y => PRDATA_IV_0_1(4),
A => OVF,
B => N_220,
C => PRDATA_IV_0_0(4));
\R.BRATE_RNI03AS8[4]\: AO1A port map (
Y => PRDATA_IV_0_0(4),
A => N_395,
B => BRATE(4),
C => N_181);
\R.RHOLD_0_RNI3KKMA[5]\: AO1A port map (
Y => prdata_iv_0_2_2,
A => N_788,
B => RHOLD_0(5),
C => PRDATA_IV_0_1(5));
\R.BRATE_RNILDSM9[5]\: OR3 port map (
Y => PRDATA_IV_0_1(5),
A => N_176,
B => N_177,
C => N_178);
\R.RHOLD_0_RNILBBPA[3]\: AO1A port map (
Y => prdata_iv_0_2_0,
A => N_788,
B => RHOLD_0(3),
C => PRDATA_IV_0_1(3));
\R.BREAK_RNI97JP9\: AO1 port map (
Y => PRDATA_IV_0_1(3),
A => BREAK,
B => N_220,
C => PRDATA_IV_0_0(3));
\R.BRATE_RNIBI1N8[3]\: AO1A port map (
Y => PRDATA_IV_0_0(3),
A => N_395,
B => BRATE(3),
C => N_186);
\R.FRAME_RNINB5L9\: AO1 port map (
Y => PRDATA_IV_0_1(6),
A => FRAME,
B => N_220,
C => PRDATA_IV_0_0(6));
\R.BRATE_RNIJ2VH8[6]\: AO1A port map (
Y => PRDATA_IV_0_0(6),
A => N_395,
B => BRATE(6),
C => N_172);
\R.LOOPB_RNI8H1F9\: OR3 port map (
Y => prdata_0_iv_0_1(7),
A => N_167,
B => N_168,
C => N_169);
\R.RCNT_2_0_O2_1_RNIK0HN9[0]\: OR3 port map (
Y => prdata_iv_0_1_1,
A => N_197,
B => N_198,
C => N_196);
\R.IRQ_RNO_0\: OR3 port map (
Y => IRQ_1_0_2,
A => IRQ_1_0_0,
B => N_119,
C => N_213);
\R.IRQ_RNO_3\: AO1 port map (
Y => IRQ_1_0_0,
A => BREAKIRQEN_394,
B => N_163,
C => N_118);
\R.IRQ_RNO_6\: NOR3A port map (
Y => IRQ_12_0_A2_0_2,
A => IRQ_12_0_A2_0_1,
B => N_84,
C => PARERR_0_SQMUXA_1_I_A2_0_0_O2_0);
\R.IRQ_RNO_9\: NOR3C port map (
Y => IRQ_12_0_A2_0_1,
A => paddr(4),
B => DEBUG,
C => IRQ_12_0_A2_0_0);
\R.IRQ_RNO_11\: NOR2A port map (
Y => IRQ_12_0_A2_0_0,
A => RIRQEN,
B => paddr(2));
\UARTOP.V.TXCLK_1_IV_RNO_1[0]\: NOR2B port map (
Y => TICK_M_0,
A => TICK,
B => flash_rpn_c);
\R.TXTICK_RNO_0\: NOR2B port map (
Y => TXTICK_0_0,
A => TXCLK(2),
B => TICK);
\R.IRQ_RNO_8\: NOR2B port map (
Y => IRQ_12_0_A2_1_0,
A => IRQPEND,
B => DELAYIRQEN_393);
\R.TXSTATE_RNO_4[0]\: NOR2B port map (
Y => TXSTATE_1_0_A4_1_0(0),
A => STOP_392,
B => TXTICK);
\R.TXSTATE_RNO_3[1]\: NOR2B port map (
Y => TXSTATE_1_0_A4_1_0(1),
A => PAREN,
B => TXTICK);
\R.RXTICK_RNO_0\: NOR2B port map (
Y => RXTICK_0_0,
A => RXCLK(2),
B => TICK);
\V.PARERR_0_SQMUXA_1_I_A2_0_0_O2_0\: OR2 port map (
Y => PARERR_0_SQMUXA_1_I_A2_0_0_O2_0,
A => paddr(5),
B => paddr(3));
\UARTOP.UN1_APBI_2_0\: NOR2B port map (
Y => UN1_APBI_2_0,
A => penable,
B => N_229);
\R.TCNT_RNIUSSG[0]\: NOR3C port map (
Y => TXTICK_2,
A => UN1_UART1(34),
B => TCNT(0),
C => TXTICK_1);
\R.DEBUG_RNIUCAD\: NOR2A port map (
Y => TXTICK_1,
A => TXTICK,
B => DEBUG);
\R.RXTICK_RNI4MKP1\: AO1A port map (
Y => RSHIFT_1_SQMUXA_0_0,
A => RXTICK,
B => RSHIFT_1_SQMUXA_0_TZ,
C => RXSTATE_2_SQMUXA);
\R.IRQ_RNO_10\: NOR2A port map (
Y => IRQ_1_0_A2_0_0,
A => RIRQEN,
B => DELAYIRQEN_393);
\R.DPAR_RNIS476\: NOR2A port map (
Y => RHOLD_0_0_SQMUXA_2_I_A2_0,
A => RXTICK,
B => DPAR);
\R.TSHIFT_RNIGEJB[1]\: NOR2A port map (
Y => TXSTATE_1_0_A2_0(1),
A => TXSTATE(0),
B => TSHIFT(1));
\R.DPAR_RNO_4\: OA1 port map (
Y => DPAR_1_IV_0_A3_0_0,
A => PAREN,
B => RSHIFT(0),
C => RXSTATE(2));
\R.RSHIFT_RNIF4UI[4]\: OR3 port map (
Y => FRAME_0_SQMUXA_I_O2_5,
A => RSHIFT(5),
B => RSHIFT(4),
C => FRAME_0_SQMUXA_I_O2_3);
\R.RSHIFT_RNID2UI[3]\: OR3 port map (
Y => FRAME_0_SQMUXA_I_O2_4,
A => RSHIFT(3),
B => RSHIFT(7),
C => FRAME_0_SQMUXA_I_O2_1);
\R.RSHIFT_RNIM0F9[6]\: OR2 port map (
Y => FRAME_0_SQMUXA_I_O2_3,
A => RSHIFT(6),
B => RSHIFT(0));
\R.RSHIFT_RNIJTE9[1]\: OR2 port map (
Y => FRAME_0_SQMUXA_I_O2_1,
A => RSHIFT(2),
B => RSHIFT(1));
\R.TPAR_RNO_1\: NOR2A port map (
Y => TPAR_0_SQMUXA_0,
A => TXTICK,
B => TXSTATE(1));
\R.TSHIFT_RNIM30Q[2]\: NOR3C port map (
Y => TSHIFT11_7_5,
A => TSHIFT(3),
B => TSHIFT(2),
C => TSHIFT11_7_3);
\R.TSHIFT_RNI6K0Q[6]\: NOR3C port map (
Y => TSHIFT11_7_4,
A => TSHIFT(7),
B => TSHIFT(6),
C => TSHIFT11_7_1);
\R.TSHIFT_RNIT30D[4]\: NOR2B port map (
Y => TSHIFT11_7_3,
A => TSHIFT(5),
B => TSHIFT(4));
\R.TSHIFT_RNI5C0D[8]\: NOR2B port map (
Y => TSHIFT11_7_1,
A => TSHIFT(8),
B => TSHIFT(9));
\R.TSHIFT_RNO_4[0]\: NOR2A port map (
Y => TPAR_I_M_0,
A => PAREN,
B => TPAR);
\R.THOLD_0_RNIR95PA[6]\: OR3 port map (
Y => prdata_6,
A => PRDATA_IV_0_1(6),
B => N_174,
C => N_175);
\R.TCNT_RNIUECFA[0]\: OR3 port map (
Y => prdata_2,
A => PRDATA_IV_0_1(2),
B => N_194,
C => N_195);
\R.THOLD_0_RNI4NI3B[4]\: AO1 port map (
Y => prdata_4,
A => THOLD_0(4),
B => N_219,
C => PRDATA_IV_0_2(4));
\R.THOLD_0_RNI26HJA[0]\: OR3 port map (
Y => prdata_0,
A => PRDATA_IV_0_1(0),
B => N_203,
C => N_204);
\R.RCNT_RNO_0[0]\: NOR3C port map (
Y => N_158,
A => flash_rpn_c,
B => RCNT(0),
C => N_788);
\R.TCNT_RNO_0[0]\: OR3A port map (
Y => N_136,
A => TCNT(0),
B => TXTICK_0_SQMUXA,
C => N_215);
\R.IRQ_RNO\: OR3 port map (
Y => IRQ_1,
A => IRQ_1_0_2,
B => IRQ_1_2,
C => N_216);
\V.THOLD_0_0_SQMUXA_0_A2\: NOR3A port map (
Y => THOLD_0_0_SQMUXA,
A => THOLD_0_0_SQMUXA_391,
B => paddr(2),
C => N_72);
\V.PARERR_0_SQMUXA_1_I_A2_1_RNIAV626\: NOR2A port map (
Y => BREAK_1_SQMUXA,
A => PARERR_0_SQMUXA_1_I_A2_1,
B => N_72);
\R.TICK_RNO\: NOR3A port map (
Y => TICK_1,
A => TXEN,
B => EXTCLKEN,
C => N_20);
\R.IRQ_RNO_2\: NOR3A port map (
Y => N_216,
A => IRQ_12_0_A2_0_2,
B => TXTICK_0_SQMUXA,
C => N_72);
\R.TXSTATE_RNO[1]\: OR3 port map (
Y => TXSTATE_1(1),
A => N_512,
B => N_513,
C => N_511);
\UN1_V.RHOLD_0_1_SQMUXA_0_A2_1_RNIHT3B6\: NOR2A port map (
Y => N_217,
A => RHOLD_0_1_SQMUXA_0_A2_1,
B => N_72);
\R.TXTICK_RNO\: NOR3B port map (
Y => TXTICK_RNO_0,
A => TXTICK_0_0,
B => CO1,
C => TXTICK_0_SQMUXA);
\R.IRQ_RNO_5\: NOR3B port map (
Y => N_213,
A => N_225,
B => IRQ_12_0_A2_1_0,
C => TXTICK_0_SQMUXA);
\R.TXSTATE_RNO[0]\: OR3 port map (
Y => TXSTATE_1(0),
A => N_508,
B => N_509,
C => N_510);
\R.TXSTATE_RNO_2[0]\: NOR3B port map (
Y => N_510,
A => TXSTATE_1_0_A4_1_0(0),
B => N_515,
C => TXSTATE(0));
\R.TXSTATE_RNO_0[1]\: NOR3B port map (
Y => N_512,
A => STOP_392,
B => N_515,
C => TXSTATE(0));
\R.TXSTATE_RNO_1[1]\: NOR3C port map (
Y => N_513,
A => N_516,
B => TXSTATE_1_0_A4_1_0(1),
C => N_513_2);
\R.TXSTATE_RNO_0[0]\: NOR3A port map (
Y => N_508,
A => N_513_2,
B => N_514,
C => N_516);
\R.IRQ_RNO_4\: NOR3B port map (
Y => N_119,
A => TSEMPTYIRQEN_390,
B => TSEMPTY_4,
C => TSEMPTY);
\R.RXTICK_RNO\: NOR3B port map (
Y => RXTICK_RNO,
A => RXTICK_0_0,
B => CO1_0,
C => RSHIFT_0_SQMUXA_1);
\UARTOP.RDATA63\: NOR3B port map (
Y => RDATA63,
A => rdata63_2,
B => N_64,
C => N_84);
\R.RXSTATE_RNO[0]\: NOR3A port map (
Y => N_19,
A => flash_rpn_c,
B => N_112,
C => N_226);
\R.RXSTATE_RNO[4]\: OR3A port map (
Y => N_37,
A => flash_rpn_c,
B => N_154,
C => RXSTATE(0));
\R.TXSTATE_RNO_1[0]\: NOR3B port map (
Y => N_509,
A => TXSTATE(0),
B => flash_rpn_c,
C => TXTICK);
\R.RXSTATE_RNO[1]\: NOR3C port map (
Y => N_6,
A => PAREN,
B => RXSTATE(2),
C => flash_rpn_c);
\UARTOP.UN1_APBI_2\: NOR2B port map (
Y => UN1_APBI_2,
A => UN1_APBI_2_0,
B => N_244);
\R.TCNT_RNI52EC1[0]\: NOR2B port map (
Y => TXTICK_0,
A => TXTICK_2,
B => UN2_CTSN_1);
\R.DPAR_RNO\: OR3 port map (
Y => DPAR_1,
A => N_148,
B => N_150,
C => N_149);
\R.IRQ_RNO_7\: NOR3C port map (
Y => N_118,
A => RXTICK,
B => RXSTATE(0),
C => IRQ_1_0_A2_0_0);
\R.OVF_RNO_1\: NOR3C port map (
Y => OVF_0_SQMUXA,
A => CTSN_1,
B => RXSTATE(4),
C => RXDB_1);
\R.TSHIFT_RNIC6KV1[1]\: NOR2B port map (
Y => N_516,
A => TXSTATE_1_0_A2_0(1),
B => TSHIFT11_7);
\R.DPAR_RNO_3\: XA1 port map (
Y => N_149,
A => RXDB(0),
B => DPAR,
C => DPAR_1_IV_0_A3_0_0);
\R.FLOW_RNI75HR\: OR3C port map (
Y => UN2_CTSN_1,
A => LOOPB,
B => FLOW,
C => CTSN_1);
\R.RXDB_RNIU3Q5[1]\: NOR3B port map (
Y => RXDB_1,
A => UN1_UART1(36),
B => RXDB(1),
C => RXDB(0));
\R.RXSTATE_RNO_0[4]\: NOR3C port map (
Y => N_154,
A => RXTICK,
B => RXSTATE(3),
C => RXDB(0));
\R.TSHIFT_RNISN0K1[2]\: NOR2B port map (
Y => TSHIFT11_7,
A => TSHIFT11_7_5,
B => TSHIFT11_7_4);
\R.IRQCNT_RNO[4]\: XA1C port map (
Y => N_783,
A => IRQCNT(4),
B => N_115,
C => IRQPEND_0_SQMUXA_1_I_1);
\R.IRQCNT_RNO[3]\: XA1C port map (
Y => N_77,
A => N_787,
B => IRQCNT(3),
C => IRQPEND_0_SQMUXA_1_I_1);
\R.IRQCNT_RNO[2]\: XA1C port map (
Y => N_782,
A => N_785,
B => IRQCNT(2),
C => IRQPEND_0_SQMUXA_1_I_1);
\R.IRQCNT_RNO[1]\: XA1B port map (
Y => N_781,
A => IRQCNT(0),
B => IRQCNT(1),
C => IRQPEND_0_SQMUXA_1_I_1);
\R.TXD_RNO\: OR3 port map (
Y => TXD_1,
A => DEBUG,
B => TSHIFT(0),
C => LOOPB);
\R.RXSTATE_RNIDUG01[1]\: OR3 port map (
Y => RSHIFT_1_SQMUXA_0_TZ,
A => RXSTATE(3),
B => RXSTATE(1),
C => RXSTATE(0));
\R.SCALER_RNO_0[11]\: OAI1 port map (
Y => SCALER_1_I_0_TZ(11),
A => UN1_UART1(13),
B => BRATE(11),
C => I_32_3);
\R.SCALER_RNO[11]\: MX2B port map (
Y => N_34,
A => pwdata(11),
B => SCALER_1_I_0_TZ(11),
S => N_789_0);
\R.IRQ_RNO_1\: OA1 port map (
Y => IRQ_1_2,
A => NN_2,
B => TIRQEN,
C => TXTICK_0_SQMUXA);
\R.RXDB_RNO_0[0]\: MAJ3 port map (
Y => RXDB_3(0),
A => RXF(2),
B => RXF(3),
C => RXF(4));
\R.THOLD_0_RNIHI74[2]\: NOR2B port map (
Y => N_195,
A => N_219,
B => THOLD_0(2));
\UARTOP.UN1_APBI_6_I_O2\: OR2B port map (
Y => N_72,
A => UN1_APBI_2,
B => pwrite);
\R.BREAK_RNO_0\: MX2 port map (
Y => N_598,
A => BREAK,
B => BREAK_1,
S => N_26);
\R.OVF_RNO_0\: MX2 port map (
Y => N_639,
A => OVF,
B => pwdata_0(4),
S => BREAK_1_SQMUXA);
\R.TXEN_RNO_0\: MX2 port map (
Y => N_640,
A => UN1_UART1(34),
B => pwdata(1),
S => BREAKIRQEN_1_SQMUXA);
\R.RXEN_RNO_0\: MX2 port map (
Y => N_642,
A => UN1_UART1(36),
B => pwdata(0),
S => BREAKIRQEN_1_SQMUXA);
\R.FLOW_RNO_0\: MX2 port map (
Y => N_643,
A => FLOW,
B => pwdata(6),
S => BREAKIRQEN_1_SQMUXA);
\R.EXTCLKEN_RNO_0\: MX2 port map (
Y => N_644,
A => EXTCLKEN,
B => pwdata(8),
S => BREAKIRQEN_1_SQMUXA);
\R.DEBUG_RNICB2B\: NOR2A port map (
Y => debug_m,
A => DEBUG,
B => N_396);
\R.BRATE_RNI20Q98[11]\: NOR2A port map (
Y => brate_m_3,
A => BRATE(11),
B => N_395);
\R.RXEN_RNIS2B4\: OR2 port map (
Y => TXEN,
A => UN1_UART1(34),
B => UN1_UART1(36));
\R.RXEN_RNI6K1A8\: NOR2A port map (
Y => SCALER_2_SQMUXA,
A => N_789,
B => TXEN);
\R.SCALER_RNO_0[1]\: MX2 port map (
Y => N_449,
A => BRATE(1),
B => I_5_4,
S => N_20);
\R.SCALER_RNO_0[2]\: MX2 port map (
Y => N_450,
A => BRATE(2),
B => I_7_4,
S => N_20);
\R.SCALER_RNO_0[3]\: MX2 port map (
Y => N_451,
A => BRATE(3),
B => I_9_4,
S => N_20);
\R.SCALER_RNO_0[5]\: MX2 port map (
Y => N_453,
A => BRATE(5),
B => I_14_6,
S => N_20);
\R.SCALER_RNO_0[6]\: MX2 port map (
Y => N_454,
A => BRATE(6),
B => I_17_3,
S => N_20);
\R.SCALER_RNO_0[7]\: MX2 port map (
Y => N_455,
A => BRATE(7),
B => I_20_3,
S => N_20);
\R.SCALER_RNO_0[8]\: MX2 port map (
Y => N_456,
A => BRATE(8),
B => I_23_3,
S => N_20);
\R.SCALER_RNO_0[9]\: MX2 port map (
Y => N_457,
A => BRATE_388,
B => I_26_3,
S => N_20);
\R.SCALER_RNO_0[10]\: MX2 port map (
Y => N_458,
A => NN_5,
B => I_28_3,
S => N_20);
\R.SCALER_RNO[1]\: MX2 port map (
Y => SCALER_1(1),
A => pwdata(1),
B => N_449,
S => N_789);
\R.SCALER_RNO[2]\: MX2 port map (
Y => SCALER_1(2),
A => pwdata(2),
B => N_450,
S => N_789);
\R.SCALER_RNO[3]\: MX2 port map (
Y => SCALER_1(3),
A => pwdata(3),
B => N_451,
S => N_789);
\R.SCALER_RNO[5]\: MX2 port map (
Y => SCALER_1(5),
A => pwdata(5),
B => N_453,
S => N_789);
\R.SCALER_RNO[6]\: MX2 port map (
Y => SCALER_1(6),
A => pwdata(6),
B => N_454,
S => N_789);
\R.SCALER_RNO[7]\: MX2 port map (
Y => SCALER_1(7),
A => pwdata(7),
B => N_455,
S => N_789);
\R.SCALER_RNO[8]\: MX2 port map (
Y => SCALER_1(8),
A => pwdata(8),
B => N_456,
S => N_789);
\R.SCALER_RNO[9]\: MX2 port map (
Y => SCALER_1(9),
A => pwdata(9),
B => N_457,
S => N_789);
\R.SCALER_RNO[10]\: MX2 port map (
Y => SCALER_1(10),
A => pwdata(10),
B => N_458,
S => N_789);
\R.OVF_RNO\: OA1 port map (
Y => OVF_RNO_0,
A => N_639,
B => OVF_0_SQMUXA,
C => flash_rpn_c);
\R.BREAK_RNO_2\: OR2 port map (
Y => N_26,
A => N_163,
B => BREAK_1_SQMUXA);
\R.BREAK_RNO_1\: OR2 port map (
Y => BREAK_1,
A => N_163,
B => pwdata(3));
\R.RHOLD_0_RNO[3]\: MX2 port map (
Y => N_96,
A => pwdata(3),
B => RSHIFT(3),
S => N_144);
\R.SCALER_RNO_0[0]\: MX2B port map (
Y => N_101,
A => BRATE(0),
B => UN1_UART1(2),
S => N_20);
\R.SCALER_RNO_0[4]\: MX2 port map (
Y => N_102,
A => BRATE(4),
B => I_12_4,
S => N_20);
\R.SCALER_RNO[0]\: MX2 port map (
Y => N_106,
A => pwdata(0),
B => N_101,
S => N_789_0);
\R.SCALER_RNO[4]\: MX2 port map (
Y => N_107,
A => pwdata_0(4),
B => N_102,
S => N_789_0);
\R.LOOPB_RNI1VV7\: NOR2A port map (
Y => N_167,
A => LOOPB,
B => N_396);
\R.BRATE_RNIN9978[7]\: NOR2A port map (
Y => N_168,
A => BRATE(7),
B => N_395);
\R.RHOLD_0_RNIG8OV[7]\: NOR2A port map (
Y => N_169,
A => RHOLD_0(7),
B => N_788);
\R.THOLD_0_RNIMN74[7]\: NOR2B port map (
Y => N_170,
A => THOLD_0(7),
B => N_219);
\R.FLOW_RNITPLA\: NOR2A port map (
Y => N_172,
A => FLOW,
B => N_396);
\R.RHOLD_0_RNIF7OV[6]\: NOR2A port map (
Y => N_174,
A => RHOLD_0(6),
B => N_788);
\R.THOLD_0_RNILM74[6]\: NOR2B port map (
Y => N_175,
A => THOLD_0(6),
B => N_219);
\R.PAREN_RNIRVF9\: NOR2A port map (
Y => N_176,
A => PAREN,
B => N_396);
\R.BRATE_RNIL7978[5]\: NOR2A port map (
Y => N_177,
A => BRATE(5),
B => N_395);
\R.PARERR_RNI56361\: NOR2B port map (
Y => N_178,
A => PARERR,
B => N_220);
\R.THOLD_0_RNIKL74[5]\: NOR2B port map (
Y => N_180,
A => THOLD_0(5),
B => N_219);
\R.TIRQEN_RNIOCOF\: NOR2A port map (
Y => N_186,
A => TIRQEN,
B => N_396);
\R.THOLD_0_RNIIJ74[3]\: NOR2B port map (
Y => N_190,
A => THOLD_0(3),
B => N_219);
\R.TXEN_RNI4IDA\: NOR2A port map (
Y => N_196,
A => UN1_UART1(34),
B => N_396);
\R.BRATE_RNIH3978[1]\: NOR2A port map (
Y => N_197,
A => BRATE(1),
B => N_395);
\R.RCNT_2_0_O2_1_RNIVAQ51[0]\: NOR3A port map (
Y => N_198,
A => N_82,
B => paddr_0(4),
C => N_103);
\R.THOLD_0_RNIGH74[1]\: NOR2B port map (
Y => N_199,
A => THOLD_0(1),
B => N_219);
\R.THOLD_0_RNIFG74[0]\: NOR2B port map (
Y => N_204,
A => THOLD_0(0),
B => N_219);
\R.TCNT_2_I_A2_RNIDJS2[0]\: NOR2B port map (
Y => N_219,
A => N_215,
B => TCNT(0));
\R.RCNT_2_0_O2_1_RNI9MLO_0[0]\: NOR3A port map (
Y => N_220,
A => paddr(2),
B => paddr(4),
C => N_103);
\R.SCALER_RNIC4774[11]\: OR2A port map (
Y => N_20,
A => I_32_3,
B => UN1_UART1(13));
\R.TCNT_RNO[0]\: OA1A port map (
Y => TCNT_RNO_0(0),
A => N_136,
B => THOLD_0_0_SQMUXA,
C => flash_rpn_c);
\R.EXTCLKEN_RNO\: NOR2B port map (
Y => EXTCLKEN_RNO,
A => N_644,
B => flash_rpn_c);
\R.FLOW_RNO\: NOR2B port map (
Y => FLOW_RNO,
A => N_643,
B => flash_rpn_c);
\R.RXEN_RNO\: NOR2B port map (
Y => RXEN_RNO_0,
A => N_642,
B => flash_rpn_c);
\R.TXEN_RNO\: NOR2B port map (
Y => N_53,
A => N_640,
B => flash_rpn_c);
\R.BREAK_RNO\: NOR2B port map (
Y => N_61,
A => N_598,
B => flash_rpn_c);
\R.STOP_RNO\: NOR2B port map (
Y => STOP_RNO,
A => N_641,
B => flash_rpn_c);
\R.RHOLD_0_RNIBQCR[1]\: MX2 port map (
Y => N_82,
A => RHOLD_0(1),
B => TSEMPTY,
S => paddr(2));
\R.TXSTATE_RNO_3[0]\: NOR2 port map (
Y => N_514,
A => TXTICK_0,
B => TXSTATE(0));
\R.TSEMPTY_RNIT6Q82\: MX2A port map (
Y => TSEMPTY_4,
A => TXTICK_0,
B => TSEMPTY,
S => TSEMPTY8_1);
\R.TXSTATE_RNIG3LM1[1]\: NOR2B port map (
Y => TXTICK_0_SQMUXA,
A => TSEMPTY8,
B => TXTICK_0);
\R.TXTICK_RNII0KJ\: OR2B port map (
Y => TSEMPTY8_1,
A => TSEMPTY8,
B => TXTICK);
\R.STOP_RNO_0\: MX2 port map (
Y => N_641,
A => STOP_392,
B => pwdata(15),
S => BREAKIRQEN_1_SQMUXA);
\R.PARERR_RNO\: NOR2B port map (
Y => N_57,
A => N_609,
B => flash_rpn_c);
\R.PARERR_RNO_1\: MX2 port map (
Y => N_105,
A => PARERR_5,
B => pwdata(5),
S => N_85);
\R.PARERR_RNO_2\: OR2A port map (
Y => N_21,
A => N_85,
B => BREAK_1_SQMUXA);
\R.PARERR_RNO_3\: OR2 port map (
Y => PARERR_5,
A => PARERR,
B => DPAR);
\R.PARERR_RNO_0\: MX2 port map (
Y => N_609,
A => PARERR,
B => N_105,
S => N_21);
\R.BRATE_RNIOA978[8]\: NOR2A port map (
Y => brate_m_0,
A => BRATE(8),
B => N_395);
\R.EXTCLKEN_RNI3GJJ\: NOR2A port map (
Y => extclken_m,
A => EXTCLKEN,
B => N_396);
\R.RXSTATE_RNI56LG_0[4]\: NOR2A port map (
Y => RSHIFT_1_SQMUXA,
A => RXSTATE(4),
B => RXDB_1);
\R.RXSTATE_RNI56LG[4]\: NOR2B port map (
Y => RSHIFT_0_SQMUXA_1,
A => RXDB_1,
B => RXSTATE(4));
\UN2_RXCLK_1.CO1\: NOR2B port map (
Y => CO1_0,
A => RXCLK(1),
B => RXCLK(0));
\UN2_RXCLK_1.SUM2\: XOR2 port map (
Y => N_766,
A => CO1_0,
B => RXCLK(2));
\R.RXSTATE_RNIPCKL[4]\: NOR2A port map (
Y => RXCLK_1_SQMUXA,
A => flash_rpn_c,
B => RSHIFT_0_SQMUXA_1);
\R.TICK_RNIK0DO\: NOR2A port map (
Y => RXCLK_1_SQMUXA_1,
A => RXCLK_1_SQMUXA,
B => TICK);
\R.RXCLK_RNO[0]\: NOR2A port map (
Y => RXCLK_1(0),
A => RXCLK_1_SQMUXA,
B => RXCLK(0));
\R.RXCLK_RNO[1]\: XA1 port map (
Y => RXCLK_1(1),
A => RXCLK(0),
B => RXCLK(1),
C => RXCLK_1_SQMUXA);
\R.RXCLK_RNO[2]\: OA1 port map (
Y => RXCLK_1(2),
A => RSHIFT_0_SQMUXA_1,
B => N_766,
C => flash_rpn_c);
\R.RCNT_RNI17EL1[0]\: NOR2A port map (
Y => N_144,
A => N_786,
B => RCNT(0));
\R.RSEMPTY_RNIBQKQ\: NOR2A port map (
Y => N_209,
A => RXSTATE(4),
B => RSEMPTY);
\R.RXSTATE_RNIOGQS[2]\: AO1C port map (
Y => N_775,
A => RXSTATE(2),
B => N_791,
C => RXTICK);
\R.DPAR_RNIIN2E1\: AO1 port map (
Y => N_786,
A => RHOLD_0_0_SQMUXA_2_I_A2_0,
B => N_227,
C => N_209);
\R.RXSTATE_RNO[2]\: NOR2A port map (
Y => RXSTATE_2_SQMUXA_1,
A => flash_rpn_c,
B => N_791);
\R.RHOLD_0_RNO[7]\: MX2 port map (
Y => N_100,
A => pwdata(7),
B => RSHIFT(7),
S => N_144);
\R.RSHIFT_RNO[7]\: OR2 port map (
Y => RSHIFT_RNO_0(7),
A => N_638,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[6]\: OR2 port map (
Y => RSHIFT_RNO_0(6),
A => N_637,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[5]\: OR2 port map (
Y => RSHIFT_RNO_0(5),
A => N_636,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[4]\: OR2 port map (
Y => RSHIFT_RNO_0(4),
A => N_635,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[3]\: OR2 port map (
Y => RSHIFT_RNO_0(3),
A => N_634,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[2]\: OR2 port map (
Y => RSHIFT_RNO_0(2),
A => N_633,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[1]\: OR2 port map (
Y => RSHIFT_RNO_0(1),
A => N_632,
B => RSHIFT_0_SQMUXA_1);
\R.RSHIFT_RNO[0]\: OR2 port map (
Y => RSHIFT_RNO_0(0),
A => N_631,
B => RSHIFT_0_SQMUXA_1);
\R.RXSTATE_RNO[3]\: NOR2B port map (
Y => RSEMPTY_0_SQMUXA,
A => RSHIFT_0_SQMUXA_1,
B => flash_rpn_c);
\R.RSHIFT_RNO_0[7]\: MX2 port map (
Y => N_638,
A => RXDB(0),
B => RSHIFT(7),
S => N_775);
\R.RSHIFT_RNO_0[6]\: MX2 port map (
Y => N_637,
A => RSHIFT(7),
B => RSHIFT(6),
S => N_775);
\R.RSHIFT_RNO_0[5]\: MX2 port map (
Y => N_636,
A => RSHIFT(6),
B => RSHIFT(5),
S => N_775);
\R.RSHIFT_RNO_0[4]\: MX2 port map (
Y => N_635,
A => RSHIFT(5),
B => RSHIFT(4),
S => N_775);
\R.RSHIFT_RNO_0[3]\: MX2 port map (
Y => N_634,
A => RSHIFT(4),
B => RSHIFT(3),
S => N_775);
\R.RSHIFT_RNO_0[2]\: MX2 port map (
Y => N_633,
A => RSHIFT(3),
B => RSHIFT(2),
S => N_775);
\R.RSHIFT_RNO_0[1]\: MX2 port map (
Y => N_632,
A => RSHIFT(2),
B => RSHIFT(1),
S => N_775);
\R.RSHIFT_RNO_0[0]\: MX2 port map (
Y => N_631,
A => RSHIFT(1),
B => RSHIFT(0),
S => N_775);
\R.RXSTATE_RNII2BK[2]\: OA1A port map (
Y => RXSTATE_2_SQMUXA,
A => RXTICK,
B => RSHIFT(0),
C => RXSTATE(2));
\R.RXTICK_RNIT29F2\: OA1 port map (
Y => RXSTATE_1_SQMUXA_3,
A => RSHIFT_1_SQMUXA,
B => RSHIFT_1_SQMUXA_0_0,
C => flash_rpn_c);
\R.IRQPEND_RNO_0\: MX2 port map (
Y => N_610,
A => IRQPEND,
B => IRQPEND_1,
S => N_13);
\R.IRQPEND_RNO_1\: NOR3C port map (
Y => IRQPEND_1,
A => N_227,
B => N_221,
C => RIRQEN);
\R.IRQCNT_RNO[0]\: NOR2 port map (
Y => N_162,
A => IRQCNT(0),
B => IRQPEND_0_SQMUXA_1_I_1);
\R.DELAYIRQEN_RNI3GR8\: NOR2B port map (
Y => N_221,
A => DELAYIRQEN_393,
B => RXTICK);
\R.IRQCNT_RNIRL1Q[5]\: NOR2B port map (
Y => N_225,
A => IRQCNT(5),
B => IRQCNT(4));
\R.IRQPEND_RNO_2\: AO1 port map (
Y => N_13,
A => N_221,
B => N_227,
C => N_225);
\R.DELAYIRQEN_RNINMQD\: OR2A port map (
Y => IRQCNTE,
A => flash_rpn_c,
B => N_221);
\R.IRQPEND_RNO\: NOR2B port map (
Y => N_55,
A => N_610,
B => flash_rpn_c);
\R.IRQCNT_RNO[5]\: XA1C port map (
Y => N_83,
A => IRQCNT(5),
B => N_128,
C => IRQPEND_0_SQMUXA_1_I_1);
\R.IRQCNT_RNIJD1Q[1]\: OR2B port map (
Y => N_785,
A => IRQCNT(1),
B => IRQCNT(0));
\R.IRQCNT_RNIU5271[2]\: OR2A port map (
Y => N_787,
A => IRQCNT(2),
B => N_785);
\R.IRQCNT_RNIAV2K1[3]\: OR2A port map (
Y => N_115,
A => IRQCNT(3),
B => N_787);
\R.RXSTATE_RNIVU5I[0]\: OR2A port map (
Y => IRQPEND_0_SQMUXA_1_I_1,
A => flash_rpn_c,
B => N_227);
\R.IRQCNT_RNO_0[5]\: OR2A port map (
Y => N_128,
A => IRQCNT(4),
B => N_115);
\UN3_TXCLK_1.CO1\: NOR2B port map (
Y => CO1,
A => TXCLK(1),
B => TXCLK(0));
\R.TXSTATE_RNI4AKR1[1]\: NOR2A port map (
Y => TXCLK_1_SQMUXA,
A => flash_rpn_c,
B => TXTICK_0_SQMUXA);
\R.TICK_RNIVTCU1\: NOR2A port map (
Y => TXCLK_1_SQMUXA_1,
A => TXCLK_1_SQMUXA,
B => TICK);
\R.TXCLK_RNO[1]\: XA1 port map (
Y => TXCLK_1(1),
A => TXCLK(0),
B => TXCLK(1),
C => TXCLK_1_SQMUXA);
\R.TXCLK_RNO[2]\: XA1 port map (
Y => TXCLK_1(2),
A => TXCLK(2),
B => CO1,
C => TXCLK_1_SQMUXA);
\R.TXSTATE_RNO_2[1]\: NOR2A port map (
Y => N_511,
A => N_515,
B => TXTICK);
\V.THOLD_0_0_SQMUXA_0_A2_1\: NOR2 port map (
Y => THOLD_0_0_SQMUXA_391,
A => paddr(3),
B => paddr(4));
\UARTOP.V.SCALER_1_I_O2[11]\: OR2A port map (
Y => N_789,
A => RDATA63,
B => N_72);
\R.RHOLD_0_RNI91OV[0]\: NOR2A port map (
Y => N_203,
A => RHOLD_0(0),
B => N_788);
\R.RXEN_RNI2C78\: NOR2A port map (
Y => N_201,
A => UN1_UART1(36),
B => N_396);
\R.RHOLD_0_RNO[2]\: MX2 port map (
Y => N_95,
A => pwdata(2),
B => RSHIFT(2),
S => N_144);
\V.BREAKIRQEN_1_SQMUXA\: NOR3A port map (
Y => BREAKIRQEN_1_SQMUXA,
A => RDATA62_397,
B => N_84,
C => N_72);
\R.TSEMPTY_RNO\: OR2A port map (
Y => N_161,
A => flash_rpn_c,
B => TSEMPTY_4);
\R.RSEMPTY_RNO_5\: NOR2A port map (
Y => RSEMPTY_M,
A => RSHIFT_1_SQMUXA,
B => CTSN_1);
\R.RXSTATE_RNO_0[0]\: OA1B port map (
Y => N_112,
A => PAREN,
B => RSHIFT(0),
C => RXSTATE(1));
\R.RXSTATE_RNI9VLL[1]\: NOR2 port map (
Y => N_226,
A => RXSTATE(1),
B => RXSTATE(2));
\R.DPAR_RNO_0\: AO1B port map (
Y => N_18,
A => N_226,
B => N_791,
C => RXTICK);
\R.RXSTATE_RNIER6D[3]\: OR2A port map (
Y => N_791,
A => RXSTATE(3),
B => RXDB(0));
\R.RSEMPTY_RNO_0\: MX2 port map (
Y => N_592,
A => RSEMPTY,
B => RSEMPTY_1,
S => N_10);
\R.RSEMPTY_RNIJ75N\: NOR2A port map (
Y => CTSN_1,
A => RCNT(0),
B => RSEMPTY);
\R.RSEMPTY_RNO_4\: OA1A port map (
Y => RSEMPTY_0_SQMUXA_1,
A => RXDB(0),
B => UN19_RXD,
C => RXSTATE(0));
\R.RSEMPTY_RNO_1\: AO1A port map (
Y => RSEMPTY_1,
A => RSHIFT_0_SQMUXA_1,
B => N_411,
C => RSEMPTY_0_SQMUXA_1);
\R.RSEMPTY_RNO_3\: AO1 port map (
Y => N_411,
A => DPAR,
B => RXSTATE(0),
C => RSEMPTY_M);
\R.RSHIFT_RNICKRN1[3]\: OA1 port map (
Y => N_114,
A => FRAME_0_SQMUXA_I_O2_4,
B => FRAME_0_SQMUXA_I_O2_5,
C => N_155);
\R.RXSTATE_RNIGDVH_0[0]\: NOR3B port map (
Y => N_155,
A => RXTICK,
B => RXSTATE(0),
C => RXDB(0));
\R.RSHIFT_RNICKRN1_0[3]\: NOR3A port map (
Y => N_163,
A => N_155,
B => FRAME_0_SQMUXA_I_O2_4,
C => FRAME_0_SQMUXA_I_O2_5);
\R.RSEMPTY_RNO_2\: MX2 port map (
Y => N_10,
A => RXSTATE(4),
B => RXTICK,
S => RXSTATE(0));
\R.RXSTATE_RNIGDVH[0]\: OR3C port map (
Y => N_85,
A => RXTICK,
B => RXSTATE(0),
C => RXDB(0));
\R.DPAR_RNO_2\: NOR2B port map (
Y => N_150,
A => PARSEL,
B => RXSTATE(3));
\R.RSEMPTY_RNO\: OR2A port map (
Y => N_160,
A => flash_rpn_c,
B => N_592);
\R.RSEMPTY_RNO_6\: NOR2 port map (
Y => UN19_RXD,
A => RCNT(0),
B => DPAR);
\R.RXSTATE_RNIBO6D[0]\: NOR2B port map (
Y => N_227,
A => RXSTATE(0),
B => RXDB(0));
\R.DPAR_RNO_1\: XA1 port map (
Y => N_148,
A => RXDB(0),
B => DPAR,
C => RXSTATE(1));
\R.RXDB_RNO[0]\: MX2 port map (
Y => NN_1,
A => RXDB_3(0),
B => TSHIFT(0),
S => LOOPB);
\R.RHOLD_0_RNO[1]\: MX2 port map (
Y => N_94,
A => pwdata(1),
B => RSHIFT(1),
S => N_144);
\UN1_V.RHOLD_0_1_SQMUXA_0_A2_1_RNII4I08\: OR2 port map (
Y => RHOLD_0_1_SQMUXA,
A => N_217,
B => N_144);
\R.RCNT_2_0_O2_1_RNI9MLO[0]\: OR3 port map (
Y => N_788,
A => paddr(2),
B => N_103,
C => paddr(4));
\R.FRAME_RNO\: NOR2B port map (
Y => N_59,
A => N_599,
B => flash_rpn_c);
\R.RCNT_RNO[0]\: AO1 port map (
Y => RCNT_RNO(0),
A => RHOLD_0_1_SQMUXA,
B => flash_rpn_c,
C => N_158);
\R.RHOLD_0_RNO[6]\: MX2 port map (
Y => N_99,
A => pwdata(6),
B => RSHIFT(6),
S => N_144);
\R.RHOLD_0_RNO[5]\: MX2 port map (
Y => N_98,
A => pwdata(5),
B => RSHIFT(5),
S => N_144);
\R.RHOLD_0_RNO[4]\: MX2 port map (
Y => N_97,
A => pwdata(4),
B => RSHIFT(4),
S => N_144);
\R.RHOLD_0_RNO[0]\: MX2 port map (
Y => N_93,
A => pwdata(0),
B => RSHIFT(0),
S => N_144);
\R.FRAME_RNO_1\: OR2 port map (
Y => FRAME_1,
A => N_114,
B => pwdata(6));
\R.FRAME_RNO_2\: OR2 port map (
Y => N_23,
A => N_114,
B => BREAK_1_SQMUXA);
\R.FRAME_RNO_0\: MX2 port map (
Y => N_599,
A => FRAME,
B => FRAME_1,
S => N_23);
\UARTOP.RDATA62_4\: NOR2B port map (
Y => RDATA62_397,
A => rdata63_2,
B => rdata62_1);
\R.TSHIFT_RNO_0[4]\: MX2 port map (
Y => N_483,
A => TSHIFT(4),
B => THOLD_0(3),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO[4]\: MX2 port map (
Y => TSHIFT_13(4),
A => TSHIFT(5),
B => N_483,
S => TSHIFT_13_SN_N_3);
\R.TXSTATE_RNIB17A[1]\: NOR2 port map (
Y => TSEMPTY8,
A => TXSTATE(1),
B => TXSTATE(0));
\R.TXSTATE_RNIQN2A[1]\: NOR2B port map (
Y => N_515,
A => TXSTATE(1),
B => flash_rpn_c);
\R.TXSTATE_RNIQN2A_0[1]\: NOR2A port map (
Y => N_513_2,
A => flash_rpn_c,
B => TXSTATE(1));
\APBO.PRDATA_9_I_O3\: OR3B port map (
Y => N_395,
A => UN1_APBI_2,
B => RDATA63,
C => pwrite);
\R.RHOLD_0_RNIB3OV[2]\: NOR2A port map (
Y => N_194,
A => RHOLD_0(2),
B => N_788);
\R.RIRQEN_RNIM24B\: NOR2A port map (
Y => N_191,
A => RIRQEN,
B => N_396);
\R.PARSEL_RNICS0L\: NOR2A port map (
Y => N_181,
A => PARSEL,
B => N_396);
\R.TPAR_RNO_2\: XOR2 port map (
Y => TPAR_3,
A => TPAR,
B => TSHIFT(1));
\R.TSHIFT_RNO[9]\: AO1C port map (
Y => TSHIFT_13(9),
A => TXTICK_0_SQMUXA,
B => TSHIFT(9),
C => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO_2[0]\: NOR2A port map (
Y => N_479,
A => TSHIFT(0),
B => TXTICK_0_SQMUXA);
\R.TXSTATE_RNII0KJ[1]\: XAI1 port map (
Y => TSHIFT_13_SN_N_3,
A => TXSTATE(1),
B => TXSTATE(0),
C => TXTICK);
\R.TSHIFT_RNO[8]\: MX2 port map (
Y => TSHIFT_13(8),
A => TSHIFT(9),
B => N_487,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[7]\: MX2 port map (
Y => TSHIFT_13(7),
A => TSHIFT(8),
B => N_486,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[6]\: MX2 port map (
Y => TSHIFT_13(6),
A => TSHIFT(7),
B => N_485,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[5]\: MX2 port map (
Y => TSHIFT_13(5),
A => TSHIFT(6),
B => N_484,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[3]\: MX2 port map (
Y => TSHIFT_13(3),
A => TSHIFT(4),
B => N_482,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[2]\: MX2 port map (
Y => TSHIFT_13(2),
A => TSHIFT(3),
B => N_481,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO[1]\: MX2 port map (
Y => TSHIFT_13(1),
A => TSHIFT(2),
B => N_480,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO_0[0]\: MX2 port map (
Y => TSHIFT_13(0),
A => N_476,
B => N_479,
S => TSHIFT_13_SN_N_3);
\R.TSHIFT_RNO_0[8]\: MX2 port map (
Y => N_487,
A => TSHIFT(8),
B => THOLD_0(7),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[7]\: MX2 port map (
Y => N_486,
A => TSHIFT(7),
B => THOLD_0(6),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[6]\: MX2 port map (
Y => N_485,
A => TSHIFT(6),
B => THOLD_0(5),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[5]\: MX2 port map (
Y => N_484,
A => TSHIFT(5),
B => THOLD_0(4),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[3]\: MX2 port map (
Y => N_482,
A => TSHIFT(3),
B => THOLD_0(2),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[2]\: MX2 port map (
Y => N_481,
A => TSHIFT(2),
B => THOLD_0(1),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_0[1]\: MX2 port map (
Y => N_480,
A => TSHIFT(1),
B => THOLD_0(0),
S => TXTICK_0_SQMUXA);
\R.TSHIFT_RNO_1[0]\: MX2A port map (
Y => N_476,
A => TSHIFT_10_IV(0),
B => TSHIFT(1),
S => N_515);
\R.TSHIFT_RNO_3[0]\: OA1C port map (
Y => TSHIFT_10_IV(0),
A => TSHIFT11_7,
B => TPAR_I_M_0,
C => TSHIFT(1));
\R.TSHIFT_RNO[0]\: OR2A port map (
Y => TSHIFT_1(0),
A => flash_rpn_c,
B => TSHIFT_13(0));
\R.TPAR_RNO_0\: AO1 port map (
Y => TXTICK_0_SQMUXA_1,
A => TPAR_0_SQMUXA_0,
B => TXSTATE(0),
C => TXTICK_0_SQMUXA);
\R.TPAR_RNO\: MX2 port map (
Y => TPAR_1,
A => PARSEL,
B => TPAR_3,
S => TXSTATE(0));
\R.TXD_REG_Z873\: DFN1 port map (
Q => TXD1_C_398,
CLK => ramclk_c,
D => TXD_1);
\R.TICK_REG_Z875\: DFN1 port map (
Q => TICK,
CLK => ramclk_c,
D => TICK_1);
\R.IRQ_REG_Z877\: DFN1 port map (
Q => NN_2,
CLK => ramclk_c,
D => IRQ_1);
\R.IRQCNT[0]_REG_Z879\: DFN1E1 port map (
Q => IRQCNT(0),
CLK => ramclk_c,
D => N_162,
E => IRQCNTE);
\R.IRQCNT[1]_REG_Z881\: DFN1E1 port map (
Q => IRQCNT(1),
CLK => ramclk_c,
D => N_781,
E => IRQCNTE);
\R.IRQCNT[2]_REG_Z883\: DFN1E1 port map (
Q => IRQCNT(2),
CLK => ramclk_c,
D => N_782,
E => IRQCNTE);
\R.IRQCNT[3]_REG_Z885\: DFN1E1 port map (
Q => IRQCNT(3),
CLK => ramclk_c,
D => N_77,
E => IRQCNTE);
\R.IRQCNT[4]_REG_Z887\: DFN1E1 port map (
Q => IRQCNT(4),
CLK => ramclk_c,
D => N_783,
E => IRQCNTE);
\R.IRQCNT[5]_REG_Z889\: DFN1E1 port map (
Q => IRQCNT(5),
CLK => ramclk_c,
D => N_83,
E => IRQCNTE);
\R.TPAR_REG_Z891\: DFN1E1 port map (
Q => TPAR,
CLK => ramclk_c,
D => TPAR_1,
E => TXTICK_0_SQMUXA_1);
\R.DPAR_REG_Z893\: DFN1E0 port map (
Q => DPAR,
CLK => ramclk_c,
D => DPAR_1,
E => N_18);
\R.TSEMPTYIRQEN_REG_Z895\: DFN1E1 port map (
Q => TSEMPTYIRQEN_390,
CLK => ramclk_c,
D => pwdata(14),
E => BREAKIRQEN_1_SQMUXA);
\R.TIRQEN_REG_Z897\: DFN1E1 port map (
Q => TIRQEN,
CLK => ramclk_c,
D => pwdata(3),
E => BREAKIRQEN_1_SQMUXA);
\R.RIRQEN_REG_Z899\: DFN1E1 port map (
Q => RIRQEN,
CLK => ramclk_c,
D => pwdata(2),
E => BREAKIRQEN_1_SQMUXA);
\R.PARSEL_REG_Z901\: DFN1E1 port map (
Q => PARSEL,
CLK => ramclk_c,
D => pwdata(4),
E => BREAKIRQEN_1_SQMUXA);
\R.PAREN_REG_Z903\: DFN1E1 port map (
Q => PAREN,
CLK => ramclk_c,
D => pwdata_0(5),
E => BREAKIRQEN_1_SQMUXA);
\R.LOOPB_REG_Z905\: DFN1E1 port map (
Q => LOOPB,
CLK => ramclk_c,
D => pwdata(7),
E => BREAKIRQEN_1_SQMUXA);
\R.DELAYIRQEN_REG_Z907\: DFN1E1 port map (
Q => DELAYIRQEN_393,
CLK => ramclk_c,
D => pwdata(13),
E => BREAKIRQEN_1_SQMUXA);
\R.DEBUG_REG_Z909\: DFN1E1 port map (
Q => DEBUG,
CLK => ramclk_c,
D => pwdata(11),
E => BREAKIRQEN_1_SQMUXA);
\R.BREAKIRQEN_REG_Z911\: DFN1E1 port map (
Q => BREAKIRQEN_394,
CLK => ramclk_c,
D => pwdata(12),
E => BREAKIRQEN_1_SQMUXA);
\R.RSEMPTY_REG_Z913\: DFN1 port map (
Q => RSEMPTY,
CLK => ramclk_c,
D => N_160);
\R.TSEMPTY_REG_Z915\: DFN1 port map (
Q => TSEMPTY,
CLK => ramclk_c,
D => N_161);
\R.TCNT[0]_REG_Z917\: DFN1 port map (
Q => TCNT(0),
CLK => ramclk_c,
D => TCNT_RNO_0(0));
\R.RCNT[0]_REG_Z919\: DFN1 port map (
Q => RCNT(0),
CLK => ramclk_c,
D => RCNT_RNO(0));
\R.OVF_REG_Z921\: DFN1 port map (
Q => OVF,
CLK => ramclk_c,
D => OVF_RNO_0);
\R.EXTCLKEN_REG_Z923\: DFN1 port map (
Q => EXTCLKEN,
CLK => ramclk_c,
D => EXTCLKEN_RNO);
\R.FLOW_REG_Z925\: DFN1 port map (
Q => FLOW,
CLK => ramclk_c,
D => FLOW_RNO);
\R.RXEN_REG_Z927\: DFN1 port map (
Q => UN1_UART1(36),
CLK => ramclk_c,
D => RXEN_RNO_0);
\R.STOP_REG_Z929\: DFN1 port map (
Q => STOP_392,
CLK => ramclk_c,
D => STOP_RNO);
\R.TXEN_REG_Z931\: DFN1 port map (
Q => UN1_UART1(34),
CLK => ramclk_c,
D => N_53);
\R.IRQPEND_REG_Z933\: DFN1 port map (
Q => IRQPEND,
CLK => ramclk_c,
D => N_55);
\R.PARERR_REG_Z935\: DFN1 port map (
Q => PARERR,
CLK => ramclk_c,
D => N_57);
\R.FRAME_REG_Z937\: DFN1 port map (
Q => FRAME,
CLK => ramclk_c,
D => N_59);
\R.BREAK_REG_Z939\: DFN1 port map (
Q => BREAK,
CLK => ramclk_c,
D => N_61);
\R.TXTICK_REG_Z941\: DFN1 port map (
Q => TXTICK,
CLK => ramclk_c,
D => TXTICK_RNO_0);
\R.RXTICK_REG_Z943\: DFN1 port map (
Q => RXTICK,
CLK => ramclk_c,
D => RXTICK_RNO);
\R.RSHIFT[0]_REG_Z945\: DFN1 port map (
Q => RSHIFT(0),
CLK => ramclk_c,
D => RSHIFT_RNO_0(0));
\R.RSHIFT[1]_REG_Z947\: DFN1 port map (
Q => RSHIFT(1),
CLK => ramclk_c,
D => RSHIFT_RNO_0(1));
\R.RSHIFT[2]_REG_Z949\: DFN1 port map (
Q => RSHIFT(2),
CLK => ramclk_c,
D => RSHIFT_RNO_0(2));
\R.RSHIFT[3]_REG_Z951\: DFN1 port map (
Q => RSHIFT(3),
CLK => ramclk_c,
D => RSHIFT_RNO_0(3));
\R.RSHIFT[4]_REG_Z953\: DFN1 port map (
Q => RSHIFT(4),
CLK => ramclk_c,
D => RSHIFT_RNO_0(4));
\R.RSHIFT[5]_REG_Z955\: DFN1 port map (
Q => RSHIFT(5),
CLK => ramclk_c,
D => RSHIFT_RNO_0(5));
\R.RSHIFT[6]_REG_Z957\: DFN1 port map (
Q => RSHIFT(6),
CLK => ramclk_c,
D => RSHIFT_RNO_0(6));
\R.RSHIFT[7]_REG_Z959\: DFN1 port map (
Q => RSHIFT(7),
CLK => ramclk_c,
D => RSHIFT_RNO_0(7));
\R.THOLD_0[0]_REG_Z961\: DFN1E1 port map (
Q => THOLD_0(0),
CLK => ramclk_c,
D => pwdata(0),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[1]_REG_Z963\: DFN1E1 port map (
Q => THOLD_0(1),
CLK => ramclk_c,
D => pwdata(1),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[2]_REG_Z965\: DFN1E1 port map (
Q => THOLD_0(2),
CLK => ramclk_c,
D => pwdata(2),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[3]_REG_Z967\: DFN1E1 port map (
Q => THOLD_0(3),
CLK => ramclk_c,
D => pwdata(3),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[4]_REG_Z969\: DFN1E1 port map (
Q => THOLD_0(4),
CLK => ramclk_c,
D => pwdata_0(4),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[5]_REG_Z971\: DFN1E1 port map (
Q => THOLD_0(5),
CLK => ramclk_c,
D => pwdata_0(5),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[6]_REG_Z973\: DFN1E1 port map (
Q => THOLD_0(6),
CLK => ramclk_c,
D => pwdata(6),
E => THOLD_0_0_SQMUXA);
\R.THOLD_0[7]_REG_Z975\: DFN1E1 port map (
Q => THOLD_0(7),
CLK => ramclk_c,
D => pwdata(7),
E => THOLD_0_0_SQMUXA);
\R.BRATE[0]_REG_Z977\: DFN1E0 port map (
Q => BRATE(0),
CLK => ramclk_c,
D => pwdata(0),
E => N_789_0);
\R.BRATE[1]_REG_Z979\: DFN1E0 port map (
Q => BRATE(1),
CLK => ramclk_c,
D => pwdata(1),
E => N_789_0);
\R.BRATE[2]_REG_Z981\: DFN1E0 port map (
Q => BRATE(2),
CLK => ramclk_c,
D => pwdata(2),
E => N_789_0);
\R.BRATE[3]_REG_Z983\: DFN1E0 port map (
Q => BRATE(3),
CLK => ramclk_c,
D => pwdata(3),
E => N_789_0);
\R.BRATE[4]_REG_Z985\: DFN1E0 port map (
Q => BRATE(4),
CLK => ramclk_c,
D => pwdata_0(4),
E => N_789_0);
\R.BRATE[5]_REG_Z987\: DFN1E0 port map (
Q => BRATE(5),
CLK => ramclk_c,
D => pwdata_0(5),
E => N_789_0);
\R.BRATE[6]_REG_Z989\: DFN1E0 port map (
Q => BRATE(6),
CLK => ramclk_c,
D => pwdata(6),
E => N_789_0);
\R.BRATE[7]_REG_Z991\: DFN1E0 port map (
Q => BRATE(7),
CLK => ramclk_c,
D => pwdata(7),
E => N_789_0);
\R.BRATE[8]_REG_Z993\: DFN1E0 port map (
Q => BRATE(8),
CLK => ramclk_c,
D => pwdata(8),
E => N_789_0);
\R.BRATE[9]_REG_Z995\: DFN1E0 port map (
Q => BRATE_388,
CLK => ramclk_c,
D => pwdata(9),
E => N_789_0);
\R.BRATE[10]_REG_Z997\: DFN1E0 port map (
Q => NN_5,
CLK => ramclk_c,
D => pwdata(10),
E => N_789);
\R.BRATE[11]_REG_Z999\: DFN1E0 port map (
Q => BRATE(11),
CLK => ramclk_c,
D => pwdata(11),
E => N_789);
\R.SCALER[0]_REG_Z1001\: DFN1E0 port map (
Q => UN1_UART1(2),
CLK => ramclk_c,
D => N_106,
E => SCALER_2_SQMUXA);
\R.SCALER[1]_REG_Z1003\: DFN1E0 port map (
Q => UN1_UART1(3),
CLK => ramclk_c,
D => SCALER_1(1),
E => SCALER_2_SQMUXA);
\R.SCALER[2]_REG_Z1005\: DFN1E0 port map (
Q => UN1_UART1(4),
CLK => ramclk_c,
D => SCALER_1(2),
E => SCALER_2_SQMUXA);
\R.SCALER[3]_REG_Z1007\: DFN1E0 port map (
Q => UN1_UART1(5),
CLK => ramclk_c,
D => SCALER_1(3),
E => SCALER_2_SQMUXA);
\R.SCALER[4]_REG_Z1009\: DFN1E0 port map (
Q => UN1_UART1(6),
CLK => ramclk_c,
D => N_107,
E => SCALER_2_SQMUXA);
\R.SCALER[5]_REG_Z1011\: DFN1E0 port map (
Q => UN1_UART1(7),
CLK => ramclk_c,
D => SCALER_1(5),
E => SCALER_2_SQMUXA);
\R.SCALER[6]_REG_Z1013\: DFN1E0 port map (
Q => UN1_UART1(8),
CLK => ramclk_c,
D => SCALER_1(6),
E => SCALER_2_SQMUXA);
\R.SCALER[7]_REG_Z1015\: DFN1E0 port map (
Q => UN1_UART1(9),
CLK => ramclk_c,
D => SCALER_1(7),
E => SCALER_2_SQMUXA);
\R.SCALER[8]_REG_Z1017\: DFN1E0 port map (
Q => UN1_UART1(10),
CLK => ramclk_c,
D => SCALER_1(8),
E => SCALER_2_SQMUXA);
\R.SCALER[9]_REG_Z1019\: DFN1E0 port map (
Q => UN1_UART1(11),
CLK => ramclk_c,
D => SCALER_1(9),
E => SCALER_2_SQMUXA);
\R.SCALER[10]_REG_Z1021\: DFN1E0 port map (
Q => UN1_UART1(12),
CLK => ramclk_c,
D => SCALER_1(10),
E => SCALER_2_SQMUXA);
\R.SCALER[11]_REG_Z1023\: DFN1E0 port map (
Q => UN1_UART1(13),
CLK => ramclk_c,
D => N_34,
E => SCALER_2_SQMUXA);
\R.TXCLK[0]_REG_Z1025\: DFN1E0 port map (
Q => TXCLK(0),
CLK => ramclk_c,
D => TXCLK_1(0),
E => TXCLK_1_SQMUXA_1);
\R.TXCLK[1]_REG_Z1027\: DFN1E0 port map (
Q => TXCLK(1),
CLK => ramclk_c,
D => TXCLK_1(1),
E => TXCLK_1_SQMUXA_1);
\R.TXCLK[2]_REG_Z1029\: DFN1E0 port map (
Q => TXCLK(2),
CLK => ramclk_c,
D => TXCLK_1(2),
E => TXCLK_1_SQMUXA_1);
\R.RXSTATE[4]_REG_Z1031\: DFN1E0 port map (
Q => RXSTATE(4),
CLK => ramclk_c,
D => N_37,
E => RXSTATE_1_SQMUXA_3);
\R.RXSTATE[3]_REG_Z1033\: DFN1E0 port map (
Q => RXSTATE(3),
CLK => ramclk_c,
D => RSEMPTY_0_SQMUXA,
E => RXSTATE_1_SQMUXA_3);
\R.RXSTATE[2]_REG_Z1035\: DFN1E0 port map (
Q => RXSTATE(2),
CLK => ramclk_c,
D => RXSTATE_2_SQMUXA_1,
E => RXSTATE_1_SQMUXA_3);
\R.RXSTATE[1]_REG_Z1037\: DFN1E0 port map (
Q => RXSTATE(1),
CLK => ramclk_c,
D => N_6,
E => RXSTATE_1_SQMUXA_3);
\R.RXSTATE[0]_REG_Z1039\: DFN1E0 port map (
Q => RXSTATE(0),
CLK => ramclk_c,
D => N_19,
E => RXSTATE_1_SQMUXA_3);
\R.RXCLK[0]_REG_Z1041\: DFN1E0 port map (
Q => RXCLK(0),
CLK => ramclk_c,
D => RXCLK_1(0),
E => RXCLK_1_SQMUXA_1);
\R.RXCLK[1]_REG_Z1043\: DFN1E0 port map (
Q => RXCLK(1),
CLK => ramclk_c,
D => RXCLK_1(1),
E => RXCLK_1_SQMUXA_1);
\R.RXCLK[2]_REG_Z1045\: DFN1E0 port map (
Q => RXCLK(2),
CLK => ramclk_c,
D => RXCLK_1(2),
E => RXCLK_1_SQMUXA_1);
\R.RHOLD_0[0]_REG_Z1047\: DFN1E1 port map (
Q => RHOLD_0(0),
CLK => ramclk_c,
D => N_93,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[1]_REG_Z1049\: DFN1E1 port map (
Q => RHOLD_0(1),
CLK => ramclk_c,
D => N_94,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[2]_REG_Z1051\: DFN1E1 port map (
Q => RHOLD_0(2),
CLK => ramclk_c,
D => N_95,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[3]_REG_Z1053\: DFN1E1 port map (
Q => RHOLD_0(3),
CLK => ramclk_c,
D => N_96,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[4]_REG_Z1055\: DFN1E1 port map (
Q => RHOLD_0(4),
CLK => ramclk_c,
D => N_97,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[5]_REG_Z1057\: DFN1E1 port map (
Q => RHOLD_0(5),
CLK => ramclk_c,
D => N_98,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[6]_REG_Z1059\: DFN1E1 port map (
Q => RHOLD_0(6),
CLK => ramclk_c,
D => N_99,
E => RHOLD_0_1_SQMUXA);
\R.RHOLD_0[7]_REG_Z1061\: DFN1E1 port map (
Q => RHOLD_0(7),
CLK => ramclk_c,
D => N_100,
E => RHOLD_0_1_SQMUXA);
\R.TXSTATE[0]_REG_Z1063\: DFN1 port map (
Q => TXSTATE(0),
CLK => ramclk_c,
D => TXSTATE_1(0));
\R.TXSTATE[1]_REG_Z1065\: DFN1 port map (
Q => TXSTATE(1),
CLK => ramclk_c,
D => TXSTATE_1(1));
\R.TSHIFT[0]_REG_Z1067\: DFN1 port map (
Q => TSHIFT(0),
CLK => ramclk_c,
D => TSHIFT_1(0));
\R.TSHIFT[1]_REG_Z1069\: DFN1 port map (
Q => TSHIFT(1),
CLK => ramclk_c,
D => TSHIFT_13(1));
\R.TSHIFT[2]_REG_Z1071\: DFN1 port map (
Q => TSHIFT(2),
CLK => ramclk_c,
D => TSHIFT_13(2));
\R.TSHIFT[3]_REG_Z1073\: DFN1 port map (
Q => TSHIFT(3),
CLK => ramclk_c,
D => TSHIFT_13(3));
\R.TSHIFT[4]_REG_Z1075\: DFN1 port map (
Q => TSHIFT(4),
CLK => ramclk_c,
D => TSHIFT_13(4));
\R.TSHIFT[5]_REG_Z1077\: DFN1 port map (
Q => TSHIFT(5),
CLK => ramclk_c,
D => TSHIFT_13(5));
\R.TSHIFT[6]_REG_Z1079\: DFN1 port map (
Q => TSHIFT(6),
CLK => ramclk_c,
D => TSHIFT_13(6));
\R.TSHIFT[7]_REG_Z1081\: DFN1 port map (
Q => TSHIFT(7),
CLK => ramclk_c,
D => TSHIFT_13(7));
\R.TSHIFT[8]_REG_Z1083\: DFN1 port map (
Q => TSHIFT(8),
CLK => ramclk_c,
D => TSHIFT_13(8));
\R.TSHIFT[9]_REG_Z1085\: DFN1 port map (
Q => TSHIFT(9),
CLK => ramclk_c,
D => TSHIFT_13(9));
\R.RXDB[0]_REG_Z1087\: DFN1 port map (
Q => RXDB(0),
CLK => ramclk_c,
D => NN_1);
\R.RXDB[1]_REG_Z1089\: DFN1 port map (
Q => RXDB(1),
CLK => ramclk_c,
D => RXDB(0));
\R.RXF[0]_REG_Z1091\: DFN1 port map (
Q => RXF(0),
CLK => ramclk_c,
D => rxd1_c);
\R.RXF[1]_REG_Z1093\: DFN1 port map (
Q => RXF(1),
CLK => ramclk_c,
D => RXF(0));
\R.RXF[2]_REG_Z1095\: DFN1E1 port map (
Q => RXF(2),
CLK => ramclk_c,
D => RXF(1),
E => TICK);
\R.RXF[3]_REG_Z1097\: DFN1E1 port map (
Q => RXF(3),
CLK => ramclk_c,
D => RXF(2),
E => TICK);
\R.RXF[4]_REG_Z1099\: DFN1E1 port map (
Q => RXF(4),
CLK => ramclk_c,
D => RXF(3),
E => TICK);
\UN4_SCALER.I_32\: XNOR2 port map (
Y => I_32_3,
A => N_2,
B => UN1_UART1(13));
\UN4_SCALER.I_31\: OR3 port map (
Y => N_2,
A => DWACT_FDEC_E(6),
B => UN1_UART1(11),
C => UN1_UART1(12));
\UN4_SCALER.I_30\: OR3 port map (
Y => DWACT_FDEC_E(6),
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(5));
\UN4_SCALER.I_29\: OR3 port map (
Y => DWACT_FDEC_E(5),
A => UN1_UART1(8),
B => UN1_UART1(9),
C => UN1_UART1(10));
\UN4_SCALER.I_28\: XNOR2 port map (
Y => I_28_3,
A => N_3,
B => UN1_UART1(12));
\UN4_SCALER.I_27\: OR3 port map (
Y => N_3,
A => DWACT_FDEC_E(4),
B => UN1_UART1(10),
C => UN1_UART1(11));
\UN4_SCALER.I_26\: XNOR2 port map (
Y => I_26_3,
A => N_4,
B => UN1_UART1(11));
\UN4_SCALER.I_24\: OR3 port map (
Y => DWACT_FDEC_E(4),
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN4_SCALER.I_23\: XNOR2 port map (
Y => I_23_3,
A => N_5,
B => UN1_UART1(10));
\UN4_SCALER.I_22\: OR3 port map (
Y => N_5,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => DWACT_FDEC_E(3));
\UN4_SCALER.I_21\: OR2 port map (
Y => DWACT_FDEC_E(3),
A => UN1_UART1(8),
B => UN1_UART1(9));
\UN4_SCALER.I_20\: XNOR2 port map (
Y => I_20_3,
A => N_6_0,
B => UN1_UART1(9));
\UN4_SCALER.I_19\: OR3 port map (
Y => N_6_0,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(2),
C => UN1_UART1(8));
\UN4_SCALER.I_18\: OR3 port map (
Y => DWACT_FDEC_E(2),
A => UN1_UART1(5),
B => UN1_UART1(6),
C => UN1_UART1(7));
\UN4_SCALER.I_17\: XNOR2 port map (
Y => I_17_3,
A => N_7,
B => UN1_UART1(8));
\UN4_SCALER.I_16\: OR3 port map (
Y => N_7,
A => DWACT_FDEC_E(0),
B => DWACT_FDEC_E(1),
C => UN1_UART1(7));
\UN4_SCALER.I_15\: OR2 port map (
Y => DWACT_FDEC_E(1),
A => UN1_UART1(5),
B => UN1_UART1(6));
\UN4_SCALER.I_14\: XNOR2 port map (
Y => I_14_6,
A => N_8,
B => UN1_UART1(7));
\UN4_SCALER.I_13\: OR3 port map (
Y => N_8,
A => DWACT_FDEC_E(0),
B => UN1_UART1(5),
C => UN1_UART1(6));
\UN4_SCALER.I_12\: XNOR2 port map (
Y => I_12_4,
A => N_9,
B => UN1_UART1(6));
\UN4_SCALER.I_10\: OR3 port map (
Y => DWACT_FDEC_E(0),
A => UN1_UART1(2),
B => UN1_UART1(3),
C => UN1_UART1(4));
\UN4_SCALER.I_9\: XNOR2 port map (
Y => I_9_4,
A => N_10_0,
B => UN1_UART1(5));
\UN4_SCALER.I_8\: OR3 port map (
Y => N_10_0,
A => UN1_UART1(2),
B => UN1_UART1(3),
C => UN1_UART1(4));
\UN4_SCALER.I_7\: XNOR2 port map (
Y => I_7_4,
A => N_11,
B => UN1_UART1(4));
\UN4_SCALER.I_5\: XNOR2 port map (
Y => I_5_4,
A => UN1_UART1(2),
B => UN1_UART1(3));
VCC_I: VCC port map (
Y => NN_4);
GND_I: GND port map (
Y => NN_3);
brate_10 <= NN_5;
brate_9 <= BRATE_388;
pirq(2) <= NN_2;
tsemptyirqen <= TSEMPTYIRQEN_390;
thold_0_0_sqmuxa_1 <= THOLD_0_0_SQMUXA_391;
stop <= STOP_392;
delayirqen <= DELAYIRQEN_393;
breakirqen <= BREAKIRQEN_394;
N_110 <= N_395;
N_790 <= N_396;
rdata62_4 <= RDATA62_397;
txd1_c <= TXD1_C_398;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity ahbuart_work_leon3mp_rtl_0layer0 is
port(
haddr : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
pwdata : in std_logic_vector(17 downto 0);
un1_dcom0_7 :  out std_logic;
un1_dcom0_5 :  out std_logic;
un1_dcom0_9 :  out std_logic;
un1_dcom0_12 :  out std_logic;
un1_dcom0_0 :  out std_logic;
un1_dcom0_6 :  out std_logic;
un1_dcom0_8 :  out std_logic;
un1_dcom0_10 :  out std_logic;
un1_dcom0_11 :  out std_logic;
paddr_7 :  in std_logic;
paddr_0 :  in std_logic;
paddr_1 :  in std_logic;
prdata : out std_logic_vector(1 downto 1);
pwdata_0 : in std_logic_vector(4 downto 4);
hwdata : out std_logic_vector(31 downto 0);
hwrite :  out std_logic;
N_5285 :  in std_logic;
N_5284 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5278 :  in std_logic;
N_5277 :  in std_logic;
N_5261 :  in std_logic;
N_126 :  in std_logic;
N_5279 :  in std_logic;
N_5280 :  in std_logic;
N_5260 :  in std_logic;
N_64 :  out std_logic;
dsutx_c_i :  out std_logic;
dsutx_c :  out std_logic;
penable :  in std_logic;
pwrite :  in std_logic;
N_231 :  in std_logic;
N_244 :  in std_logic;
enable :  out std_logic;
N_169 :  out std_logic;
un1_rdata23 :  out std_logic;
N_170 :  out std_logic;
readdata60_1 :  in std_logic;
N_176 :  out std_logic;
N_177 :  out std_logic;
N_349 :  out std_logic;
N_350 :  out std_logic;
N_352 :  out std_logic;
N_354 :  out std_logic;
rdata62_1 :  in std_logic;
N_353 :  out std_logic;
N_348 :  out std_logic;
dsurx_c :  in std_logic;
un1_hready_1 :  out std_logic;
ready_1_i_0_o2_0 :  in std_logic;
N_672 :  in std_logic;
un1_hready_0 :  out std_logic;
un1_hready :  out std_logic;
flash_rpn_c :  in std_logic;
hbusreq_i_3 :  out std_logic;
ramclk_c :  in std_logic;
N_4 :  in std_logic);
end ahbuart_work_leon3mp_rtl_0layer0;

architecture beh of ahbuart_work_leon3mp_rtl_0layer0 is
signal DATA : std_logic_vector(7 downto 0);
signal STATE : std_logic_vector(5 to 5);
signal UN1_DCOM0 : std_logic_vector(36 to 36);
signal N_494 : std_logic ;
signal ACTIVE : std_logic ;
signal WRITE : std_logic ;
signal N_289 : std_logic ;
signal DREADY : std_logic ;
signal THEMPTY : std_logic ;
signal NN_1 : std_logic ;
signal HWDATA_360 : std_logic ;
signal HWDATA_361 : std_logic ;
signal HWDATA_362 : std_logic ;
signal HWDATA_363 : std_logic ;
signal HWDATA_364 : std_logic ;
signal HWDATA_365 : std_logic ;
signal HWDATA_366 : std_logic ;
signal HBUSREQ_I_367 : std_logic ;
signal NN_2 : std_logic ;
signal NN_3 : std_logic ;
component ahbmst_work_leon3mp_rtl_0layer0
port(
N_4 :  in std_logic;
ramclk_c :  in std_logic;
N_494 :  out std_logic;
active :  out std_logic;
hbusreq_i_3 :  in std_logic;
flash_rpn_c :  in std_logic;
un1_hready :  out std_logic;
un1_hready_0 :  out std_logic;
N_672 :  in std_logic;
ready_1_i_0_o2_0 :  in std_logic;
un1_hready_1 :  out std_logic  );
end component;
component dcom_uart_7_7_4095
port(
hwdata : in std_logic_vector(31 downto 24);
data : out std_logic_vector(7 downto 0);
pwdata_0 : in std_logic_vector(4 downto 4);
prdata : out std_logic_vector(1 downto 1);
state : in std_logic_vector(5 downto 5);
paddr_1 :  in std_logic;
paddr_0 :  in std_logic;
paddr_7 :  in std_logic;
un1_dcom0_16 :  out std_logic;
un1_dcom0_15 :  out std_logic;
un1_dcom0_13 :  out std_logic;
un1_dcom0_11 :  out std_logic;
un1_dcom0_5 :  out std_logic;
un1_dcom0_17 :  out std_logic;
un1_dcom0_14 :  out std_logic;
un1_dcom0_10 :  out std_logic;
un1_dcom0_12 :  out std_logic;
un1_dcom0_34 :  out std_logic;
pwdata : in std_logic_vector(17 downto 0);
dsurx_c :  in std_logic;
ramclk_c :  in std_logic;
N_348 :  out std_logic;
N_353 :  out std_logic;
rdata62_1 :  in std_logic;
N_354 :  out std_logic;
N_352 :  out std_logic;
N_350 :  out std_logic;
N_349 :  out std_logic;
N_177 :  out std_logic;
N_176 :  out std_logic;
readdata60_1 :  in std_logic;
N_170 :  out std_logic;
un1_rdata23 :  out std_logic;
N_169 :  out std_logic;
write :  in std_logic;
N_289 :  in std_logic;
dready :  out std_logic;
thempty :  out std_logic;
enable :  out std_logic;
N_244 :  in std_logic;
flash_rpn_c :  in std_logic;
N_231 :  in std_logic;
pwrite :  in std_logic;
penable :  in std_logic;
dsutx_c :  out std_logic;
dsutx_c_i :  out std_logic;
N_64 :  out std_logic  );
end component;
component dcom
port(
un1_dcom0 : in std_logic_vector(36 downto 36);
hwdata : out std_logic_vector(31 downto 0);
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
state_5 :  out std_logic;
data : in std_logic_vector(7 downto 0);
haddr : out std_logic_vector(31 downto 0);
flash_rpn_c :  in std_logic;
N_5260 :  in std_logic;
N_5280 :  in std_logic;
active :  in std_logic;
hbusreq_i_3 :  out std_logic;
N_5279 :  in std_logic;
N_126 :  in std_logic;
N_5261 :  in std_logic;
N_5277 :  in std_logic;
N_5278 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5284 :  in std_logic;
N_5285 :  in std_logic;
hwrite :  out std_logic;
N_289 :  out std_logic;
thempty :  in std_logic;
write :  out std_logic;
dready :  in std_logic;
N_494 :  in std_logic;
ramclk_c :  in std_logic  );
end component;
begin
AHBMST0: ahbmst_work_leon3mp_rtl_0layer0 port map (
N_4 => N_4,
ramclk_c => ramclk_c,
N_494 => N_494,
active => ACTIVE,
hbusreq_i_3 => HBUSREQ_I_367,
flash_rpn_c => flash_rpn_c,
un1_hready => un1_hready,
un1_hready_0 => un1_hready_0,
N_672 => N_672,
ready_1_i_0_o2_0 => ready_1_i_0_o2_0,
un1_hready_1 => un1_hready_1);
DCOM_UART0: dcom_uart_7_7_4095 port map (
hwdata(31) =>  HWDATA_366 ,
hwdata(30) =>  HWDATA_365 ,
hwdata(29) =>  HWDATA_364 ,
hwdata(28) =>  HWDATA_363 ,
hwdata(27) =>  HWDATA_362 ,
hwdata(26) =>  HWDATA_361 ,
hwdata(25) =>  HWDATA_360 ,
hwdata(24) =>  NN_1 ,
data(7 downto 0) => DATA(7 downto 0),
pwdata_0(4) => pwdata_0(4),
prdata(1) => prdata(1),
state(5) => STATE(5),
paddr_1 => paddr_1,
paddr_0 => paddr_0,
paddr_7 => paddr_7,
un1_dcom0_16 => un1_dcom0_11,
un1_dcom0_15 => un1_dcom0_10,
un1_dcom0_13 => un1_dcom0_8,
un1_dcom0_11 => un1_dcom0_6,
un1_dcom0_5 => un1_dcom0_0,
un1_dcom0_17 => un1_dcom0_12,
un1_dcom0_14 => un1_dcom0_9,
un1_dcom0_10 => un1_dcom0_5,
un1_dcom0_12 => un1_dcom0_7,
un1_dcom0_34 => UN1_DCOM0(36),
pwdata(17 downto 0) => pwdata(17 downto 0),
dsurx_c => dsurx_c,
ramclk_c => ramclk_c,
N_348 => N_348,
N_353 => N_353,
rdata62_1 => rdata62_1,
N_354 => N_354,
N_352 => N_352,
N_350 => N_350,
N_349 => N_349,
N_177 => N_177,
N_176 => N_176,
readdata60_1 => readdata60_1,
N_170 => N_170,
un1_rdata23 => un1_rdata23,
N_169 => N_169,
write => WRITE,
N_289 => N_289,
dready => DREADY,
thempty => THEMPTY,
enable => enable,
N_244 => N_244,
flash_rpn_c => flash_rpn_c,
N_231 => N_231,
pwrite => pwrite,
penable => penable,
dsutx_c => dsutx_c,
dsutx_c_i => dsutx_c_i,
N_64 => N_64);
DCOM0: dcom port map (
un1_dcom0(36) => UN1_DCOM0(36),
hwdata(31) =>  HWDATA_366 ,
hwdata(30) =>  HWDATA_365 ,
hwdata(29) =>  HWDATA_364 ,
hwdata(28) =>  HWDATA_363 ,
hwdata(27) =>  HWDATA_362 ,
hwdata(26) =>  HWDATA_361 ,
hwdata(25) =>  HWDATA_360 ,
hwdata(24) =>  NN_1 ,
hwdata(23 downto 0) => hwdata(23 downto 0),
hrdata_12 => hrdata_12,
hrdata_3 => hrdata_3,
hrdata_11 => hrdata_11,
hrdata_13 => hrdata_13,
hrdata_15 => hrdata_15,
hrdata_23 => hrdata_23,
hrdata_30 => hrdata_30,
hrdata_28 => hrdata_28,
hrdata_27 => hrdata_27,
hrdata_16 => hrdata_16,
hrdata_14 => hrdata_14,
hrdata_10 => hrdata_10,
hrdata_9 => hrdata_9,
hrdata_8 => hrdata_8,
hrdata_7 => hrdata_7,
hrdata_6 => hrdata_6,
hrdata_5 => hrdata_5,
hrdata_4 => hrdata_4,
hrdata_1 => hrdata_1,
hrdata_0 => hrdata_0,
state_5 => STATE(5),
data(7 downto 0) => DATA(7 downto 0),
haddr(31 downto 0) => haddr(31 downto 0),
flash_rpn_c => flash_rpn_c,
N_5260 => N_5260,
N_5280 => N_5280,
active => ACTIVE,
hbusreq_i_3 => HBUSREQ_I_367,
N_5279 => N_5279,
N_126 => N_126,
N_5261 => N_5261,
N_5277 => N_5277,
N_5278 => N_5278,
N_5281 => N_5281,
N_5282 => N_5282,
N_5283 => N_5283,
N_5284 => N_5284,
N_5285 => N_5285,
hwrite => hwrite,
N_289 => N_289,
thempty => THEMPTY,
write => WRITE,
dready => DREADY,
N_494 => N_494,
ramclk_c => ramclk_c);
VCC_I: VCC port map (
Y => NN_3);
GND_I: GND port map (
Y => NN_2);
hwdata(24) <= NN_1;
hwdata(25) <= HWDATA_360;
hwdata(26) <= HWDATA_361;
hwdata(27) <= HWDATA_362;
hwdata(28) <= HWDATA_363;
hwdata(29) <= HWDATA_364;
hwdata(30) <= HWDATA_365;
hwdata(31) <= HWDATA_366;
hbusreq_i_3 <= HBUSREQ_I_367;
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity dsu3_work_leon3mp_rtl_0layer0 is
port(
daddr : out std_logic_vector(23 downto 2);
data_0 :  in std_logic;
data_1 :  in std_logic;
data_10 :  in std_logic;
data_9 :  in std_logic;
data_11 :  in std_logic;
data_3 :  in std_logic;
data_2 :  in std_logic;
data_6 :  in std_logic;
data_4 :  in std_logic;
data_8 :  in std_logic;
data_7 :  in std_logic;
data_16 :  in std_logic;
data_13 :  in std_logic;
data_15 :  in std_logic;
data_28 :  in std_logic;
hwdata : in std_logic_vector(31 downto 0);
data_0_iv_4_0 :  in std_logic;
data_0_iv_4_2 :  in std_logic;
data_0_iv_4_5 :  in std_logic;
data_0_iv_4_18 :  in std_logic;
data_0_iv_4_19 :  in std_logic;
data_0_iv_4_6 :  in std_logic;
data_0_iv_4_8 :  in std_logic;
data_0_iv_4_9 :  in std_logic;
data_0_iv_4_10 :  in std_logic;
data_0_iv_4_11 :  in std_logic;
data_0_iv_4_12 :  in std_logic;
data_0_iv_4_14 :  in std_logic;
data_0_iv_4_15 :  in std_logic;
data_0_iv_4_17 :  in std_logic;
data_0_iv_4_7 :  in std_logic;
data_0_iv_5_0 :  in std_logic;
data_0_iv_5_2 :  in std_logic;
data_0_iv_5_18 :  in std_logic;
data_0_iv_5_19 :  in std_logic;
data_0_iv_5_8 :  in std_logic;
data_0_iv_5_9 :  in std_logic;
data_0_iv_5_10 :  in std_logic;
data_0_iv_5_11 :  in std_logic;
data_0_iv_5_12 :  in std_logic;
data_0_iv_5_14 :  in std_logic;
data_0_iv_5_17 :  in std_logic;
data_0_iv_3_0 :  in std_logic;
data_0_iv_3_1 :  in std_logic;
data_0_iv_3_10 :  in std_logic;
data_0_iv_3_2 :  in std_logic;
data_1_iv_5 : in std_logic_vector(25 downto 25);
data_1_iv_6 : in std_logic_vector(25 downto 25);
data_0_iv_7 : in std_logic_vector(5 downto 5);
data_0_iv_8 : in std_logic_vector(5 downto 5);
ddata : out std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
flash_rpn_c :  in std_logic;
N_5187 :  in std_logic;
dwrite :  out std_logic;
N_5420_1 :  out std_logic;
dbreak :  out std_logic;
halt :  out std_logic;
annul_all13 :  in std_logic;
tstop :  in std_logic;
data_9_sqmuxa_2 :  in std_logic;
berror :  out std_logic;
step :  out std_logic;
bsoft :  out std_logic;
bwatch :  out std_logic;
btrapa :  out std_logic;
errorn_i_4 :  in std_logic;
pwd :  in std_logic;
N_137 :  out std_logic;
crdy :  in std_logic;
btrape :  out std_logic;
hready :  out std_logic;
N_5598 :  in std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  in std_logic;
un1_hready_0 :  in std_logic;
ramclk_c :  in std_logic;
reset :  out std_logic;
N_5601 :  in std_logic;
dsuact_c :  out std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5329 :  in std_logic;
N_5330 :  in std_logic;
N_5331 :  in std_logic;
N_5332 :  in std_logic;
N_5333 :  in std_logic;
N_5334 :  in std_logic;
N_5579 :  in std_logic;
N_5580 :  in std_logic;
N_5581 :  in std_logic;
N_5582 :  in std_logic;
N_5583 :  in std_logic;
N_5584 :  in std_logic;
N_5585 :  in std_logic;
N_5586 :  in std_logic;
N_5587 :  in std_logic;
N_5588 :  in std_logic;
N_5589 :  in std_logic;
N_5590 :  in std_logic;
N_5591 :  in std_logic;
N_5592 :  in std_logic;
N_5593 :  in std_logic;
dsubre_c :  in std_logic);
end dsu3_work_leon3mp_rtl_0layer0;

architecture beh of dsu3_work_leon3mp_rtl_0layer0 is
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component dsu3x_2_2304_3840_1_30_10_0_0_0_0_32_0
port(
hrdata : out std_logic_vector(31 downto 0);
ddata : out std_logic_vector(31 downto 0);
data_0_iv_8 : in std_logic_vector(5 downto 5);
data_0_iv_7 : in std_logic_vector(5 downto 5);
data_1_iv_6 : in std_logic_vector(25 downto 25);
data_1_iv_5 : in std_logic_vector(25 downto 25);
data_0_iv_3_2 :  in std_logic;
data_0_iv_3_10 :  in std_logic;
data_0_iv_3_1 :  in std_logic;
data_0_iv_3_0 :  in std_logic;
data_0_iv_5_17 :  in std_logic;
data_0_iv_5_14 :  in std_logic;
data_0_iv_5_12 :  in std_logic;
data_0_iv_5_11 :  in std_logic;
data_0_iv_5_10 :  in std_logic;
data_0_iv_5_9 :  in std_logic;
data_0_iv_5_8 :  in std_logic;
data_0_iv_5_19 :  in std_logic;
data_0_iv_5_18 :  in std_logic;
data_0_iv_5_2 :  in std_logic;
data_0_iv_5_0 :  in std_logic;
data_0_iv_4_7 :  in std_logic;
data_0_iv_4_17 :  in std_logic;
data_0_iv_4_15 :  in std_logic;
data_0_iv_4_14 :  in std_logic;
data_0_iv_4_12 :  in std_logic;
data_0_iv_4_11 :  in std_logic;
data_0_iv_4_10 :  in std_logic;
data_0_iv_4_9 :  in std_logic;
data_0_iv_4_8 :  in std_logic;
data_0_iv_4_6 :  in std_logic;
data_0_iv_4_19 :  in std_logic;
data_0_iv_4_18 :  in std_logic;
data_0_iv_4_5 :  in std_logic;
data_0_iv_4_2 :  in std_logic;
data_0_iv_4_0 :  in std_logic;
hwdata : in std_logic_vector(31 downto 0);
data_28 :  in std_logic;
data_15 :  in std_logic;
data_13 :  in std_logic;
data_16 :  in std_logic;
data_7 :  in std_logic;
data_8 :  in std_logic;
data_4 :  in std_logic;
data_6 :  in std_logic;
data_2 :  in std_logic;
data_3 :  in std_logic;
data_11 :  in std_logic;
data_9 :  in std_logic;
data_10 :  in std_logic;
data_1 :  in std_logic;
data_0 :  in std_logic;
daddr : out std_logic_vector(23 downto 2);
dsubre_c :  in std_logic;
N_5593 :  in std_logic;
N_5592 :  in std_logic;
N_5591 :  in std_logic;
N_5590 :  in std_logic;
N_5589 :  in std_logic;
N_5588 :  in std_logic;
N_5587 :  in std_logic;
N_5586 :  in std_logic;
N_5585 :  in std_logic;
N_5584 :  in std_logic;
N_5583 :  in std_logic;
N_5582 :  in std_logic;
N_5581 :  in std_logic;
N_5580 :  in std_logic;
N_5579 :  in std_logic;
N_5334 :  in std_logic;
N_5333 :  in std_logic;
N_5332 :  in std_logic;
N_5331 :  in std_logic;
N_5330 :  in std_logic;
N_5329 :  in std_logic;
N_5328 :  in std_logic;
N_5327 :  in std_logic;
dsuact_c :  out std_logic;
N_5601 :  in std_logic;
reset :  out std_logic;
ramclk_c :  in std_logic;
un1_hready_0 :  in std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  in std_logic;
N_5598 :  in std_logic;
hready :  out std_logic;
btrape :  out std_logic;
crdy :  in std_logic;
N_137 :  out std_logic;
pwd :  in std_logic;
errorn_i_4 :  in std_logic;
btrapa :  out std_logic;
bwatch :  out std_logic;
bsoft :  out std_logic;
step :  out std_logic;
berror :  out std_logic;
data_9_sqmuxa_2 :  in std_logic;
tstop :  in std_logic;
annul_all13 :  in std_logic;
halt :  out std_logic;
dbreak :  out std_logic;
N_5420_1 :  out std_logic;
dwrite :  out std_logic;
N_5187 :  in std_logic;
flash_rpn_c :  in std_logic  );
end component;
begin
X0: dsu3x_2_2304_3840_1_30_10_0_0_0_0_32_0 port map (
hrdata(31 downto 0) => hrdata(31 downto 0),
ddata(31 downto 0) => ddata(31 downto 0),
data_0_iv_8(5) => data_0_iv_8(5),
data_0_iv_7(5) => data_0_iv_7(5),
data_1_iv_6(25) => data_1_iv_6(25),
data_1_iv_5(25) => data_1_iv_5(25),
data_0_iv_3_2 => data_0_iv_3_2,
data_0_iv_3_10 => data_0_iv_3_10,
data_0_iv_3_1 => data_0_iv_3_1,
data_0_iv_3_0 => data_0_iv_3_0,
data_0_iv_5_17 => data_0_iv_5_17,
data_0_iv_5_14 => data_0_iv_5_14,
data_0_iv_5_12 => data_0_iv_5_12,
data_0_iv_5_11 => data_0_iv_5_11,
data_0_iv_5_10 => data_0_iv_5_10,
data_0_iv_5_9 => data_0_iv_5_9,
data_0_iv_5_8 => data_0_iv_5_8,
data_0_iv_5_19 => data_0_iv_5_19,
data_0_iv_5_18 => data_0_iv_5_18,
data_0_iv_5_2 => data_0_iv_5_2,
data_0_iv_5_0 => data_0_iv_5_0,
data_0_iv_4_7 => data_0_iv_4_7,
data_0_iv_4_17 => data_0_iv_4_17,
data_0_iv_4_15 => data_0_iv_4_15,
data_0_iv_4_14 => data_0_iv_4_14,
data_0_iv_4_12 => data_0_iv_4_12,
data_0_iv_4_11 => data_0_iv_4_11,
data_0_iv_4_10 => data_0_iv_4_10,
data_0_iv_4_9 => data_0_iv_4_9,
data_0_iv_4_8 => data_0_iv_4_8,
data_0_iv_4_6 => data_0_iv_4_6,
data_0_iv_4_19 => data_0_iv_4_19,
data_0_iv_4_18 => data_0_iv_4_18,
data_0_iv_4_5 => data_0_iv_4_5,
data_0_iv_4_2 => data_0_iv_4_2,
data_0_iv_4_0 => data_0_iv_4_0,
hwdata(31 downto 0) => hwdata(31 downto 0),
data_28 => data_28,
data_15 => data_15,
data_13 => data_13,
data_16 => data_16,
data_7 => data_7,
data_8 => data_8,
data_4 => data_4,
data_6 => data_6,
data_2 => data_2,
data_3 => data_3,
data_11 => data_11,
data_9 => data_9,
data_10 => data_10,
data_1 => data_1,
data_0 => data_0,
daddr(23 downto 2) => daddr(23 downto 2),
dsubre_c => dsubre_c,
N_5593 => N_5593,
N_5592 => N_5592,
N_5591 => N_5591,
N_5590 => N_5590,
N_5589 => N_5589,
N_5588 => N_5588,
N_5587 => N_5587,
N_5586 => N_5586,
N_5585 => N_5585,
N_5584 => N_5584,
N_5583 => N_5583,
N_5582 => N_5582,
N_5581 => N_5581,
N_5580 => N_5580,
N_5579 => N_5579,
N_5334 => N_5334,
N_5333 => N_5333,
N_5332 => N_5332,
N_5331 => N_5331,
N_5330 => N_5330,
N_5329 => N_5329,
N_5328 => N_5328,
N_5327 => N_5327,
dsuact_c => dsuact_c,
N_5601 => N_5601,
reset => reset,
ramclk_c => ramclk_c,
un1_hready_0 => un1_hready_0,
hmbsel_0_sqmuxa_8_0_i_o2_0 => hmbsel_0_sqmuxa_8_0_i_o2_0,
N_5598 => N_5598,
hready => hready,
btrape => btrape,
crdy => crdy,
N_137 => N_137,
pwd => pwd,
errorn_i_4 => errorn_i_4,
btrapa => btrapa,
bwatch => bwatch,
bsoft => bsoft,
step => step,
berror => berror,
data_9_sqmuxa_2 => data_9_sqmuxa_2,
tstop => tstop,
annul_all13 => annul_all13,
halt => halt,
dbreak => dbreak,
N_5420_1 => N_5420_1,
dwrite => dwrite,
N_5187 => N_5187,
flash_rpn_c => flash_rpn_c);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity leon3s_work_leon3mp_rtl_0layer0 is
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
haddr : out std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
daddr : in std_logic_vector(23 downto 2);
ddata : in std_logic_vector(31 downto 0);
data_0_iv_8 : out std_logic_vector(5 downto 5);
data_0_iv_7 : out std_logic_vector(5 downto 5);
irl_0 : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_1 :  out std_logic;
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_1_iv_5 : out std_logic_vector(25 downto 25);
irl : inout std_logic_vector(3 downto 0) := (others => 'Z');
data_6 :  out std_logic;
data_7 :  out std_logic;
data_9 :  out std_logic;
data_8 :  out std_logic;
data_11 :  out std_logic;
data_10 :  out std_logic;
data_15 :  out std_logic;
data_13 :  out std_logic;
data_16 :  out std_logic;
data_4 :  out std_logic;
data_2 :  out std_logic;
data_28 :  out std_logic;
data_3 :  out std_logic;
data_0 :  out std_logic;
data_1 :  out std_logic;
ramclk_c :  in std_logic;
flash_rpn_c :  in std_logic;
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
burst :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
hwrite :  out std_logic;
un1_hready_0 :  in std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
N_5256 :  out std_logic;
un1_hready_1 :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
N_5122_1 :  out std_logic;
annul_all13 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_N_14 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
r_N_3_mux_4 :  in std_logic;
errorn_i_4_i :  out std_logic;
errorn_i_4 :  out std_logic;
N_5420_1 :  in std_logic;
dbreak :  in std_logic;
berror :  in std_logic;
btrapa :  in std_logic;
N_137 :  in std_logic;
btrape :  in std_logic;
bsoft :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
halt :  in std_logic;
pwd :  out std_logic;
tstop :  out std_logic;
intack :  out std_logic;
bwatch :  in std_logic;
reset :  in std_logic;
dwrite :  in std_logic;
step :  in std_logic;
crdy :  out std_logic);
end leon3s_work_leon3mp_rtl_0layer0;

architecture beh of leon3s_work_leon3mp_rtl_0layer0 is
signal HTRANS_0_INTERNAL : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
component leon3x_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0
port(
data_1 :  out std_logic;
data_0 :  out std_logic;
data_3 :  out std_logic;
data_28 :  out std_logic;
data_2 :  out std_logic;
data_4 :  out std_logic;
data_16 :  out std_logic;
data_13 :  out std_logic;
data_15 :  out std_logic;
data_10 :  out std_logic;
data_11 :  out std_logic;
data_8 :  out std_logic;
data_9 :  out std_logic;
data_7 :  out std_logic;
data_6 :  out std_logic;
irl_0 : inout std_logic_vector(3 downto 0);
data_1_iv_5 : out std_logic_vector(25 downto 25);
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_0_iv_3_1 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_10 :  out std_logic;
irl : inout std_logic_vector(3 downto 0);
data_0_iv_7 : out std_logic_vector(5 downto 5);
data_0_iv_8 : out std_logic_vector(5 downto 5);
ddata : in std_logic_vector(31 downto 0);
daddr : in std_logic_vector(23 downto 2);
nbo_5_0 : out std_logic_vector(0 downto 0);
htrans_0 : inout std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
hsize : out std_logic_vector(1 downto 0);
hwdata : out std_logic_vector(31 downto 0);
haddr : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
crdy :  out std_logic;
step :  in std_logic;
dwrite :  in std_logic;
reset :  in std_logic;
bwatch :  in std_logic;
intack :  out std_logic;
tstop :  out std_logic;
pwd :  out std_logic;
halt :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
bsoft :  in std_logic;
btrape :  in std_logic;
N_137 :  in std_logic;
btrapa :  in std_logic;
berror :  in std_logic;
dbreak :  in std_logic;
N_5420_1 :  in std_logic;
errorn_i_4 :  out std_logic;
errorn_i_4_i :  out std_logic;
r_N_3_mux_4 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_N_14 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
annul_all13 :  out std_logic;
N_5122_1 :  out std_logic;
un1_hready :  in std_logic;
defslv :  in std_logic;
cfgsel :  in std_logic;
un1_hready_1 :  in std_logic;
N_5256 :  out std_logic;
hbusreq :  out std_logic;
N_5447 :  in std_logic;
un1_hready_0 :  in std_logic;
hwrite :  out std_logic;
hlock :  out std_logic;
N_4 :  in std_logic;
N_5285 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5261 :  in std_logic;
N_5260 :  in std_logic;
N_126 :  in std_logic;
burst :  out std_logic;
N_5278 :  in std_logic;
N_5279 :  in std_logic;
N_5277 :  in std_logic;
N_5284 :  in std_logic;
N_5280 :  in std_logic;
flash_rpn_c :  in std_logic;
ramclk_c :  in std_logic  );
end component;
begin
LEON3X0: leon3x_0_10_10_8_1_0_0_0_0_2_0_0_0_0_1_8_1_0_0_0_1_8_1_0_0_0_1_142_0_1_143_0_2_2_1_1_1_0_0_2_1_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0 port map (
data_1 => data_1,
data_0 => data_0,
data_3 => data_3,
data_28 => data_28,
data_2 => data_2,
data_4 => data_4,
data_16 => data_16,
data_13 => data_13,
data_15 => data_15,
data_10 => data_10,
data_11 => data_11,
data_8 => data_8,
data_9 => data_9,
data_7 => data_7,
data_6 => data_6,
irl_0(3 downto 0) => irl(3 downto 0),
data_1_iv_5(25) => data_1_iv_5(25),
data_1_iv_6(25) => data_1_iv_6(25),
data_0_iv_3_1 => data_0_iv_3_1,
data_0_iv_3_10 => data_0_iv_3_10,
data_0_iv_3_2 => data_0_iv_3_2,
data_0_iv_3_0 => data_0_iv_3_0,
data_0_iv_4_6 => data_0_iv_4_6,
data_0_iv_4_11 => data_0_iv_4_11,
data_0_iv_4_2 => data_0_iv_4_2,
data_0_iv_4_15 => data_0_iv_4_15,
data_0_iv_4_12 => data_0_iv_4_12,
data_0_iv_4_17 => data_0_iv_4_17,
data_0_iv_4_0 => data_0_iv_4_0,
data_0_iv_4_7 => data_0_iv_4_7,
data_0_iv_4_9 => data_0_iv_4_9,
data_0_iv_4_8 => data_0_iv_4_8,
data_0_iv_4_19 => data_0_iv_4_19,
data_0_iv_4_14 => data_0_iv_4_14,
data_0_iv_4_18 => data_0_iv_4_18,
data_0_iv_4_5 => data_0_iv_4_5,
data_0_iv_4_10 => data_0_iv_4_10,
data_0_iv_5_11 => data_0_iv_5_11,
data_0_iv_5_2 => data_0_iv_5_2,
data_0_iv_5_12 => data_0_iv_5_12,
data_0_iv_5_17 => data_0_iv_5_17,
data_0_iv_5_0 => data_0_iv_5_0,
data_0_iv_5_9 => data_0_iv_5_9,
data_0_iv_5_8 => data_0_iv_5_8,
data_0_iv_5_19 => data_0_iv_5_19,
data_0_iv_5_14 => data_0_iv_5_14,
data_0_iv_5_18 => data_0_iv_5_18,
data_0_iv_5_10 => data_0_iv_5_10,
irl(3 downto 0) => irl_0(3 downto 0),
data_0_iv_7(5) => data_0_iv_7(5),
data_0_iv_8(5) => data_0_iv_8(5),
ddata(31 downto 0) => ddata(31 downto 0),
daddr(23 downto 2) => daddr(23 downto 2),
nbo_5_0(0) => nbo_5_0(0),
htrans_0(1) => htrans(1),
htrans(1) =>  HTRANS_0_INTERNAL ,
htrans(0) => htrans(0),
hsize(1 downto 0) => hsize(1 downto 0),
hwdata(31 downto 0) => hwdata(31 downto 0),
haddr(31 downto 0) => haddr(31 downto 0),
hrdata_0 => hrdata_0,
hrdata_1 => hrdata_1,
hrdata_4 => hrdata_4,
hrdata_6 => hrdata_6,
hrdata_8 => hrdata_8,
hrdata_9 => hrdata_9,
hrdata_10 => hrdata_10,
hrdata_14 => hrdata_14,
hrdata_23 => hrdata_23,
hrdata_28 => hrdata_28,
hrdata_30 => hrdata_30,
hrdata_15 => hrdata_15,
hrdata_16 => hrdata_16,
hrdata_5 => hrdata_5,
hrdata_7 => hrdata_7,
hrdata_13 => hrdata_13,
hrdata_27 => hrdata_27,
hrdata_11 => hrdata_11,
hrdata_3 => hrdata_3,
hrdata_12 => hrdata_12,
crdy => crdy,
step => step,
dwrite => dwrite,
reset => reset,
bwatch => bwatch,
intack => intack,
tstop => tstop,
pwd => pwd,
halt => halt,
data_9_sqmuxa_2 => data_9_sqmuxa_2,
bsoft => bsoft,
btrape => btrape,
N_137 => N_137,
btrapa => btrapa,
berror => berror,
dbreak => dbreak,
N_5420_1 => N_5420_1,
errorn_i_4 => errorn_i_4,
errorn_i_4_i => errorn_i_4_i,
r_N_3_mux_4 => r_N_3_mux_4,
ADD_m8_0_0 => ADD_m8_0_0,
d_m6_0_N_7 => d_m6_0_N_7,
ADD_N_14 => ADD_N_14,
I19_un5_CO1 => I19_un5_CO1,
ADD_30x30_slow_I19_CO1_0 => ADD_30x30_slow_I19_CO1_0,
annul_all13 => annul_all13,
N_5122_1 => N_5122_1,
un1_hready => un1_hready,
defslv => defslv,
cfgsel => cfgsel,
un1_hready_1 => un1_hready_1,
N_5256 => N_5256,
hbusreq => hbusreq,
N_5447 => N_5447,
un1_hready_0 => un1_hready_0,
hwrite => hwrite,
hlock => hlock,
N_4 => N_4,
N_5285 => N_5285,
N_5283 => N_5283,
N_5282 => N_5282,
N_5281 => N_5281,
N_5261 => N_5261,
N_5260 => N_5260,
N_126 => N_126,
burst => burst,
N_5278 => N_5278,
N_5279 => N_5279,
N_5277 => N_5277,
N_5284 => N_5284,
N_5280 => N_5280,
flash_rpn_c => flash_rpn_c,
ramclk_c => ramclk_c);
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
HTRANS_0_INTERNAL <= htrans_0(1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity rstgen_work_leon3mp_rtl_0layer0 is
port(
led_c : in std_logic_vector(5 downto 5);
rstraw_c :  in std_logic;
ramclk_c :  in std_logic;
flash_rpn_c :  out std_logic);
end rstgen_work_leon3mp_rtl_0layer0;

architecture beh of rstgen_work_leon3mp_rtl_0layer0 is
signal R : std_logic_vector(4 downto 0);
signal RSTOUTL : std_logic ;
signal RSTOUTL_1 : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
begin
RSTOUTL_RNIK6V4: CLKINT port map (
Y => flash_rpn_c,
A => RSTOUTL);
RSTOUTL_RNO: NOR3C port map (
Y => RSTOUTL_1,
A => R(2),
B => R(4),
C => R(3));
RSTOUTL_REG_Z18: DFN1C0 port map (
Q => RSTOUTL,
CLK => ramclk_c,
CLR => rstraw_c,
D => RSTOUTL_1);
\R[0]_REG_Z20\: DFN1C0 port map (
Q => R(0),
CLK => ramclk_c,
CLR => rstraw_c,
D => led_c(5));
\R[1]_REG_Z22\: DFN1C0 port map (
Q => R(1),
CLK => ramclk_c,
CLR => rstraw_c,
D => R(0));
\R[2]_REG_Z24\: DFN1C0 port map (
Q => R(2),
CLK => ramclk_c,
CLR => rstraw_c,
D => R(1));
\R[3]_REG_Z26\: DFN1C0 port map (
Q => R(3),
CLK => ramclk_c,
CLR => rstraw_c,
D => R(2));
\R[4]_REG_Z28\: DFN1C0 port map (
Q => R(4),
CLK => ramclk_c,
CLR => rstraw_c,
D => R(3));
VCC_I: VCC port map (
Y => NN_2);
GND_I: GND port map (
Y => NN_1);
end beh;

--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
library proasic3e;
use proasic3e.components.all;

entity leon3mp is
port(
resetn :  in std_logic;
clk :  in std_logic;
errorn :  out std_logic;
address : out std_logic_vector(18 downto 0);
data : in std_logic_vector(31 downto 0);
dsutx :  out std_logic;
dsurx :  in std_logic;
dsubre :  in std_logic;
dsuact :  out std_logic;
txd1 :  out std_logic;
rxd1 :  in std_logic;
ramsn :  out std_logic;
ramoen :  out std_logic;
ramben : out std_logic_vector(3 downto 0);
rwen :  out std_logic;
oen :  out std_logic;
writen :  out std_logic;
romsn :  out std_logic;
iosn :  out std_logic;
ramclk :  out std_logic;
gpio : inout std_logic_vector(6 downto 0);
flash_byten :  out std_logic;
flash_rpn :  out std_logic;
sram_pwrdwn :  out std_logic;
sram_gwen :  out std_logic;
sram_adsc :  out std_logic;
sram_adsp :  out std_logic;
sram_adv :  out std_logic;
can_txd :  out std_logic;
can_rxd :  in std_logic;
emdio :  in std_logic;
etx_clk :  in std_logic;
erx_clk :  in std_logic;
erxd : in std_logic_vector(3 downto 0);
erx_dv :  in std_logic;
erx_er :  in std_logic;
erx_col :  in std_logic;
erx_crs :  in std_logic;
etxd : out std_logic_vector(3 downto 0);
etx_en :  out std_logic;
etx_er :  out std_logic;
emdc :  out std_logic;
led : out std_logic_vector(5 downto 0);
tck :  in std_logic;
tms :  in std_logic;
tdi :  in std_logic;
trst :  in std_logic;
tdo :  out std_logic);
end leon3mp;

architecture beh of leon3mp is
signal \APBI.PIRQ\ : std_logic_vector(2 to 2);
signal \IRQO_0.IRL\ : std_logic_vector(3 downto 0);
signal \AHBSO_2.HRDATA\ : std_logic_vector(31 downto 0);
signal \DBGI_0.DADDR\ : std_logic_vector(23 downto 2);
signal \DBGI_0.DDATA\ : std_logic_vector(31 downto 0);
signal \DCOMGEN.UN1_DCOM0\ : std_logic_vector(19 downto 7);
signal \AHBMO_1.HADDR\ : std_logic_vector(31 downto 0);
signal \AHBMO_1.HWDATA\ : std_logic_vector(31 downto 0);
signal \AHBSO_1.HRDATA\ : std_logic_vector(31 downto 0);
signal \APBO_2.PRDATA\ : std_logic_vector(26 downto 0);
signal \IRQI_0.IRL\ : std_logic_vector(3 downto 0);
signal \GPT.UN1_TIMER0\ : std_logic_vector(6 downto 5);
signal \GPIOO.DOUT\ : std_logic_vector(6 downto 0);
signal \GPIO0.UN1_GRGPIO0\ : std_logic_vector(67 to 67);
signal \AHBSO_7.HRDATA\ : std_logic_vector(31 downto 0);
signal \APBI.PADDR\ : std_logic_vector(9 downto 2);
signal \APBI.PWDATA\ : std_logic_vector(31 downto 0);
signal \AHB0.R.HTRANS\ : std_logic_vector(1 to 1);
signal \AHBSI.HWDATA\ : std_logic_vector(31 downto 0);
signal \GPIOO.OEN_I_4\ : std_logic_vector(6 downto 0);
signal \R.IMASK_0_RNI15KG8\ : std_logic_vector(10 to 10);
signal \UA1.UART1.R.BRATE\ : std_logic_vector(10 downto 9);
signal GPIO_IN : std_logic_vector(6 downto 0);
signal LED_C : std_logic_vector(5 downto 4);
signal \APBO_3.PRDATA\ : std_logic_vector(31 downto 0);
signal \GPT.TIMER0.COMB.1.READDATA_10\ : std_logic_vector(15 downto 11);
signal \UA1.UART1.R.BRATE_M\ : std_logic_vector(11 downto 8);
signal \GPT.TIMER0.R.SCALER_M\ : std_logic_vector(5 downto 4);
signal \APBO_11.PRDATA\ : std_logic_vector(2 downto 1);
signal \APBO_7.PRDATA\ : std_logic_vector(1 to 1);
signal \APBO_1.PRDATA\ : std_logic_vector(6 downto 0);
signal \AHBMO_0.HADDR\ : std_logic_vector(31 downto 0);
signal \GPT.TIMER0.COMB.1.READDATA_10_M\ : std_logic_vector(30 downto 2);
signal \AHBMO_0.HWDATA\ : std_logic_vector(31 downto 0);
signal \AHBMI.HRDATA\ : std_logic_vector(31 downto 1);
signal \AHBMO_0.HTRANS\ : std_logic_vector(1 downto 0);
signal \AHBMO_0.HSIZE\ : std_logic_vector(1 downto 0);
signal \DBGO_0.DATA\ : std_logic_vector(28 downto 0);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\ : std_logic_vector(27 downto 17);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\ : std_logic_vector(31 downto 12);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\ : std_logic_vector(31 downto 12);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_5\ : std_logic_vector(25 to 25);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_6\ : std_logic_vector(25 to 25);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_7\ : std_logic_vector(5 to 5);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_8\ : std_logic_vector(5 to 5);
signal \GPT.TIMER0.READDATA_1_IV_0\ : std_logic_vector(30 downto 10);
signal \GPT.TIMER0.READDATA_IV_3\ : std_logic_vector(6 downto 1);
signal \GPT.TIMER0.READDATA_IV_4\ : std_logic_vector(6 downto 1);
signal \GPT.TIMER0.READDATA_0_IV_3\ : std_logic_vector(5 downto 2);
signal \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\ : std_logic_vector(15 downto 2);
signal \UA1.UART1.APBO.PRDATA_IV_0_1\ : std_logic_vector(1 to 1);
signal \UA1.UART1.APBO.PRDATA_0_IV_0_1\ : std_logic_vector(7 to 7);
signal \UA1.UART1.APBO.PRDATA_IV_0_2\ : std_logic_vector(5 downto 3);
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.COMB.NBO_5_0\ : std_logic_vector(0 to 0);
signal \APBI.PWDATA_0\ : std_logic_vector(5 downto 4);
signal \APBI.PADDR_0\ : std_logic_vector(6 downto 4);
signal \DBGO_0.PWD\ : std_logic ;
signal ERRORN_I_4 : std_logic ;
signal \DBGO_0.CRDY\ : std_logic ;
signal \DSUO.TSTOP\ : std_logic ;
signal \AHBSO_2.HREADY\ : std_logic ;
signal \DBGI_0.DBREAK\ : std_logic ;
signal \DBGI_0.STEP\ : std_logic ;
signal \DBGI_0.HALT\ : std_logic ;
signal \DBGI_0.RESET\ : std_logic ;
signal \DBGI_0.DWRITE\ : std_logic ;
signal \DBGI_0.BTRAPA\ : std_logic ;
signal \DBGI_0.BTRAPE\ : std_logic ;
signal \DBGI_0.BERROR\ : std_logic ;
signal \DBGI_0.BWATCH\ : std_logic ;
signal \DBGI_0.BSOFT\ : std_logic ;
signal \AHBMO_1.HWRITE\ : std_logic ;
signal \AHBSO_1.HREADY\ : std_logic ;
signal \AHBSO_7.HREADY\ : std_logic ;
signal \APBI.PENABLE\ : std_logic ;
signal \APBI.PWRITE\ : std_logic ;
signal \IRQO_0.INTACK\ : std_logic ;
signal \AHB0.R.DEFSLV\ : std_logic ;
signal \AHB0.R.CFGSEL\ : std_logic ;
signal \DCOMGEN.DCOM0.AHBMST0.COMB.READY_1_I_0_O2_0\ : std_logic ;
signal \DCOMGEN.DCOM0.DUARTO.ENABLE\ : std_logic ;
signal \GPIO0.GRGPIO0.N_25\ : std_logic ;
signal \GPIO0.GRGPIO0.N_62\ : std_logic ;
signal \GPT.TIMER0.R.TIMERS_1.IRQEN\ : std_logic ;
signal \GPT.TIMER0.R.TIMERS_2.IRQEN\ : std_logic ;
signal \UA1.UART1.UARTOP.RDATA62_1\ : std_logic ;
signal \UA1.UART1.N_84\ : std_logic ;
signal \UA1.UART1.R.STOP\ : std_logic ;
signal \UA1.UART1.R.DELAYIRQEN\ : std_logic ;
signal \UA1.UART1.R.BREAKIRQEN\ : std_logic ;
signal \UA1.UART1.R.TSEMPTYIRQEN\ : std_logic ;
signal \UA1.UART1.N_110\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_169\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_170\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.UARTOP.UN1_RDATA23\ : std_logic ;
signal RSTRAW_C : std_logic ;
signal CLK_C : std_logic ;
signal DSUTX_C : std_logic ;
signal DSURX_C : std_logic ;
signal DSUBRE_C : std_logic ;
signal DSUACT_C : std_logic ;
signal TXD1_C : std_logic ;
signal RXD1_C : std_logic ;
signal RAMCLK_C : std_logic ;
signal FLASH_RPN_C : std_logic ;
signal NN_1 : std_logic ;
signal NN_2 : std_logic ;
signal N_5601 : std_logic ;
signal N_5198 : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_348\ : std_logic ;
signal \UA1.UART1.N_790\ : std_logic ;
signal \UA1.UART1.UARTOP.RDATA63_2\ : std_logic ;
signal N_237 : std_logic ;
signal \GPIO0.GRGPIO0.N_64\ : std_logic ;
signal \GPT.TIMER0.COMB.READDATA60_1\ : std_logic ;
signal \UA1.UART1.UARTOP.RDATA62_4\ : std_logic ;
signal \UA1.UART1.V.THOLD_0_0_SQMUXA_1\ : std_logic ;
signal \GPIO0.GRGPIO0.N_41\ : std_logic ;
signal \GPT.TIMER0.COMB.READDATA59_3\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_57\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_353\ : std_logic ;
signal \UA1.UART1.R.EXTCLKEN_M\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_994\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_59\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_998\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_997\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_996\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_995\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_991\ : std_logic ;
signal \IRQCTRL.IRQCTRL0.N_987\ : std_logic ;
signal \GPIO0.GRGPIO0.N_42\ : std_logic ;
signal \GPIO0.GRGPIO0.N_45\ : std_logic ;
signal \GPIO0.GRGPIO0.N_46\ : std_logic ;
signal \GPIO0.GRGPIO0.N_48\ : std_logic ;
signal \GPIO0.GRGPIO0.N_49\ : std_logic ;
signal \GPIO0.GRGPIO0.N_47\ : std_logic ;
signal \GPIO0.GRGPIO0.N_51\ : std_logic ;
signal \GPIO0.GRGPIO0.N_52\ : std_logic ;
signal \UA1.UART1.N_170\ : std_logic ;
signal \UA1.UART1.N_180\ : std_logic ;
signal \UA1.UART1.N_190\ : std_logic ;
signal \UA1.UART1.N_199\ : std_logic ;
signal \UA1.UART1.R.DEBUG_M\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_354\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_352\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_350\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_349\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_176\ : std_logic ;
signal \DCOMGEN.DCOM0.DCOM_UART0.N_177\ : std_logic ;
signal N_229 : std_logic ;
signal N_241 : std_logic ;
signal N_244 : std_logic ;
signal N_230 : std_logic ;
signal N_243 : std_logic ;
signal N_5260 : std_logic ;
signal N_5277 : std_logic ;
signal N_5282 : std_logic ;
signal N_5588 : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.I19_UN5_CO1\ : std_logic ;
signal N_5280 : std_logic ;
signal N_5278 : std_logic ;
signal N_672 : std_logic ;
signal N_5284 : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.V.X.ANNUL_ALL13\ : std_logic ;
signal N_137 : std_logic ;
signal N_5585 : std_logic ;
signal \AHB0.COMB.UN1_HREADY\ : std_logic ;
signal N_4 : std_logic ;
signal \AHBMO_0.HLOCK\ : std_logic ;
signal N_5580 : std_logic ;
signal N_5327 : std_logic ;
signal N_5330 : std_logic ;
signal N_5331 : std_logic ;
signal N_5332 : std_logic ;
signal N_5333 : std_logic ;
signal N_5334 : std_logic ;
signal N_5579 : std_logic ;
signal N_5187 : std_logic ;
signal \AHBMO_1.HBUSREQ_I_3\ : std_logic ;
signal \AHBMO_0.HBUSREQ\ : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5122_1\ : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5256\ : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.MCII.BURST\ : std_logic ;
signal N_5329 : std_logic ;
signal N_5328 : std_logic ;
signal N_5447 : std_logic ;
signal N_5420_1 : std_logic ;
signal N_5583 : std_logic ;
signal N_5586 : std_logic ;
signal N_5589 : std_logic ;
signal N_5590 : std_logic ;
signal N_5591 : std_logic ;
signal N_5592 : std_logic ;
signal N_5593 : std_logic ;
signal N_5194 : std_logic ;
signal N_5587 : std_logic ;
signal N_5584 : std_logic ;
signal N_5598 : std_logic ;
signal N_5279 : std_logic ;
signal N_5261 : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.DATA_9_SQMUXA_2\ : std_logic ;
signal \AHBMO_0.HWRITE\ : std_logic ;
signal N_5582 : std_logic ;
signal N_231 : std_logic ;
signal N_5325 : std_logic ;
signal N_5326 : std_logic ;
signal N_5581 : std_logic ;
signal N_5285 : std_logic ;
signal N_5283 : std_logic ;
signal N_5281 : std_logic ;
signal N_126 : std_logic ;
signal N_226 : std_logic ;
signal \GPIO0.GRGPIO0.N_39\ : std_logic ;
signal \GPIO0.GRGPIO0.N_40\ : std_logic ;
signal \GPIO0.GRGPIO0.N_38\ : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.ADD_30X30_SLOW_I19_CO1_0\ : std_logic ;
signal D_M6_0_N_7 : std_logic ;
signal N_247 : std_logic ;
signal \GPT.TIMER0.COMB.UN1_APBI_0\ : std_logic ;
signal \GPIO0.GRGPIO0.N_63\ : std_logic ;
signal \AHB0.HMBSEL_0_SQMUXA_8_0_I_O2_0\ : std_logic ;
signal RXD1_C_I : std_logic ;
signal TXD1_C_I : std_logic ;
signal DSURX_C_I : std_logic ;
signal DSUTX_C_I : std_logic ;
signal ERRORN_I_4_I : std_logic ;
signal R_N_3_MUX_4 : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_M8_0_0\ : std_logic ;
signal \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_N_14\ : std_logic ;
signal \AHB0.COMB.UN1_HREADY_0\ : std_logic ;
signal \AHB0.COMB.UN1_HREADY_1\ : std_logic ;
component clkgen_work_leon3mp_rtl_0layer0
port(
led_c : out std_logic_vector(5 downto 5);
rstraw_c :  in std_logic;
clk_c :  in std_logic;
ramclk_c :  out std_logic  );
end component;
component rstgen_work_leon3mp_rtl_0layer0
port(
led_c : in std_logic_vector(5 downto 5);
rstraw_c :  in std_logic;
ramclk_c :  in std_logic;
flash_rpn_c :  out std_logic  );
end component;
component ahbctrl_work_leon3mp_rtl_0layer0
port(
hsize : in std_logic_vector(1 downto 1);
htrans_0 : out std_logic_vector(1 downto 1);
haddr_19 :  in std_logic;
haddr_16 :  in std_logic;
haddr_15 :  in std_logic;
haddr_13 :  in std_logic;
haddr_0_d0 :  in std_logic;
haddr_1_d0 :  in std_logic;
haddr_20 :  in std_logic;
haddr_31 :  in std_logic;
haddr_30 :  in std_logic;
haddr_29 :  in std_logic;
haddr_28 :  in std_logic;
haddr_27 :  in std_logic;
haddr_26 :  in std_logic;
haddr_25 :  in std_logic;
haddr_24 :  in std_logic;
haddr_23 :  in std_logic;
haddr_22 :  in std_logic;
haddr_21 :  in std_logic;
haddr_18 :  in std_logic;
haddr_17 :  in std_logic;
haddr_14 :  in std_logic;
haddr_12 :  in std_logic;
haddr_11 :  in std_logic;
haddr_1 : in std_logic_vector(10 downto 2);
haddr_0 : in std_logic_vector(31 downto 0);
hrdata_2_12 :  in std_logic;
hrdata_2_3 :  out std_logic;
hrdata_2_15 :  out std_logic;
hrdata_2_30 :  in std_logic;
hrdata_2_23 :  in std_logic;
hrdata_2_14 :  in std_logic;
hrdata_2_13 :  in std_logic;
hrdata_2_11 :  in std_logic;
hrdata_2_10 :  in std_logic;
hrdata_2_9 :  in std_logic;
hrdata_2_8 :  in std_logic;
hrdata_2_1 :  in std_logic;
hrdata_2_0 :  in std_logic;
hrdata_2_28 :  in std_logic;
hrdata_2_16 :  in std_logic;
hrdata_2_7 :  in std_logic;
hrdata_2_6 :  in std_logic;
hrdata_2_5 :  in std_logic;
hrdata_2_4 :  in std_logic;
hrdata_2_27 :  in std_logic;
hrdata_1 : in std_logic_vector(31 downto 0);
hrdata_0 : in std_logic_vector(31 downto 0);
hwdata_1 : in std_logic_vector(31 downto 0);
hwdata_0 : in std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
nbo_5_0 : in std_logic_vector(0 downto 0);
htrans : in std_logic_vector(1 downto 0);
hrdata : inout std_logic_vector(31 downto 0);
N_5277 :  out std_logic;
N_5282 :  out std_logic;
N_5280 :  out std_logic;
hready_2 :  in std_logic;
hready_1 :  in std_logic;
hready_0 :  in std_logic;
N_4 :  out std_logic;
N_5187 :  out std_logic;
N_5447 :  out std_logic;
ready_1_i_0_o2_0 :  out std_logic;
N_5331 :  out std_logic;
N_5332 :  out std_logic;
N_5279 :  out std_logic;
N_5327 :  out std_logic;
N_5328 :  out std_logic;
N_5329 :  out std_logic;
hwrite_0 :  in std_logic;
hwrite :  in std_logic;
N_5601 :  out std_logic;
N_5325 :  out std_logic;
N_5326 :  out std_logic;
N_5330 :  out std_logic;
N_5334 :  out std_logic;
N_5580 :  out std_logic;
N_5579 :  out std_logic;
N_5333 :  out std_logic;
N_5285 :  out std_logic;
N_5284 :  out std_logic;
N_5283 :  out std_logic;
N_5281 :  out std_logic;
N_5278 :  out std_logic;
N_5261 :  out std_logic;
N_5260 :  out std_logic;
N_126 :  out std_logic;
hbusreq_i_3 :  in std_logic;
hlock :  in std_logic;
un1_hready_0 :  in std_logic;
N_5582 :  out std_logic;
N_5581 :  out std_logic;
N_5194 :  out std_logic;
N_5256 :  in std_logic;
hbusreq :  in std_logic;
defslv :  out std_logic;
N_5584 :  out std_logic;
N_5583 :  out std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  out std_logic;
N_5588 :  out std_logic;
N_5598 :  out std_logic;
N_5587 :  out std_logic;
N_5585 :  out std_logic;
N_5586 :  out std_logic;
N_5590 :  out std_logic;
N_5593 :  out std_logic;
N_5589 :  out std_logic;
N_5591 :  out std_logic;
N_5592 :  out std_logic;
N_5122_1 :  in std_logic;
burst :  in std_logic;
N_672 :  out std_logic;
un1_hready :  in std_logic;
flash_rpn_c :  in std_logic;
cfgsel :  out std_logic;
un1_hready_1 :  in std_logic;
ramclk_c :  in std_logic  );
end component;
component leon3s_work_leon3mp_rtl_0layer0
port(
hrdata_12 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_0 :  in std_logic;
haddr : out std_logic_vector(31 downto 0);
hwdata : out std_logic_vector(31 downto 0);
hsize : out std_logic_vector(1 downto 0);
htrans_0 : in std_logic_vector(1 downto 1);
htrans : inout std_logic_vector(1 downto 0);
nbo_5_0 : out std_logic_vector(0 downto 0);
daddr : in std_logic_vector(23 downto 2);
ddata : in std_logic_vector(31 downto 0);
data_0_iv_8 : out std_logic_vector(5 downto 5);
data_0_iv_7 : out std_logic_vector(5 downto 5);
irl_0 : inout std_logic_vector(3 downto 0);
data_0_iv_5_10 :  out std_logic;
data_0_iv_5_18 :  out std_logic;
data_0_iv_5_14 :  out std_logic;
data_0_iv_5_19 :  out std_logic;
data_0_iv_5_8 :  out std_logic;
data_0_iv_5_9 :  out std_logic;
data_0_iv_5_0 :  out std_logic;
data_0_iv_5_17 :  out std_logic;
data_0_iv_5_12 :  out std_logic;
data_0_iv_5_2 :  out std_logic;
data_0_iv_5_11 :  out std_logic;
data_0_iv_4_10 :  out std_logic;
data_0_iv_4_5 :  out std_logic;
data_0_iv_4_18 :  out std_logic;
data_0_iv_4_14 :  out std_logic;
data_0_iv_4_19 :  out std_logic;
data_0_iv_4_8 :  out std_logic;
data_0_iv_4_9 :  out std_logic;
data_0_iv_4_7 :  out std_logic;
data_0_iv_4_0 :  out std_logic;
data_0_iv_4_17 :  out std_logic;
data_0_iv_4_12 :  out std_logic;
data_0_iv_4_15 :  out std_logic;
data_0_iv_4_2 :  out std_logic;
data_0_iv_4_11 :  out std_logic;
data_0_iv_4_6 :  out std_logic;
data_0_iv_3_0 :  out std_logic;
data_0_iv_3_2 :  out std_logic;
data_0_iv_3_10 :  out std_logic;
data_0_iv_3_1 :  out std_logic;
data_1_iv_6 : out std_logic_vector(25 downto 25);
data_1_iv_5 : out std_logic_vector(25 downto 25);
irl : inout std_logic_vector(3 downto 0);
data_6 :  out std_logic;
data_7 :  out std_logic;
data_9 :  out std_logic;
data_8 :  out std_logic;
data_11 :  out std_logic;
data_10 :  out std_logic;
data_15 :  out std_logic;
data_13 :  out std_logic;
data_16 :  out std_logic;
data_4 :  out std_logic;
data_2 :  out std_logic;
data_28 :  out std_logic;
data_3 :  out std_logic;
data_0 :  out std_logic;
data_1 :  out std_logic;
ramclk_c :  in std_logic;
flash_rpn_c :  in std_logic;
N_5280 :  in std_logic;
N_5284 :  in std_logic;
N_5277 :  in std_logic;
N_5279 :  in std_logic;
N_5278 :  in std_logic;
burst :  out std_logic;
N_126 :  in std_logic;
N_5260 :  in std_logic;
N_5261 :  in std_logic;
N_5281 :  in std_logic;
N_5282 :  in std_logic;
N_5283 :  in std_logic;
N_5285 :  in std_logic;
N_4 :  in std_logic;
hlock :  out std_logic;
hwrite :  out std_logic;
un1_hready_0 :  in std_logic;
N_5447 :  in std_logic;
hbusreq :  out std_logic;
N_5256 :  out std_logic;
un1_hready_1 :  in std_logic;
cfgsel :  in std_logic;
defslv :  in std_logic;
un1_hready :  in std_logic;
N_5122_1 :  out std_logic;
annul_all13 :  out std_logic;
ADD_30x30_slow_I19_CO1_0 :  out std_logic;
I19_un5_CO1 :  out std_logic;
ADD_N_14 :  out std_logic;
d_m6_0_N_7 :  in std_logic;
ADD_m8_0_0 :  out std_logic;
r_N_3_mux_4 :  in std_logic;
errorn_i_4_i :  out std_logic;
errorn_i_4 :  out std_logic;
N_5420_1 :  in std_logic;
dbreak :  in std_logic;
berror :  in std_logic;
btrapa :  in std_logic;
N_137 :  in std_logic;
btrape :  in std_logic;
bsoft :  in std_logic;
data_9_sqmuxa_2 :  out std_logic;
halt :  in std_logic;
pwd :  out std_logic;
tstop :  out std_logic;
intack :  out std_logic;
bwatch :  in std_logic;
reset :  in std_logic;
dwrite :  in std_logic;
step :  in std_logic;
crdy :  out std_logic  );
end component;
component dsu3_work_leon3mp_rtl_0layer0
port(
daddr : out std_logic_vector(23 downto 2);
data_0 :  in std_logic;
data_1 :  in std_logic;
data_10 :  in std_logic;
data_9 :  in std_logic;
data_11 :  in std_logic;
data_3 :  in std_logic;
data_2 :  in std_logic;
data_6 :  in std_logic;
data_4 :  in std_logic;
data_8 :  in std_logic;
data_7 :  in std_logic;
data_16 :  in std_logic;
data_13 :  in std_logic;
data_15 :  in std_logic;
data_28 :  in std_logic;
hwdata : in std_logic_vector(31 downto 0);
data_0_iv_4_0 :  in std_logic;
data_0_iv_4_2 :  in std_logic;
data_0_iv_4_5 :  in std_logic;
data_0_iv_4_18 :  in std_logic;
data_0_iv_4_19 :  in std_logic;
data_0_iv_4_6 :  in std_logic;
data_0_iv_4_8 :  in std_logic;
data_0_iv_4_9 :  in std_logic;
data_0_iv_4_10 :  in std_logic;
data_0_iv_4_11 :  in std_logic;
data_0_iv_4_12 :  in std_logic;
data_0_iv_4_14 :  in std_logic;
data_0_iv_4_15 :  in std_logic;
data_0_iv_4_17 :  in std_logic;
data_0_iv_4_7 :  in std_logic;
data_0_iv_5_0 :  in std_logic;
data_0_iv_5_2 :  in std_logic;
data_0_iv_5_18 :  in std_logic;
data_0_iv_5_19 :  in std_logic;
data_0_iv_5_8 :  in std_logic;
data_0_iv_5_9 :  in std_logic;
data_0_iv_5_10 :  in std_logic;
data_0_iv_5_11 :  in std_logic;
data_0_iv_5_12 :  in std_logic;
data_0_iv_5_14 :  in std_logic;
data_0_iv_5_17 :  in std_logic;
data_0_iv_3_0 :  in std_logic;
data_0_iv_3_1 :  in std_logic;
data_0_iv_3_10 :  in std_logic;
data_0_iv_3_2 :  in std_logic;
data_1_iv_5 : in std_logic_vector(25 downto 25);
data_1_iv_6 : in std_logic_vector(25 downto 25);
data_0_iv_7 : in std_logic_vector(5 downto 5);
data_0_iv_8 : in std_logic_vector(5 downto 5);
ddata : out std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
flash_rpn_c :  in std_logic;
N_5187 :  in std_logic;
dwrite :  out std_logic;
N_5420_1 :  out std_logic;
dbreak :  out std_logic;
halt :  out std_logic;
annul_all13 :  in std_logic;
tstop :  in std_logic;
data_9_sqmuxa_2 :  in std_logic;
berror :  out std_logic;
step :  out std_logic;
bsoft :  out std_logic;
bwatch :  out std_logic;
btrapa :  out std_logic;
errorn_i_4 :  in std_logic;
pwd :  in std_logic;
N_137 :  out std_logic;
crdy :  in std_logic;
btrape :  out std_logic;
hready :  out std_logic;
N_5598 :  in std_logic;
hmbsel_0_sqmuxa_8_0_i_o2_0 :  in std_logic;
un1_hready_0 :  in std_logic;
ramclk_c :  in std_logic;
reset :  out std_logic;
N_5601 :  in std_logic;
dsuact_c :  out std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5329 :  in std_logic;
N_5330 :  in std_logic;
N_5331 :  in std_logic;
N_5332 :  in std_logic;
N_5333 :  in std_logic;
N_5334 :  in std_logic;
N_5579 :  in std_logic;
N_5580 :  in std_logic;
N_5581 :  in std_logic;
N_5582 :  in std_logic;
N_5583 :  in std_logic;
N_5584 :  in std_logic;
N_5585 :  in std_logic;
N_5586 :  in std_logic;
N_5587 :  in std_logic;
N_5588 :  in std_logic;
N_5589 :  in std_logic;
N_5590 :  in std_logic;
N_5591 :  in std_logic;
N_5592 :  in std_logic;
N_5593 :  in std_logic;
dsubre_c :  in std_logic  );
end component;
component ahbuart_work_leon3mp_rtl_0layer0
port(
haddr : out std_logic_vector(31 downto 0);
hrdata_0 :  in std_logic;
hrdata_1 :  in std_logic;
hrdata_4 :  in std_logic;
hrdata_5 :  in std_logic;
hrdata_6 :  in std_logic;
hrdata_7 :  in std_logic;
hrdata_8 :  in std_logic;
hrdata_9 :  in std_logic;
hrdata_10 :  in std_logic;
hrdata_14 :  in std_logic;
hrdata_16 :  in std_logic;
hrdata_27 :  in std_logic;
hrdata_28 :  in std_logic;
hrdata_30 :  in std_logic;
hrdata_23 :  in std_logic;
hrdata_15 :  in std_logic;
hrdata_13 :  in std_logic;
hrdata_11 :  in std_logic;
hrdata_3 :  in std_logic;
hrdata_12 :  in std_logic;
pwdata : in std_logic_vector(17 downto 0);
un1_dcom0_7 :  out std_logic;
un1_dcom0_5 :  out std_logic;
un1_dcom0_9 :  out std_logic;
un1_dcom0_12 :  out std_logic;
un1_dcom0_0 :  out std_logic;
un1_dcom0_6 :  out std_logic;
un1_dcom0_8 :  out std_logic;
un1_dcom0_10 :  out std_logic;
un1_dcom0_11 :  out std_logic;
paddr_7 :  in std_logic;
paddr_0 :  in std_logic;
paddr_1 :  in std_logic;
prdata : out std_logic_vector(1 downto 1);
pwdata_0 : in std_logic_vector(4 downto 4);
hwdata : out std_logic_vector(31 downto 0);
hwrite :  out std_logic;
N_5285 :  in std_logic;
N_5284 :  in std_logic;
N_5283 :  in std_logic;
N_5282 :  in std_logic;
N_5281 :  in std_logic;
N_5278 :  in std_logic;
N_5277 :  in std_logic;
N_5261 :  in std_logic;
N_126 :  in std_logic;
N_5279 :  in std_logic;
N_5280 :  in std_logic;
N_5260 :  in std_logic;
N_64 :  out std_logic;
dsutx_c_i :  out std_logic;
dsutx_c :  out std_logic;
penable :  in std_logic;
pwrite :  in std_logic;
N_231 :  in std_logic;
N_244 :  in std_logic;
enable :  out std_logic;
N_169 :  out std_logic;
un1_rdata23 :  out std_logic;
N_170 :  out std_logic;
readdata60_1 :  in std_logic;
N_176 :  out std_logic;
N_177 :  out std_logic;
N_349 :  out std_logic;
N_350 :  out std_logic;
N_352 :  out std_logic;
N_354 :  out std_logic;
rdata62_1 :  in std_logic;
N_353 :  out std_logic;
N_348 :  out std_logic;
dsurx_c :  in std_logic;
un1_hready_1 :  out std_logic;
ready_1_i_0_o2_0 :  in std_logic;
N_672 :  in std_logic;
un1_hready_0 :  out std_logic;
un1_hready :  out std_logic;
flash_rpn_c :  in std_logic;
hbusreq_i_3 :  out std_logic;
ramclk_c :  in std_logic;
N_4 :  in std_logic  );
end component;
component apbctrl_work_leon3mp_rtl_0layer0
port(
paddr_0_0 :  out std_logic;
paddr_0_2 :  out std_logic;
pwdata_0 : out std_logic_vector(5 downto 4);
hwdata : in std_logic_vector(31 downto 0);
paddr_0_d0 :  out std_logic;
paddr_1 :  out std_logic;
paddr_2 :  out std_logic;
paddr_3 :  out std_logic;
paddr_7 :  out std_logic;
paddr_4 :  out std_logic;
paddr_5 :  out std_logic;
prdata_1 : in std_logic_vector(1 downto 0);
prdata_0_26 :  in std_logic;
prdata_0_2 :  in std_logic;
prdata_0_9 :  in std_logic;
prdata_0_14 :  in std_logic;
prdata_0_12 :  in std_logic;
prdata_0_13 :  in std_logic;
prdata_0_0 :  in std_logic;
prdata_0_1 :  in std_logic;
brate : in std_logic_vector(10 downto 9);
oen_i_4_2 :  in std_logic;
oen_i_4_0 :  in std_logic;
un1_grgpio0 : in std_logic_vector(67 downto 67);
un1_dcom0_9 :  in std_logic;
un1_dcom0_7 :  in std_logic;
un1_dcom0_8 :  in std_logic;
un1_dcom0_12 :  in std_logic;
un1_dcom0_5 :  in std_logic;
un1_dcom0_10 :  in std_logic;
un1_dcom0_0 :  in std_logic;
un1_dcom0_6 :  in std_logic;
un1_dcom0_11 :  in std_logic;
prdata_23 :  in std_logic;
prdata_3 :  in std_logic;
prdata_7 :  in std_logic;
prdata_8 :  in std_logic;
prdata_4 :  in std_logic;
prdata_6 :  in std_logic;
prdata_16 :  in std_logic;
prdata_21 :  in std_logic;
prdata_31 :  in std_logic;
prdata_29 :  in std_logic;
prdata_28 :  in std_logic;
prdata_27 :  in std_logic;
prdata_25 :  in std_logic;
prdata_19 :  in std_logic;
prdata_18 :  in std_logic;
prdata_20 :  in std_logic;
prdata_24 :  in std_logic;
prdata_17 :  in std_logic;
prdata_22 :  in std_logic;
prdata_26 :  in std_logic;
prdata_2 :  in std_logic;
prdata_9 :  in std_logic;
prdata_14 :  in std_logic;
prdata_12 :  in std_logic;
prdata_13 :  in std_logic;
prdata_1_d0 :  in std_logic;
prdata_0_d0 :  in std_logic;
readdata_10_m_28 :  in std_logic;
readdata_10_m_0 :  in std_logic;
readdata_10_m_8 :  in std_logic;
readdata_1_iv_0_20 :  in std_logic;
readdata_1_iv_0_0 :  in std_logic;
readdata_1_iv_0_5 :  in std_logic;
readdata_1_iv_0_1 :  in std_logic;
readdata_0_iv_3_0 :  in std_logic;
readdata_0_iv_3_3 :  in std_logic;
readdata_0_iv_3_2 :  in std_logic;
prdata_0_iv_2_0 :  in std_logic;
prdata_0_iv_2_8 :  in std_logic;
prdata_0_iv_2_13 :  in std_logic;
prdata_0_iv_2_4 :  in std_logic;
prdata_0_iv_2_3 :  in std_logic;
prdata_0_iv_2_9 :  in std_logic;
prdata_0_iv_2_5 :  in std_logic;
prdata_0_iv_2_2 :  in std_logic;
prdata_0_iv_2_1 :  in std_logic;
prdata_0_iv_2_6 :  in std_logic;
imask_0_RNI15KG8 : in std_logic_vector(10 downto 10);
readdata_10_4 :  in std_logic;
readdata_10_0 :  in std_logic;
readdata_iv_3_5 :  in std_logic;
readdata_iv_3_0 :  in std_logic;
readdata_iv_4_5 :  in std_logic;
readdata_iv_4_0 :  in std_logic;
scaler_m : in std_logic_vector(5 downto 4);
prdata_iv_0_2_2 :  in std_logic;
prdata_iv_0_2_0 :  in std_logic;
brate_m_3 :  in std_logic;
brate_m_0 :  in std_logic;
prdata_0_iv_0_1 : in std_logic_vector(7 downto 7);
prdata_iv_0_1 : in std_logic_vector(1 downto 1);
pwdata : out std_logic_vector(31 downto 0);
hrdata : out std_logic_vector(31 downto 0);
ramclk_c :  in std_logic;
N_5329 :  in std_logic;
N_5331 :  in std_logic;
N_226 :  out std_logic;
pwrite :  out std_logic;
flash_rpn_c :  in std_logic;
N_5601 :  in std_logic;
N_25 :  in std_logic;
N_237 :  out std_logic;
N_790 :  in std_logic;
stop :  in std_logic;
rdata62_1 :  in std_logic;
enable :  in std_logic;
N_170_0 :  in std_logic;
N_52 :  in std_logic;
N_51 :  in std_logic;
N_39 :  in std_logic;
N_38 :  in std_logic;
N_48 :  in std_logic;
N_47 :  in std_logic;
N_62 :  in std_logic;
N_42 :  in std_logic;
N_41 :  in std_logic;
N_46 :  in std_logic;
N_45 :  in std_logic;
un1_rdata23 :  in std_logic;
N_350 :  in std_logic;
N_354 :  in std_logic;
N_5198 :  out std_logic;
delayirqen :  in std_logic;
tsemptyirqen :  in std_logic;
breakirqen :  in std_logic;
N_110 :  in std_logic;
N_169 :  in std_logic;
N_40 :  in std_logic;
N_49 :  in std_logic;
N_247 :  in std_logic;
N_353 :  in std_logic;
N_349 :  in std_logic;
N_352 :  in std_logic;
N_348 :  in std_logic;
N_59 :  in std_logic;
N_230 :  out std_logic;
N_229 :  out std_logic;
N_231 :  out std_logic;
N_5187 :  in std_logic;
N_5194 :  in std_logic;
N_5598 :  in std_logic;
un1_hready :  in std_logic;
N_243 :  out std_logic;
N_244 :  out std_logic;
N_241 :  out std_logic;
N_987 :  in std_logic;
N_176 :  in std_logic;
N_177 :  in std_logic;
N_996 :  in std_logic;
N_180 :  in std_logic;
N_997 :  in std_logic;
debug_m :  in std_logic;
N_991 :  in std_logic;
N_170 :  in std_logic;
N_995 :  in std_logic;
N_998 :  in std_logic;
N_190 :  in std_logic;
N_57 :  in std_logic;
N_199 :  in std_logic;
N_994 :  in std_logic;
extclken_m :  in std_logic;
penable :  out std_logic;
hready :  out std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5330 :  in std_logic;
N_5332 :  in std_logic;
N_5333 :  in std_logic;
N_5334 :  in std_logic;
N_5579 :  in std_logic;
N_5580 :  in std_logic;
N_5581 :  in std_logic;
N_5582 :  in std_logic;
N_5583 :  in std_logic;
N_5584 :  in std_logic;
N_5585 :  in std_logic;
N_5586 :  in std_logic;
N_5587 :  in std_logic;
N_5588 :  in std_logic  );
end component;
component apbuart_work_leon3mp_rtl_0layer0
port(
paddr_0 : in std_logic_vector(4 downto 4);
brate_10 :  out std_logic;
brate_9 :  out std_logic;
brate_m_0 :  out std_logic;
brate_m_3 :  out std_logic;
pwdata_0 : in std_logic_vector(5 downto 4);
pirq : out std_logic_vector(2 downto 2);
pwdata : in std_logic_vector(15 downto 0);
prdata_0 :  out std_logic;
prdata_4 :  out std_logic;
prdata_2 :  out std_logic;
prdata_6 :  out std_logic;
prdata_iv_0_1_1 :  out std_logic;
prdata_0_iv_0_1 : out std_logic_vector(7 downto 7);
prdata_iv_0_2_0 :  out std_logic;
prdata_iv_0_2_2 :  out std_logic;
paddr : in std_logic_vector(5 downto 2);
rxd1_c :  in std_logic;
ramclk_c :  in std_logic;
rdata62_1 :  in std_logic;
extclken_m :  out std_logic;
N_199 :  out std_logic;
N_190 :  out std_logic;
N_180 :  out std_logic;
N_170 :  out std_logic;
debug_m :  out std_logic;
N_244 :  in std_logic;
N_64 :  in std_logic;
rdata63_2 :  in std_logic;
tsemptyirqen :  out std_logic;
thold_0_0_sqmuxa_1 :  out std_logic;
N_229 :  in std_logic;
penable :  in std_logic;
stop :  out std_logic;
delayirqen :  out std_logic;
flash_rpn_c :  in std_logic;
breakirqen :  out std_logic;
N_110 :  out std_logic;
pwrite :  in std_logic;
N_790 :  out std_logic;
N_84 :  in std_logic;
rdata62_4 :  out std_logic;
txd1_c :  out std_logic;
txd1_c_i :  out std_logic  );
end component;
component irqmp_work_leon3mp_rtl_0layer0
port(
irl_3 : out std_logic_vector(2 downto 2);
irl_2_1 :  out std_logic;
irl_2_0 :  out std_logic;
pirq : in std_logic_vector(2 downto 2);
un1_timer0 : in std_logic_vector(6 downto 5);
imask_0_RNI15KG8 : out std_logic_vector(10 downto 10);
irl_3_d0 :  in std_logic;
irl_0 : inout std_logic_vector(3 downto 0);
pwdata_0 : in std_logic_vector(5 downto 4);
prdata_0 :  out std_logic;
prdata_26 :  out std_logic;
prdata_13 :  out std_logic;
prdata_9 :  out std_logic;
prdata_1 :  out std_logic;
prdata_12 :  out std_logic;
prdata_14 :  out std_logic;
paddr_4 :  in std_logic;
paddr_3 :  in std_logic;
paddr_2 :  in std_logic;
paddr_7 :  in std_logic;
paddr_0_d0 :  in std_logic;
paddr_1 :  in std_logic;
paddr_5 :  in std_logic;
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
prdata_0_iv_2_13 :  out std_logic;
prdata_0_iv_2_2 :  out std_logic;
prdata_0_iv_2_8 :  out std_logic;
prdata_0_iv_2_5 :  out std_logic;
prdata_0_iv_2_6 :  out std_logic;
prdata_0_iv_2_4 :  out std_logic;
prdata_0_iv_2_0 :  out std_logic;
prdata_0_iv_2_3 :  out std_logic;
prdata_0_iv_2_9 :  out std_logic;
prdata_0_iv_2_1 :  out std_logic;
pwdata_16 :  in std_logic;
pwdata_0_d0 :  in std_logic;
pwdata_30 :  in std_logic;
pwdata_22 :  in std_logic;
pwdata_21 :  in std_logic;
pwdata_23 :  in std_logic;
pwdata_26 :  in std_logic;
pwdata_24 :  in std_logic;
pwdata_8 :  in std_logic;
pwdata_27 :  in std_logic;
pwdata_20 :  in std_logic;
pwdata_6 :  in std_logic;
pwdata_19 :  in std_logic;
pwdata_3 :  in std_logic;
pwdata_17 :  in std_logic;
pwdata_14 :  in std_logic;
pwdata_10 :  in std_logic;
pwdata_7 :  in std_logic;
pwdata_5 :  in std_logic;
pwdata_1 :  in std_logic;
pwdata_2 :  in std_logic;
pwdata_18 :  in std_logic;
pwdata_4 :  in std_logic;
pwdata_9 :  in std_logic;
pwdata_25 :  in std_logic;
pwdata_12 :  in std_logic;
pwdata_28 :  in std_logic;
pwdata_11 :  in std_logic;
pwdata_29 :  in std_logic;
pwdata_13 :  in std_logic;
ramclk_c :  in std_logic;
pwrite :  in std_logic;
N_57 :  out std_logic;
irqen_0 :  in std_logic;
N_994 :  out std_logic;
irqen :  in std_logic;
N_59 :  out std_logic;
N_998 :  out std_logic;
N_997 :  out std_logic;
N_996 :  out std_logic;
N_995 :  out std_logic;
N_991 :  out std_logic;
N_987 :  out std_logic;
N_244 :  in std_logic;
pwd :  in std_logic;
N_84 :  out std_logic;
thold_0_0_sqmuxa_1 :  in std_logic;
errorn_i_4 :  in std_logic;
N_230 :  in std_logic;
penable :  in std_logic;
readdata59_3 :  in std_logic;
flash_rpn_c :  in std_logic;
intack :  in std_logic  );
end component;
component gptimer_work_leon3mp_rtl_0layer0
port(
led_c : out std_logic_vector(4 downto 4);
un1_timer0_1 :  out std_logic;
un1_timer0_0 :  out std_logic;
readdata_10_11 :  out std_logic;
readdata_10_15 :  out std_logic;
scaler_m_5 :  out std_logic;
scaler_m_4 :  out std_logic;
pwdata_0 : in std_logic_vector(5 downto 4);
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
readdata_10_m_2 :  out std_logic;
readdata_10_m_30 :  out std_logic;
readdata_10_m_10 :  out std_logic;
prdata_22 :  out std_logic;
prdata_8 :  out std_logic;
prdata_25 :  out std_logic;
prdata_16 :  out std_logic;
prdata_29 :  out std_logic;
prdata_27 :  out std_logic;
prdata_12 :  out std_logic;
prdata_18 :  out std_logic;
prdata_20 :  out std_logic;
prdata_24 :  out std_logic;
prdata_9 :  out std_logic;
prdata_23 :  out std_logic;
prdata_21 :  out std_logic;
prdata_19 :  out std_logic;
prdata_28 :  out std_logic;
prdata_14 :  out std_logic;
prdata_13 :  out std_logic;
prdata_17 :  out std_logic;
prdata_31 :  out std_logic;
prdata_26 :  out std_logic;
prdata_7 :  out std_logic;
prdata_3 :  out std_logic;
prdata_0 :  out std_logic;
readdata_1_iv_0_5 :  out std_logic;
readdata_1_iv_0_1 :  out std_logic;
readdata_1_iv_0_20 :  out std_logic;
readdata_1_iv_0_0 :  out std_logic;
readdata_iv_3_0 :  out std_logic;
readdata_iv_3_5 :  out std_logic;
readdata_iv_4_0 :  out std_logic;
readdata_iv_4_5 :  out std_logic;
pwdata : in std_logic_vector(31 downto 0);
readdata_0_iv_3_3 :  out std_logic;
readdata_0_iv_3_2 :  out std_logic;
readdata_0_iv_3_0 :  out std_logic;
paddr_2 :  in std_logic;
paddr_0_d0 :  in std_logic;
paddr_3 :  in std_logic;
paddr_7 :  in std_logic;
paddr_4 :  in std_logic;
paddr_1 :  in std_logic;
rdata62_4 :  in std_logic;
rdata62_1 :  out std_logic;
readdata59_3 :  out std_logic;
N_64 :  in std_logic;
flash_rpn_c :  in std_logic;
N_244 :  in std_logic;
pwrite :  in std_logic;
penable :  in std_logic;
un1_apbi_0 :  out std_logic;
N_226 :  in std_logic;
rdata63_2 :  out std_logic;
N_63 :  out std_logic;
tstop :  in std_logic;
irqen_0 :  out std_logic;
irqen :  out std_logic;
N_247 :  in std_logic;
readdata60_1 :  out std_logic;
N_62 :  in std_logic;
ramclk_c :  in std_logic  );
end component;
component grgpio_work_leon3mp_rtl_0layer0
port(
un1_grgpio0_3 :  out std_logic;
gpio_in : in std_logic_vector(6 downto 0);
oen_i_4 : out std_logic_vector(6 downto 0);
dout : out std_logic_vector(6 downto 0);
pwdata : in std_logic_vector(6 downto 0);
pwdata_0 : in std_logic_vector(5 downto 4);
prdata : out std_logic_vector(2 downto 1);
paddr : in std_logic_vector(6 downto 2);
paddr_0_0 :  in std_logic;
paddr_0_2 :  in std_logic;
flash_rpn_c :  in std_logic;
ramclk_c :  in std_logic;
N_41 :  out std_logic;
rdata63_2 :  in std_logic;
N_52 :  out std_logic;
N_51 :  out std_logic;
N_49 :  out std_logic;
N_48 :  out std_logic;
N_47 :  out std_logic;
N_46 :  out std_logic;
N_45 :  out std_logic;
N_42 :  out std_logic;
N_40 :  out std_logic;
N_39 :  out std_logic;
N_38 :  out std_logic;
N_25 :  out std_logic;
N_241 :  in std_logic;
un1_apbi_0 :  in std_logic;
N_243 :  in std_logic;
N_64 :  in std_logic;
N_63 :  in std_logic;
readdata60_1 :  in std_logic;
rdata62_1 :  in std_logic;
N_237 :  in std_logic;
N_247 :  out std_logic;
N_62 :  out std_logic  );
end component;
component ahbram_work_leon3mp_rtl_0layer0
port(
hrdata : out std_logic_vector(31 downto 0);
hwdata : in std_logic_vector(31 downto 0);
hsize : in std_logic_vector(0 downto 0);
N_5447 :  in std_logic;
N_5326 :  in std_logic;
N_5325 :  in std_logic;
ramclk_c :  in std_logic;
hready :  out std_logic;
N_5198 :  in std_logic;
N_5598 :  in std_logic;
N_5331 :  in std_logic;
N_5332 :  in std_logic;
N_5327 :  in std_logic;
N_5328 :  in std_logic;
N_5329 :  in std_logic;
un1_hready_1 :  in std_logic;
un1_hready :  in std_logic;
N_5580 :  in std_logic;
N_5579 :  in std_logic;
N_5334 :  in std_logic;
N_5333 :  in std_logic;
N_5330 :  in std_logic;
N_5601 :  in std_logic;
un1_hready_0 :  in std_logic;
flash_rpn_c :  in std_logic  );
end component;
begin
D_M6_0_M9_I_O2: OR2 port map (
Y => D_M6_0_N_7,
A => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_M8_0_0\,
B => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_N_14\);
R_M1_0_A2_4: NOR2 port map (
Y => R_N_3_MUX_4,
A => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.ADD_30X30_SLOW_I19_CO1_0\,
B => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.I19_UN5_CO1\);
\LED_PAD_RNO[0]\: INV port map (
Y => DSURX_C_I,
A => DSURX_C);
\LED_PAD_RNO[2]\: INV port map (
Y => RXD1_C_I,
A => RXD1_C);
TDO_PAD: OUTBUF port map (
PAD => tdo,
D => NN_2);
\LED_PAD[5]\: OUTBUF port map (
PAD => led(5),
D => LED_C(5));
\LED_PAD[4]\: OUTBUF port map (
PAD => led(4),
D => LED_C(4));
\LED_PAD[3]\: OUTBUF port map (
PAD => led(3),
D => TXD1_C_I);
\LED_PAD[2]\: OUTBUF port map (
PAD => led(2),
D => RXD1_C_I);
\LED_PAD[1]\: OUTBUF port map (
PAD => led(1),
D => DSUTX_C_I);
\LED_PAD[0]\: OUTBUF port map (
PAD => led(0),
D => DSURX_C_I);
EMDC_PAD: OUTBUF port map (
PAD => emdc,
D => NN_2);
ETX_ER_PAD: OUTBUF port map (
PAD => etx_er,
D => NN_2);
ETX_EN_PAD: OUTBUF port map (
PAD => etx_en,
D => NN_2);
\ETXD_PAD[3]\: OUTBUF port map (
PAD => etxd(3),
D => NN_2);
\ETXD_PAD[2]\: OUTBUF port map (
PAD => etxd(2),
D => NN_2);
\ETXD_PAD[1]\: OUTBUF port map (
PAD => etxd(1),
D => NN_2);
\ETXD_PAD[0]\: OUTBUF port map (
PAD => etxd(0),
D => NN_2);
CAN_TXD_PAD: OUTBUF port map (
PAD => can_txd,
D => NN_2);
SRAM_ADV_PAD: OUTBUF port map (
PAD => sram_adv,
D => NN_2);
SRAM_ADSP_PAD: OUTBUF port map (
PAD => sram_adsp,
D => NN_1);
SRAM_ADSC_PAD: OUTBUF port map (
PAD => sram_adsc,
D => NN_2);
SRAM_GWEN_PAD: OUTBUF port map (
PAD => sram_gwen,
D => NN_1);
SRAM_PWRDWN_PAD: OUTBUF port map (
PAD => sram_pwrdwn,
D => NN_2);
FLASH_RPN_PAD: OUTBUF port map (
PAD => flash_rpn,
D => FLASH_RPN_C);
FLASH_BYTEN_PAD: OUTBUF port map (
PAD => flash_byten,
D => NN_1);
RAMCLK_PAD: OUTBUF port map (
PAD => ramclk,
D => RAMCLK_C);
IOSN_PAD: OUTBUF port map (
PAD => iosn,
D => NN_2);
ROMSN_PAD: OUTBUF port map (
PAD => romsn,
D => NN_2);
WRITEN_PAD: OUTBUF port map (
PAD => writen,
D => NN_2);
OEN_PAD: OUTBUF port map (
PAD => oen,
D => NN_2);
RWEN_PAD: OUTBUF port map (
PAD => rwen,
D => NN_2);
\RAMBEN_PAD[3]\: OUTBUF port map (
PAD => ramben(3),
D => NN_2);
\RAMBEN_PAD[2]\: OUTBUF port map (
PAD => ramben(2),
D => NN_2);
\RAMBEN_PAD[1]\: OUTBUF port map (
PAD => ramben(1),
D => NN_2);
\RAMBEN_PAD[0]\: OUTBUF port map (
PAD => ramben(0),
D => NN_2);
RAMOEN_PAD: OUTBUF port map (
PAD => ramoen,
D => NN_2);
RAMSN_PAD: OUTBUF port map (
PAD => ramsn,
D => NN_2);
RXD1_PAD: INBUF port map (
Y => RXD1_C,
PAD => rxd1);
TXD1_PAD: OUTBUF port map (
PAD => txd1,
D => TXD1_C);
DSUACT_PAD: OUTBUF port map (
PAD => dsuact,
D => DSUACT_C);
DSUBRE_PAD: INBUF port map (
Y => DSUBRE_C,
PAD => dsubre);
DSURX_PAD: INBUF port map (
Y => DSURX_C,
PAD => dsurx);
DSUTX_PAD: OUTBUF port map (
PAD => dsutx,
D => DSUTX_C);
\ADDRESS_PAD[18]\: OUTBUF port map (
PAD => address(18),
D => NN_2);
\ADDRESS_PAD[17]\: OUTBUF port map (
PAD => address(17),
D => NN_2);
\ADDRESS_PAD[16]\: OUTBUF port map (
PAD => address(16),
D => NN_2);
\ADDRESS_PAD[15]\: OUTBUF port map (
PAD => address(15),
D => NN_2);
\ADDRESS_PAD[14]\: OUTBUF port map (
PAD => address(14),
D => NN_2);
\ADDRESS_PAD[13]\: OUTBUF port map (
PAD => address(13),
D => NN_2);
\ADDRESS_PAD[12]\: OUTBUF port map (
PAD => address(12),
D => NN_2);
\ADDRESS_PAD[11]\: OUTBUF port map (
PAD => address(11),
D => NN_2);
\ADDRESS_PAD[10]\: OUTBUF port map (
PAD => address(10),
D => NN_2);
\ADDRESS_PAD[9]\: OUTBUF port map (
PAD => address(9),
D => NN_2);
\ADDRESS_PAD[8]\: OUTBUF port map (
PAD => address(8),
D => NN_2);
\ADDRESS_PAD[7]\: OUTBUF port map (
PAD => address(7),
D => NN_2);
\ADDRESS_PAD[6]\: OUTBUF port map (
PAD => address(6),
D => NN_2);
\ADDRESS_PAD[5]\: OUTBUF port map (
PAD => address(5),
D => NN_2);
\ADDRESS_PAD[4]\: OUTBUF port map (
PAD => address(4),
D => NN_2);
\ADDRESS_PAD[3]\: OUTBUF port map (
PAD => address(3),
D => NN_2);
\ADDRESS_PAD[2]\: OUTBUF port map (
PAD => address(2),
D => NN_2);
\ADDRESS_PAD[1]\: OUTBUF port map (
PAD => address(1),
D => NN_2);
\ADDRESS_PAD[0]\: OUTBUF port map (
PAD => address(0),
D => NN_2);
ERRORN_PAD: OUTBUF port map (
PAD => errorn,
D => ERRORN_I_4_I);
CLK_PAD: INBUF port map (
Y => CLK_C,
PAD => clk);
RESETN_PAD: INBUF port map (
Y => RSTRAW_C,
PAD => resetn);
\GPIO_PAD[6]\: BIBUF port map (
PAD => gpio(6),
Y => GPIO_IN(6),
D => \GPIOO.DOUT\(6),
E => \GPIOO.OEN_I_4\(6));
\GPIO_PAD[5]\: BIBUF port map (
PAD => gpio(5),
Y => GPIO_IN(5),
D => \GPIOO.DOUT\(5),
E => \GPIOO.OEN_I_4\(5));
\GPIO_PAD[4]\: BIBUF port map (
PAD => gpio(4),
Y => GPIO_IN(4),
D => \GPIOO.DOUT\(4),
E => \GPIOO.OEN_I_4\(4));
\GPIO_PAD[3]\: BIBUF port map (
PAD => gpio(3),
Y => GPIO_IN(3),
D => \GPIOO.DOUT\(3),
E => \GPIOO.OEN_I_4\(3));
\GPIO_PAD[2]\: BIBUF port map (
PAD => gpio(2),
Y => GPIO_IN(2),
D => \GPIOO.DOUT\(2),
E => \GPIOO.OEN_I_4\(2));
\GPIO_PAD[1]\: BIBUF port map (
PAD => gpio(1),
Y => GPIO_IN(1),
D => \GPIOO.DOUT\(1),
E => \GPIOO.OEN_I_4\(1));
\GPIO_PAD[0]\: BIBUF port map (
PAD => gpio(0),
Y => GPIO_IN(0),
D => \GPIOO.DOUT\(0),
E => \GPIOO.OEN_I_4\(0));
CLKGEN0: clkgen_work_leon3mp_rtl_0layer0 port map (
led_c(5) => LED_C(5),
rstraw_c => RSTRAW_C,
clk_c => CLK_C,
ramclk_c => RAMCLK_C);
RST0: rstgen_work_leon3mp_rtl_0layer0 port map (
led_c(5) => LED_C(5),
rstraw_c => RSTRAW_C,
ramclk_c => RAMCLK_C,
flash_rpn_c => FLASH_RPN_C);
AHB0: ahbctrl_work_leon3mp_rtl_0layer0 port map (
hsize(1) => \AHBMO_0.HSIZE\(1),
htrans_0(1) => \AHB0.R.HTRANS\(1),
haddr_19 => \AHBMO_0.HADDR\(19),
haddr_16 => \AHBMO_0.HADDR\(16),
haddr_15 => \AHBMO_0.HADDR\(15),
haddr_13 => \AHBMO_0.HADDR\(13),
haddr_0_d0 => \AHBMO_0.HADDR\(0),
haddr_1_d0 => \AHBMO_0.HADDR\(1),
haddr_20 => \AHBMO_0.HADDR\(20),
haddr_31 => \AHBMO_0.HADDR\(31),
haddr_30 => \AHBMO_0.HADDR\(30),
haddr_29 => \AHBMO_0.HADDR\(29),
haddr_28 => \AHBMO_0.HADDR\(28),
haddr_27 => \AHBMO_0.HADDR\(27),
haddr_26 => \AHBMO_0.HADDR\(26),
haddr_25 => \AHBMO_0.HADDR\(25),
haddr_24 => \AHBMO_0.HADDR\(24),
haddr_23 => \AHBMO_0.HADDR\(23),
haddr_22 => \AHBMO_0.HADDR\(22),
haddr_21 => \AHBMO_0.HADDR\(21),
haddr_18 => \AHBMO_0.HADDR\(18),
haddr_17 => \AHBMO_0.HADDR\(17),
haddr_14 => \AHBMO_0.HADDR\(14),
haddr_12 => \AHBMO_0.HADDR\(12),
haddr_11 => \AHBMO_0.HADDR\(11),
haddr_1(10 downto 2) => \AHBMO_1.HADDR\(10 downto 2),
haddr_0(31 downto 11) => \AHBMO_1.HADDR\(31 downto 11),
haddr_0(10 downto 2) => \AHBMO_0.HADDR\(10 downto 2),
haddr_0(1 downto 0) => \AHBMO_1.HADDR\(1 downto 0),
hrdata_2_12 => \AHBSO_1.HRDATA\(13),
hrdata_2_3 => \AHBMI.HRDATA\(4),
hrdata_2_15 => \AHBMI.HRDATA\(16),
hrdata_2_30 => \AHBSO_7.HRDATA\(31),
hrdata_2_23 => \AHBSO_7.HRDATA\(24),
hrdata_2_14 => \AHBSO_7.HRDATA\(15),
hrdata_2_13 => \AHBSO_7.HRDATA\(14),
hrdata_2_11 => \AHBSO_7.HRDATA\(12),
hrdata_2_10 => \AHBSO_7.HRDATA\(11),
hrdata_2_9 => \AHBSO_7.HRDATA\(10),
hrdata_2_8 => \AHBSO_7.HRDATA\(9),
hrdata_2_1 => \AHBSO_7.HRDATA\(2),
hrdata_2_0 => \AHBSO_7.HRDATA\(1),
hrdata_2_28 => \AHBSO_7.HRDATA\(29),
hrdata_2_16 => \AHBSO_7.HRDATA\(17),
hrdata_2_7 => \AHBSO_7.HRDATA\(8),
hrdata_2_6 => \AHBSO_7.HRDATA\(7),
hrdata_2_5 => \AHBSO_7.HRDATA\(6),
hrdata_2_4 => \AHBSO_7.HRDATA\(5),
hrdata_2_27 => \AHBSO_7.HRDATA\(28),
hrdata_1(31) => \AHBSO_1.HRDATA\(31),
hrdata_1(30) => \AHBSO_7.HRDATA\(30),
hrdata_1(29 downto 28) => \AHBSO_1.HRDATA\(29 downto 28),
hrdata_1(27 downto 26) => \AHBSO_7.HRDATA\(27 downto 26),
hrdata_1(25 downto 24) => \AHBSO_1.HRDATA\(25 downto 24),
hrdata_1(23) => \AHBSO_7.HRDATA\(23),
hrdata_1(22 downto 21) => \AHBSO_1.HRDATA\(22 downto 21),
hrdata_1(20) => \AHBSO_7.HRDATA\(20),
hrdata_1(19) => \AHBSO_1.HRDATA\(19),
hrdata_1(18) => \AHBSO_7.HRDATA\(18),
hrdata_1(17 downto 14) => \AHBSO_1.HRDATA\(17 downto 14),
hrdata_1(13) => \AHBSO_2.HRDATA\(13),
hrdata_1(12 downto 4) => \AHBSO_1.HRDATA\(12 downto 4),
hrdata_1(3) => \AHBSO_7.HRDATA\(3),
hrdata_1(2 downto 1) => \AHBSO_1.HRDATA\(2 downto 1),
hrdata_1(0) => \AHBSO_7.HRDATA\(0),
hrdata_0(31) => \AHBSO_2.HRDATA\(31),
hrdata_0(30) => \AHBSO_1.HRDATA\(30),
hrdata_0(29 downto 28) => \AHBSO_2.HRDATA\(29 downto 28),
hrdata_0(27 downto 26) => \AHBSO_1.HRDATA\(27 downto 26),
hrdata_0(25 downto 24) => \AHBSO_2.HRDATA\(25 downto 24),
hrdata_0(23) => \AHBSO_1.HRDATA\(23),
hrdata_0(22 downto 21) => \AHBSO_2.HRDATA\(22 downto 21),
hrdata_0(20) => \AHBSO_1.HRDATA\(20),
hrdata_0(19) => \AHBSO_2.HRDATA\(19),
hrdata_0(18) => \AHBSO_1.HRDATA\(18),
hrdata_0(17 downto 14) => \AHBSO_2.HRDATA\(17 downto 14),
hrdata_0(13) => \AHBSO_7.HRDATA\(13),
hrdata_0(12 downto 4) => \AHBSO_2.HRDATA\(12 downto 4),
hrdata_0(3) => \AHBSO_1.HRDATA\(3),
hrdata_0(2 downto 1) => \AHBSO_2.HRDATA\(2 downto 1),
hrdata_0(0) => \AHBSO_1.HRDATA\(0),
hwdata_1(31 downto 0) => \AHBMO_1.HWDATA\(31 downto 0),
hwdata_0(31 downto 0) => \AHBMO_0.HWDATA\(31 downto 0),
hwdata(31 downto 0) => \AHBSI.HWDATA\(31 downto 0),
nbo_5_0(0) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.COMB.NBO_5_0\(0),
htrans(1 downto 0) => \AHBMO_0.HTRANS\(1 downto 0),
hrdata(31) => \AHBMI.HRDATA\(31),
hrdata(30) => \AHBSO_2.HRDATA\(30),
hrdata(29 downto 28) => \AHBMI.HRDATA\(29 downto 28),
hrdata(27 downto 26) => \AHBSO_2.HRDATA\(27 downto 26),
hrdata(25) => \AHBSO_7.HRDATA\(25),
hrdata(24) => \AHBMI.HRDATA\(24),
hrdata(23) => \AHBSO_2.HRDATA\(23),
hrdata(22 downto 21) => \AHBSO_7.HRDATA\(22 downto 21),
hrdata(20) => \AHBSO_2.HRDATA\(20),
hrdata(19) => \AHBSO_7.HRDATA\(19),
hrdata(18) => \AHBSO_2.HRDATA\(18),
hrdata(17) => \AHBMI.HRDATA\(17),
hrdata(16) => \AHBSO_7.HRDATA\(16),
hrdata(15 downto 5) => \AHBMI.HRDATA\(15 downto 5),
hrdata(4) => \AHBSO_7.HRDATA\(4),
hrdata(3) => \AHBSO_2.HRDATA\(3),
hrdata(2 downto 1) => \AHBMI.HRDATA\(2 downto 1),
hrdata(0) => \AHBSO_2.HRDATA\(0),
N_5277 => N_5277,
N_5282 => N_5282,
N_5280 => N_5280,
hready_2 => \AHBSO_7.HREADY\,
hready_1 => \AHBSO_1.HREADY\,
hready_0 => \AHBSO_2.HREADY\,
N_4 => N_4,
N_5187 => N_5187,
N_5447 => N_5447,
ready_1_i_0_o2_0 => \DCOMGEN.DCOM0.AHBMST0.COMB.READY_1_I_0_O2_0\,
N_5331 => N_5331,
N_5332 => N_5332,
N_5279 => N_5279,
N_5327 => N_5327,
N_5328 => N_5328,
N_5329 => N_5329,
hwrite_0 => \AHBMO_1.HWRITE\,
hwrite => \AHBMO_0.HWRITE\,
N_5601 => N_5601,
N_5325 => N_5325,
N_5326 => N_5326,
N_5330 => N_5330,
N_5334 => N_5334,
N_5580 => N_5580,
N_5579 => N_5579,
N_5333 => N_5333,
N_5285 => N_5285,
N_5284 => N_5284,
N_5283 => N_5283,
N_5281 => N_5281,
N_5278 => N_5278,
N_5261 => N_5261,
N_5260 => N_5260,
N_126 => N_126,
hbusreq_i_3 => \AHBMO_1.HBUSREQ_I_3\,
hlock => \AHBMO_0.HLOCK\,
un1_hready_0 => \AHB0.COMB.UN1_HREADY_0\,
N_5582 => N_5582,
N_5581 => N_5581,
N_5194 => N_5194,
N_5256 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5256\,
hbusreq => \AHBMO_0.HBUSREQ\,
defslv => \AHB0.R.DEFSLV\,
N_5584 => N_5584,
N_5583 => N_5583,
hmbsel_0_sqmuxa_8_0_i_o2_0 => \AHB0.HMBSEL_0_SQMUXA_8_0_I_O2_0\,
N_5588 => N_5588,
N_5598 => N_5598,
N_5587 => N_5587,
N_5585 => N_5585,
N_5586 => N_5586,
N_5590 => N_5590,
N_5593 => N_5593,
N_5589 => N_5589,
N_5591 => N_5591,
N_5592 => N_5592,
N_5122_1 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5122_1\,
burst => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.MCII.BURST\,
N_672 => N_672,
un1_hready => \AHB0.COMB.UN1_HREADY\,
flash_rpn_c => FLASH_RPN_C,
cfgsel => \AHB0.R.CFGSEL\,
un1_hready_1 => \AHB0.COMB.UN1_HREADY_1\,
ramclk_c => RAMCLK_C);
\L3.CPU.0.U0\: leon3s_work_leon3mp_rtl_0layer0 port map (
hrdata_12 => \AHBMI.HRDATA\(13),
hrdata_3 => \AHBMI.HRDATA\(4),
hrdata_11 => \AHBMI.HRDATA\(12),
hrdata_27 => \AHBMI.HRDATA\(28),
hrdata_13 => \AHBMI.HRDATA\(14),
hrdata_7 => \AHBMI.HRDATA\(8),
hrdata_5 => \AHBMI.HRDATA\(6),
hrdata_16 => \AHBMI.HRDATA\(17),
hrdata_15 => \AHBMI.HRDATA\(16),
hrdata_30 => \AHBMI.HRDATA\(31),
hrdata_28 => \AHBMI.HRDATA\(29),
hrdata_23 => \AHBMI.HRDATA\(24),
hrdata_14 => \AHBMI.HRDATA\(15),
hrdata_10 => \AHBMI.HRDATA\(11),
hrdata_9 => \AHBMI.HRDATA\(10),
hrdata_8 => \AHBMI.HRDATA\(9),
hrdata_6 => \AHBMI.HRDATA\(7),
hrdata_4 => \AHBMI.HRDATA\(5),
hrdata_1 => \AHBMI.HRDATA\(2),
hrdata_0 => \AHBMI.HRDATA\(1),
haddr(31 downto 0) => \AHBMO_0.HADDR\(31 downto 0),
hwdata(31 downto 0) => \AHBMO_0.HWDATA\(31 downto 0),
hsize(1 downto 0) => \AHBMO_0.HSIZE\(1 downto 0),
htrans_0(1) => \AHB0.R.HTRANS\(1),
htrans(1 downto 0) => \AHBMO_0.HTRANS\(1 downto 0),
nbo_5_0(0) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.COMB.NBO_5_0\(0),
daddr(23 downto 2) => \DBGI_0.DADDR\(23 downto 2),
ddata(31 downto 0) => \DBGI_0.DDATA\(31 downto 0),
data_0_iv_8(5) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_8\(5),
data_0_iv_7(5) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_7\(5),
irl_0(3 downto 2) => \IRQI_0.IRL\(3 downto 2),
irl_0(1 downto 0) => \IRQO_0.IRL\(1 downto 0),
data_0_iv_5_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(22),
data_0_iv_5_18 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(30),
data_0_iv_5_14 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(26),
data_0_iv_5_19 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(31),
data_0_iv_5_8 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(20),
data_0_iv_5_9 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(21),
data_0_iv_5_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(12),
data_0_iv_5_17 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(29),
data_0_iv_5_12 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(24),
data_0_iv_5_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(14),
data_0_iv_5_11 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(23),
data_0_iv_4_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(22),
data_0_iv_4_5 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(17),
data_0_iv_4_18 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(30),
data_0_iv_4_14 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(26),
data_0_iv_4_19 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(31),
data_0_iv_4_8 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(20),
data_0_iv_4_9 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(21),
data_0_iv_4_7 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(19),
data_0_iv_4_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(12),
data_0_iv_4_17 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(29),
data_0_iv_4_12 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(24),
data_0_iv_4_15 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(27),
data_0_iv_4_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(14),
data_0_iv_4_11 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(23),
data_0_iv_4_6 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(18),
data_0_iv_3_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(17),
data_0_iv_3_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(19),
data_0_iv_3_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(27),
data_0_iv_3_1 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(18),
data_1_iv_6(25) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_6\(25),
data_1_iv_5(25) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_5\(25),
irl(3 downto 2) => \IRQO_0.IRL\(3 downto 2),
irl(1 downto 0) => \IRQI_0.IRL\(1 downto 0),
data_6 => \DBGO_0.DATA\(6),
data_7 => \DBGO_0.DATA\(7),
data_9 => \DBGO_0.DATA\(9),
data_8 => \DBGO_0.DATA\(8),
data_11 => \DBGO_0.DATA\(11),
data_10 => \DBGO_0.DATA\(10),
data_15 => \DBGO_0.DATA\(15),
data_13 => \DBGO_0.DATA\(13),
data_16 => \DBGO_0.DATA\(16),
data_4 => \DBGO_0.DATA\(4),
data_2 => \DBGO_0.DATA\(2),
data_28 => \DBGO_0.DATA\(28),
data_3 => \DBGO_0.DATA\(3),
data_0 => \DBGO_0.DATA\(0),
data_1 => \DBGO_0.DATA\(1),
ramclk_c => RAMCLK_C,
flash_rpn_c => FLASH_RPN_C,
N_5280 => N_5280,
N_5284 => N_5284,
N_5277 => N_5277,
N_5279 => N_5279,
N_5278 => N_5278,
burst => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.MCII.BURST\,
N_126 => N_126,
N_5260 => N_5260,
N_5261 => N_5261,
N_5281 => N_5281,
N_5282 => N_5282,
N_5283 => N_5283,
N_5285 => N_5285,
N_4 => N_4,
hlock => \AHBMO_0.HLOCK\,
hwrite => \AHBMO_0.HWRITE\,
un1_hready_0 => \AHB0.COMB.UN1_HREADY_0\,
N_5447 => N_5447,
hbusreq => \AHBMO_0.HBUSREQ\,
N_5256 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5256\,
un1_hready_1 => \AHB0.COMB.UN1_HREADY_1\,
cfgsel => \AHB0.R.CFGSEL\,
defslv => \AHB0.R.DEFSLV\,
un1_hready => \AHB0.COMB.UN1_HREADY\,
N_5122_1 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.C0MMU.A0.N_5122_1\,
annul_all13 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.V.X.ANNUL_ALL13\,
ADD_30x30_slow_I19_CO1_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.ADD_30X30_SLOW_I19_CO1_0\,
I19_un5_CO1 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN7_CADDR.I19_UN5_CO1\,
ADD_N_14 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_N_14\,
d_m6_0_N_7 => D_M6_0_N_7,
ADD_m8_0_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.UN17_BADDR.ADD_M8_0_0\,
r_N_3_mux_4 => R_N_3_MUX_4,
errorn_i_4_i => ERRORN_I_4_I,
errorn_i_4 => ERRORN_I_4,
N_5420_1 => N_5420_1,
dbreak => \DBGI_0.DBREAK\,
berror => \DBGI_0.BERROR\,
btrapa => \DBGI_0.BTRAPA\,
N_137 => N_137,
btrape => \DBGI_0.BTRAPE\,
bsoft => \DBGI_0.BSOFT\,
data_9_sqmuxa_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.DATA_9_SQMUXA_2\,
halt => \DBGI_0.HALT\,
pwd => \DBGO_0.PWD\,
tstop => \DSUO.TSTOP\,
intack => \IRQO_0.INTACK\,
bwatch => \DBGI_0.BWATCH\,
reset => \DBGI_0.RESET\,
dwrite => \DBGI_0.DWRITE\,
step => \DBGI_0.STEP\,
crdy => \DBGO_0.CRDY\);
\L3.DSUGEN.DSU0\: dsu3_work_leon3mp_rtl_0layer0 port map (
daddr(23 downto 2) => \DBGI_0.DADDR\(23 downto 2),
data_0 => \DBGO_0.DATA\(0),
data_1 => \DBGO_0.DATA\(1),
data_10 => \DBGO_0.DATA\(10),
data_9 => \DBGO_0.DATA\(9),
data_11 => \DBGO_0.DATA\(11),
data_3 => \DBGO_0.DATA\(3),
data_2 => \DBGO_0.DATA\(2),
data_6 => \DBGO_0.DATA\(6),
data_4 => \DBGO_0.DATA\(4),
data_8 => \DBGO_0.DATA\(8),
data_7 => \DBGO_0.DATA\(7),
data_16 => \DBGO_0.DATA\(16),
data_13 => \DBGO_0.DATA\(13),
data_15 => \DBGO_0.DATA\(15),
data_28 => \DBGO_0.DATA\(28),
hwdata(31 downto 0) => \AHBSI.HWDATA\(31 downto 0),
data_0_iv_4_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(12),
data_0_iv_4_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(14),
data_0_iv_4_5 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(17),
data_0_iv_4_18 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(30),
data_0_iv_4_19 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(31),
data_0_iv_4_6 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(18),
data_0_iv_4_8 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(20),
data_0_iv_4_9 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(21),
data_0_iv_4_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(22),
data_0_iv_4_11 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(23),
data_0_iv_4_12 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(24),
data_0_iv_4_14 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(26),
data_0_iv_4_15 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(27),
data_0_iv_4_17 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(29),
data_0_iv_4_7 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_4\(19),
data_0_iv_5_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(12),
data_0_iv_5_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(14),
data_0_iv_5_18 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(30),
data_0_iv_5_19 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(31),
data_0_iv_5_8 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(20),
data_0_iv_5_9 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(21),
data_0_iv_5_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(22),
data_0_iv_5_11 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(23),
data_0_iv_5_12 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(24),
data_0_iv_5_14 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(26),
data_0_iv_5_17 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_5\(29),
data_0_iv_3_0 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(17),
data_0_iv_3_1 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(18),
data_0_iv_3_10 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(27),
data_0_iv_3_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_3\(19),
data_1_iv_5(25) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_5\(25),
data_1_iv_6(25) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_1_IV_6\(25),
data_0_iv_7(5) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_7\(5),
data_0_iv_8(5) => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.DIAGREAD.DATA_0_IV_8\(5),
ddata(31 downto 0) => \DBGI_0.DDATA\(31 downto 0),
hrdata(31 downto 0) => \AHBSO_2.HRDATA\(31 downto 0),
flash_rpn_c => FLASH_RPN_C,
N_5187 => N_5187,
dwrite => \DBGI_0.DWRITE\,
N_5420_1 => N_5420_1,
dbreak => \DBGI_0.DBREAK\,
halt => \DBGI_0.HALT\,
annul_all13 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.COMB.V.X.ANNUL_ALL13\,
tstop => \DSUO.TSTOP\,
data_9_sqmuxa_2 => \L3.CPU.0.U0.LEON3X0.VHDL.P0.IU.DATA_9_SQMUXA_2\,
berror => \DBGI_0.BERROR\,
step => \DBGI_0.STEP\,
bsoft => \DBGI_0.BSOFT\,
bwatch => \DBGI_0.BWATCH\,
btrapa => \DBGI_0.BTRAPA\,
errorn_i_4 => ERRORN_I_4,
pwd => \DBGO_0.PWD\,
N_137 => N_137,
crdy => \DBGO_0.CRDY\,
btrape => \DBGI_0.BTRAPE\,
hready => \AHBSO_2.HREADY\,
N_5598 => N_5598,
hmbsel_0_sqmuxa_8_0_i_o2_0 => \AHB0.HMBSEL_0_SQMUXA_8_0_I_O2_0\,
un1_hready_0 => \AHB0.COMB.UN1_HREADY_0\,
ramclk_c => RAMCLK_C,
reset => \DBGI_0.RESET\,
N_5601 => N_5601,
dsuact_c => DSUACT_C,
N_5327 => N_5327,
N_5328 => N_5328,
N_5329 => N_5329,
N_5330 => N_5330,
N_5331 => N_5331,
N_5332 => N_5332,
N_5333 => N_5333,
N_5334 => N_5334,
N_5579 => N_5579,
N_5580 => N_5580,
N_5581 => N_5581,
N_5582 => N_5582,
N_5583 => N_5583,
N_5584 => N_5584,
N_5585 => N_5585,
N_5586 => N_5586,
N_5587 => N_5587,
N_5588 => N_5588,
N_5589 => N_5589,
N_5590 => N_5590,
N_5591 => N_5591,
N_5592 => N_5592,
N_5593 => N_5593,
dsubre_c => DSUBRE_C);
\DCOMGEN.DCOM0\: ahbuart_work_leon3mp_rtl_0layer0 port map (
haddr(31 downto 0) => \AHBMO_1.HADDR\(31 downto 0),
hrdata_0 => \AHBMI.HRDATA\(1),
hrdata_1 => \AHBMI.HRDATA\(2),
hrdata_4 => \AHBMI.HRDATA\(5),
hrdata_5 => \AHBMI.HRDATA\(6),
hrdata_6 => \AHBMI.HRDATA\(7),
hrdata_7 => \AHBMI.HRDATA\(8),
hrdata_8 => \AHBMI.HRDATA\(9),
hrdata_9 => \AHBMI.HRDATA\(10),
hrdata_10 => \AHBMI.HRDATA\(11),
hrdata_14 => \AHBMI.HRDATA\(15),
hrdata_16 => \AHBMI.HRDATA\(17),
hrdata_27 => \AHBMI.HRDATA\(28),
hrdata_28 => \AHBMI.HRDATA\(29),
hrdata_30 => \AHBMI.HRDATA\(31),
hrdata_23 => \AHBMI.HRDATA\(24),
hrdata_15 => \AHBMI.HRDATA\(16),
hrdata_13 => \AHBMI.HRDATA\(14),
hrdata_11 => \AHBMI.HRDATA\(12),
hrdata_3 => \AHBMI.HRDATA\(4),
hrdata_12 => \AHBMI.HRDATA\(13),
pwdata(17 downto 0) => \APBI.PWDATA\(17 downto 0),
un1_dcom0_7 => \DCOMGEN.UN1_DCOM0\(14),
un1_dcom0_5 => \DCOMGEN.UN1_DCOM0\(12),
un1_dcom0_9 => \DCOMGEN.UN1_DCOM0\(16),
un1_dcom0_12 => \DCOMGEN.UN1_DCOM0\(19),
un1_dcom0_0 => \DCOMGEN.UN1_DCOM0\(7),
un1_dcom0_6 => \DCOMGEN.UN1_DCOM0\(13),
un1_dcom0_8 => \DCOMGEN.UN1_DCOM0\(15),
un1_dcom0_10 => \DCOMGEN.UN1_DCOM0\(17),
un1_dcom0_11 => \DCOMGEN.UN1_DCOM0\(18),
paddr_7 => \APBI.PADDR\(9),
paddr_0 => \APBI.PADDR\(2),
paddr_1 => \APBI.PADDR\(3),
prdata(1) => \APBO_7.PRDATA\(1),
pwdata_0(4) => \APBI.PWDATA_0\(4),
hwdata(31 downto 0) => \AHBMO_1.HWDATA\(31 downto 0),
hwrite => \AHBMO_1.HWRITE\,
N_5285 => N_5285,
N_5284 => N_5284,
N_5283 => N_5283,
N_5282 => N_5282,
N_5281 => N_5281,
N_5278 => N_5278,
N_5277 => N_5277,
N_5261 => N_5261,
N_126 => N_126,
N_5279 => N_5279,
N_5280 => N_5280,
N_5260 => N_5260,
N_64 => \GPIO0.GRGPIO0.N_64\,
dsutx_c_i => DSUTX_C_I,
dsutx_c => DSUTX_C,
penable => \APBI.PENABLE\,
pwrite => \APBI.PWRITE\,
N_231 => N_231,
N_244 => N_244,
enable => \DCOMGEN.DCOM0.DUARTO.ENABLE\,
N_169 => \DCOMGEN.DCOM0.DCOM_UART0.N_169\,
un1_rdata23 => \DCOMGEN.DCOM0.DCOM_UART0.UARTOP.UN1_RDATA23\,
N_170 => \DCOMGEN.DCOM0.DCOM_UART0.N_170\,
readdata60_1 => \GPT.TIMER0.COMB.READDATA60_1\,
N_176 => \DCOMGEN.DCOM0.DCOM_UART0.N_176\,
N_177 => \DCOMGEN.DCOM0.DCOM_UART0.N_177\,
N_349 => \DCOMGEN.DCOM0.DCOM_UART0.N_349\,
N_350 => \DCOMGEN.DCOM0.DCOM_UART0.N_350\,
N_352 => \DCOMGEN.DCOM0.DCOM_UART0.N_352\,
N_354 => \DCOMGEN.DCOM0.DCOM_UART0.N_354\,
rdata62_1 => \UA1.UART1.UARTOP.RDATA62_1\,
N_353 => \DCOMGEN.DCOM0.DCOM_UART0.N_353\,
N_348 => \DCOMGEN.DCOM0.DCOM_UART0.N_348\,
dsurx_c => DSURX_C,
un1_hready_1 => \AHB0.COMB.UN1_HREADY_1\,
ready_1_i_0_o2_0 => \DCOMGEN.DCOM0.AHBMST0.COMB.READY_1_I_0_O2_0\,
N_672 => N_672,
un1_hready_0 => \AHB0.COMB.UN1_HREADY_0\,
un1_hready => \AHB0.COMB.UN1_HREADY\,
flash_rpn_c => FLASH_RPN_C,
hbusreq_i_3 => \AHBMO_1.HBUSREQ_I_3\,
ramclk_c => RAMCLK_C,
N_4 => N_4);
APB0: apbctrl_work_leon3mp_rtl_0layer0 port map (
paddr_0_0 => \APBI.PADDR_0\(4),
paddr_0_2 => \APBI.PADDR_0\(6),
pwdata_0(5 downto 4) => \APBI.PWDATA_0\(5 downto 4),
hwdata(31 downto 0) => \AHBSI.HWDATA\(31 downto 0),
paddr_0_d0 => \APBI.PADDR\(2),
paddr_1 => \APBI.PADDR\(3),
paddr_2 => \APBI.PADDR\(4),
paddr_3 => \APBI.PADDR\(5),
paddr_7 => \APBI.PADDR\(9),
paddr_4 => \APBI.PADDR\(6),
paddr_5 => \APBI.PADDR\(7),
prdata_1(1) => \APBO_2.PRDATA\(1),
prdata_1(0) => \APBO_3.PRDATA\(0),
prdata_0_26 => \APBO_2.PRDATA\(26),
prdata_0_2 => \APBO_11.PRDATA\(2),
prdata_0_9 => \APBO_3.PRDATA\(9),
prdata_0_14 => \APBO_2.PRDATA\(14),
prdata_0_12 => \APBO_3.PRDATA\(12),
prdata_0_13 => \APBO_2.PRDATA\(13),
prdata_0_0 => \APBO_2.PRDATA\(0),
prdata_0_1 => \APBO_11.PRDATA\(1),
brate(10 downto 9) => \UA1.UART1.R.BRATE\(10 downto 9),
oen_i_4_2 => \GPIOO.OEN_I_4\(6),
oen_i_4_0 => \GPIOO.OEN_I_4\(4),
un1_grgpio0(67) => \GPIO0.UN1_GRGPIO0\(67),
un1_dcom0_9 => \DCOMGEN.UN1_DCOM0\(16),
un1_dcom0_7 => \DCOMGEN.UN1_DCOM0\(14),
un1_dcom0_8 => \DCOMGEN.UN1_DCOM0\(15),
un1_dcom0_12 => \DCOMGEN.UN1_DCOM0\(19),
un1_dcom0_5 => \DCOMGEN.UN1_DCOM0\(12),
un1_dcom0_10 => \DCOMGEN.UN1_DCOM0\(17),
un1_dcom0_0 => \DCOMGEN.UN1_DCOM0\(7),
un1_dcom0_6 => \DCOMGEN.UN1_DCOM0\(13),
un1_dcom0_11 => \DCOMGEN.UN1_DCOM0\(18),
prdata_23 => \APBO_3.PRDATA\(23),
prdata_3 => \APBO_3.PRDATA\(3),
prdata_7 => \APBO_3.PRDATA\(7),
prdata_8 => \APBO_3.PRDATA\(8),
prdata_4 => \APBO_1.PRDATA\(4),
prdata_6 => \APBO_1.PRDATA\(6),
prdata_16 => \APBO_3.PRDATA\(16),
prdata_21 => \APBO_3.PRDATA\(21),
prdata_31 => \APBO_3.PRDATA\(31),
prdata_29 => \APBO_3.PRDATA\(29),
prdata_28 => \APBO_3.PRDATA\(28),
prdata_27 => \APBO_3.PRDATA\(27),
prdata_25 => \APBO_3.PRDATA\(25),
prdata_19 => \APBO_3.PRDATA\(19),
prdata_18 => \APBO_3.PRDATA\(18),
prdata_20 => \APBO_3.PRDATA\(20),
prdata_24 => \APBO_3.PRDATA\(24),
prdata_17 => \APBO_3.PRDATA\(17),
prdata_22 => \APBO_3.PRDATA\(22),
prdata_26 => \APBO_3.PRDATA\(26),
prdata_2 => \APBO_1.PRDATA\(2),
prdata_9 => \APBO_2.PRDATA\(9),
prdata_14 => \APBO_3.PRDATA\(14),
prdata_12 => \APBO_2.PRDATA\(12),
prdata_13 => \APBO_3.PRDATA\(13),
prdata_1_d0 => \APBO_7.PRDATA\(1),
prdata_0_d0 => \APBO_1.PRDATA\(0),
readdata_10_m_28 => \GPT.TIMER0.COMB.1.READDATA_10_M\(30),
readdata_10_m_0 => \GPT.TIMER0.COMB.1.READDATA_10_M\(2),
readdata_10_m_8 => \GPT.TIMER0.COMB.1.READDATA_10_M\(10),
readdata_1_iv_0_20 => \GPT.TIMER0.READDATA_1_IV_0\(30),
readdata_1_iv_0_0 => \GPT.TIMER0.READDATA_1_IV_0\(10),
readdata_1_iv_0_5 => \GPT.TIMER0.READDATA_1_IV_0\(15),
readdata_1_iv_0_1 => \GPT.TIMER0.READDATA_1_IV_0\(11),
readdata_0_iv_3_0 => \GPT.TIMER0.READDATA_0_IV_3\(2),
readdata_0_iv_3_3 => \GPT.TIMER0.READDATA_0_IV_3\(5),
readdata_0_iv_3_2 => \GPT.TIMER0.READDATA_0_IV_3\(4),
prdata_0_iv_2_0 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(2),
prdata_0_iv_2_8 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(10),
prdata_0_iv_2_13 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(15),
prdata_0_iv_2_4 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(6),
prdata_0_iv_2_3 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(5),
prdata_0_iv_2_9 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(11),
prdata_0_iv_2_5 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(7),
prdata_0_iv_2_2 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(4),
prdata_0_iv_2_1 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(3),
prdata_0_iv_2_6 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(8),
imask_0_RNI15KG8(10) => \R.IMASK_0_RNI15KG8\(10),
readdata_10_4 => \GPT.TIMER0.COMB.1.READDATA_10\(15),
readdata_10_0 => \GPT.TIMER0.COMB.1.READDATA_10\(11),
readdata_iv_3_5 => \GPT.TIMER0.READDATA_IV_3\(6),
readdata_iv_3_0 => \GPT.TIMER0.READDATA_IV_3\(1),
readdata_iv_4_5 => \GPT.TIMER0.READDATA_IV_4\(6),
readdata_iv_4_0 => \GPT.TIMER0.READDATA_IV_4\(1),
scaler_m(5 downto 4) => \GPT.TIMER0.R.SCALER_M\(5 downto 4),
prdata_iv_0_2_2 => \UA1.UART1.APBO.PRDATA_IV_0_2\(5),
prdata_iv_0_2_0 => \UA1.UART1.APBO.PRDATA_IV_0_2\(3),
brate_m_3 => \UA1.UART1.R.BRATE_M\(11),
brate_m_0 => \UA1.UART1.R.BRATE_M\(8),
prdata_0_iv_0_1(7) => \UA1.UART1.APBO.PRDATA_0_IV_0_1\(7),
prdata_iv_0_1(1) => \UA1.UART1.APBO.PRDATA_IV_0_1\(1),
pwdata(31 downto 0) => \APBI.PWDATA\(31 downto 0),
hrdata(31 downto 0) => \AHBSO_1.HRDATA\(31 downto 0),
ramclk_c => RAMCLK_C,
N_5329 => N_5329,
N_5331 => N_5331,
N_226 => N_226,
pwrite => \APBI.PWRITE\,
flash_rpn_c => FLASH_RPN_C,
N_5601 => N_5601,
N_25 => \GPIO0.GRGPIO0.N_25\,
N_237 => N_237,
N_790 => \UA1.UART1.N_790\,
stop => \UA1.UART1.R.STOP\,
rdata62_1 => \UA1.UART1.UARTOP.RDATA62_1\,
enable => \DCOMGEN.DCOM0.DUARTO.ENABLE\,
N_170_0 => \DCOMGEN.DCOM0.DCOM_UART0.N_170\,
N_52 => \GPIO0.GRGPIO0.N_52\,
N_51 => \GPIO0.GRGPIO0.N_51\,
N_39 => \GPIO0.GRGPIO0.N_39\,
N_38 => \GPIO0.GRGPIO0.N_38\,
N_48 => \GPIO0.GRGPIO0.N_48\,
N_47 => \GPIO0.GRGPIO0.N_47\,
N_62 => \GPIO0.GRGPIO0.N_62\,
N_42 => \GPIO0.GRGPIO0.N_42\,
N_41 => \GPIO0.GRGPIO0.N_41\,
N_46 => \GPIO0.GRGPIO0.N_46\,
N_45 => \GPIO0.GRGPIO0.N_45\,
un1_rdata23 => \DCOMGEN.DCOM0.DCOM_UART0.UARTOP.UN1_RDATA23\,
N_350 => \DCOMGEN.DCOM0.DCOM_UART0.N_350\,
N_354 => \DCOMGEN.DCOM0.DCOM_UART0.N_354\,
N_5198 => N_5198,
delayirqen => \UA1.UART1.R.DELAYIRQEN\,
tsemptyirqen => \UA1.UART1.R.TSEMPTYIRQEN\,
breakirqen => \UA1.UART1.R.BREAKIRQEN\,
N_110 => \UA1.UART1.N_110\,
N_169 => \DCOMGEN.DCOM0.DCOM_UART0.N_169\,
N_40 => \GPIO0.GRGPIO0.N_40\,
N_49 => \GPIO0.GRGPIO0.N_49\,
N_247 => N_247,
N_353 => \DCOMGEN.DCOM0.DCOM_UART0.N_353\,
N_349 => \DCOMGEN.DCOM0.DCOM_UART0.N_349\,
N_352 => \DCOMGEN.DCOM0.DCOM_UART0.N_352\,
N_348 => \DCOMGEN.DCOM0.DCOM_UART0.N_348\,
N_59 => \IRQCTRL.IRQCTRL0.N_59\,
N_230 => N_230,
N_229 => N_229,
N_231 => N_231,
N_5187 => N_5187,
N_5194 => N_5194,
N_5598 => N_5598,
un1_hready => \AHB0.COMB.UN1_HREADY\,
N_243 => N_243,
N_244 => N_244,
N_241 => N_241,
N_987 => \IRQCTRL.IRQCTRL0.N_987\,
N_176 => \DCOMGEN.DCOM0.DCOM_UART0.N_176\,
N_177 => \DCOMGEN.DCOM0.DCOM_UART0.N_177\,
N_996 => \IRQCTRL.IRQCTRL0.N_996\,
N_180 => \UA1.UART1.N_180\,
N_997 => \IRQCTRL.IRQCTRL0.N_997\,
debug_m => \UA1.UART1.R.DEBUG_M\,
N_991 => \IRQCTRL.IRQCTRL0.N_991\,
N_170 => \UA1.UART1.N_170\,
N_995 => \IRQCTRL.IRQCTRL0.N_995\,
N_998 => \IRQCTRL.IRQCTRL0.N_998\,
N_190 => \UA1.UART1.N_190\,
N_57 => \IRQCTRL.IRQCTRL0.N_57\,
N_199 => \UA1.UART1.N_199\,
N_994 => \IRQCTRL.IRQCTRL0.N_994\,
extclken_m => \UA1.UART1.R.EXTCLKEN_M\,
penable => \APBI.PENABLE\,
hready => \AHBSO_1.HREADY\,
N_5327 => N_5327,
N_5328 => N_5328,
N_5330 => N_5330,
N_5332 => N_5332,
N_5333 => N_5333,
N_5334 => N_5334,
N_5579 => N_5579,
N_5580 => N_5580,
N_5581 => N_5581,
N_5582 => N_5582,
N_5583 => N_5583,
N_5584 => N_5584,
N_5585 => N_5585,
N_5586 => N_5586,
N_5587 => N_5587,
N_5588 => N_5588);
\UA1.UART1\: apbuart_work_leon3mp_rtl_0layer0 port map (
paddr_0(4) => \APBI.PADDR_0\(4),
brate_10 => \UA1.UART1.R.BRATE\(10),
brate_9 => \UA1.UART1.R.BRATE\(9),
brate_m_0 => \UA1.UART1.R.BRATE_M\(8),
brate_m_3 => \UA1.UART1.R.BRATE_M\(11),
pwdata_0(5 downto 4) => \APBI.PWDATA_0\(5 downto 4),
pirq(2) => \APBI.PIRQ\(2),
pwdata(15 downto 0) => \APBI.PWDATA\(15 downto 0),
prdata_0 => \APBO_1.PRDATA\(0),
prdata_4 => \APBO_1.PRDATA\(4),
prdata_2 => \APBO_1.PRDATA\(2),
prdata_6 => \APBO_1.PRDATA\(6),
prdata_iv_0_1_1 => \UA1.UART1.APBO.PRDATA_IV_0_1\(1),
prdata_0_iv_0_1(7) => \UA1.UART1.APBO.PRDATA_0_IV_0_1\(7),
prdata_iv_0_2_0 => \UA1.UART1.APBO.PRDATA_IV_0_2\(3),
prdata_iv_0_2_2 => \UA1.UART1.APBO.PRDATA_IV_0_2\(5),
paddr(5 downto 2) => \APBI.PADDR\(5 downto 2),
rxd1_c => RXD1_C,
ramclk_c => RAMCLK_C,
rdata62_1 => \UA1.UART1.UARTOP.RDATA62_1\,
extclken_m => \UA1.UART1.R.EXTCLKEN_M\,
N_199 => \UA1.UART1.N_199\,
N_190 => \UA1.UART1.N_190\,
N_180 => \UA1.UART1.N_180\,
N_170 => \UA1.UART1.N_170\,
debug_m => \UA1.UART1.R.DEBUG_M\,
N_244 => N_244,
N_64 => \GPIO0.GRGPIO0.N_64\,
rdata63_2 => \UA1.UART1.UARTOP.RDATA63_2\,
tsemptyirqen => \UA1.UART1.R.TSEMPTYIRQEN\,
thold_0_0_sqmuxa_1 => \UA1.UART1.V.THOLD_0_0_SQMUXA_1\,
N_229 => N_229,
penable => \APBI.PENABLE\,
stop => \UA1.UART1.R.STOP\,
delayirqen => \UA1.UART1.R.DELAYIRQEN\,
flash_rpn_c => FLASH_RPN_C,
breakirqen => \UA1.UART1.R.BREAKIRQEN\,
N_110 => \UA1.UART1.N_110\,
pwrite => \APBI.PWRITE\,
N_790 => \UA1.UART1.N_790\,
N_84 => \UA1.UART1.N_84\,
rdata62_4 => \UA1.UART1.UARTOP.RDATA62_4\,
txd1_c => TXD1_C,
txd1_c_i => TXD1_C_I);
\IRQCTRL.IRQCTRL0\: irqmp_work_leon3mp_rtl_0layer0 port map (
irl_3(2) => \IRQI_0.IRL\(2),
irl_2_1 => \IRQI_0.IRL\(1),
irl_2_0 => \IRQI_0.IRL\(0),
pirq(2) => \APBI.PIRQ\(2),
un1_timer0(6 downto 5) => \GPT.UN1_TIMER0\(6 downto 5),
imask_0_RNI15KG8(10) => \R.IMASK_0_RNI15KG8\(10),
irl_3_d0 => \IRQO_0.IRL\(3),
irl_0(3) => \IRQI_0.IRL\(3),
irl_0(2 downto 0) => \IRQO_0.IRL\(2 downto 0),
pwdata_0(5 downto 4) => \APBI.PWDATA_0\(5 downto 4),
prdata_0 => \APBO_2.PRDATA\(0),
prdata_26 => \APBO_2.PRDATA\(26),
prdata_13 => \APBO_2.PRDATA\(13),
prdata_9 => \APBO_2.PRDATA\(9),
prdata_1 => \APBO_2.PRDATA\(1),
prdata_12 => \APBO_2.PRDATA\(12),
prdata_14 => \APBO_2.PRDATA\(14),
paddr_4 => \APBI.PADDR\(6),
paddr_3 => \APBI.PADDR\(5),
paddr_2 => \APBI.PADDR\(4),
paddr_7 => \APBI.PADDR\(9),
paddr_0_d0 => \APBI.PADDR\(2),
paddr_1 => \APBI.PADDR\(3),
paddr_5 => \APBI.PADDR\(7),
paddr_0_0 => \APBI.PADDR_0\(4),
paddr_0_2 => \APBI.PADDR_0\(6),
prdata_0_iv_2_13 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(15),
prdata_0_iv_2_2 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(4),
prdata_0_iv_2_8 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(10),
prdata_0_iv_2_5 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(7),
prdata_0_iv_2_6 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(8),
prdata_0_iv_2_4 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(6),
prdata_0_iv_2_0 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(2),
prdata_0_iv_2_3 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(5),
prdata_0_iv_2_9 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(11),
prdata_0_iv_2_1 => \IRQCTRL.IRQCTRL0.PRDATA_0_IV_2\(3),
pwdata_16 => \APBI.PWDATA\(17),
pwdata_0_d0 => \APBI.PWDATA\(1),
pwdata_30 => \APBI.PWDATA\(31),
pwdata_22 => \APBI.PWDATA\(23),
pwdata_21 => \APBI.PWDATA\(22),
pwdata_23 => \APBI.PWDATA\(24),
pwdata_26 => \APBI.PWDATA\(27),
pwdata_24 => \APBI.PWDATA\(25),
pwdata_8 => \APBI.PWDATA\(9),
pwdata_27 => \APBI.PWDATA\(28),
pwdata_20 => \APBI.PWDATA\(21),
pwdata_6 => \APBI.PWDATA\(7),
pwdata_19 => \APBI.PWDATA\(20),
pwdata_3 => \APBI.PWDATA\(4),
pwdata_17 => \APBI.PWDATA\(18),
pwdata_14 => \APBI.PWDATA\(15),
pwdata_10 => \APBI.PWDATA\(11),
pwdata_7 => \APBI.PWDATA\(8),
pwdata_5 => \APBI.PWDATA\(6),
pwdata_1 => \APBI.PWDATA\(2),
pwdata_2 => \APBI.PWDATA\(3),
pwdata_18 => \APBI.PWDATA\(19),
pwdata_4 => \APBI.PWDATA\(5),
pwdata_9 => \APBI.PWDATA\(10),
pwdata_25 => \APBI.PWDATA\(26),
pwdata_12 => \APBI.PWDATA\(13),
pwdata_28 => \APBI.PWDATA\(29),
pwdata_11 => \APBI.PWDATA\(12),
pwdata_29 => \APBI.PWDATA\(30),
pwdata_13 => \APBI.PWDATA\(14),
ramclk_c => RAMCLK_C,
pwrite => \APBI.PWRITE\,
N_57 => \IRQCTRL.IRQCTRL0.N_57\,
irqen_0 => \GPT.TIMER0.R.TIMERS_1.IRQEN\,
N_994 => \IRQCTRL.IRQCTRL0.N_994\,
irqen => \GPT.TIMER0.R.TIMERS_2.IRQEN\,
N_59 => \IRQCTRL.IRQCTRL0.N_59\,
N_998 => \IRQCTRL.IRQCTRL0.N_998\,
N_997 => \IRQCTRL.IRQCTRL0.N_997\,
N_996 => \IRQCTRL.IRQCTRL0.N_996\,
N_995 => \IRQCTRL.IRQCTRL0.N_995\,
N_991 => \IRQCTRL.IRQCTRL0.N_991\,
N_987 => \IRQCTRL.IRQCTRL0.N_987\,
N_244 => N_244,
pwd => \DBGO_0.PWD\,
N_84 => \UA1.UART1.N_84\,
thold_0_0_sqmuxa_1 => \UA1.UART1.V.THOLD_0_0_SQMUXA_1\,
errorn_i_4 => ERRORN_I_4,
N_230 => N_230,
penable => \APBI.PENABLE\,
readdata59_3 => \GPT.TIMER0.COMB.READDATA59_3\,
flash_rpn_c => FLASH_RPN_C,
intack => \IRQO_0.INTACK\);
\GPT.TIMER0\: gptimer_work_leon3mp_rtl_0layer0 port map (
led_c(4) => LED_C(4),
un1_timer0_1 => \GPT.UN1_TIMER0\(6),
un1_timer0_0 => \GPT.UN1_TIMER0\(5),
readdata_10_11 => \GPT.TIMER0.COMB.1.READDATA_10\(11),
readdata_10_15 => \GPT.TIMER0.COMB.1.READDATA_10\(15),
scaler_m_5 => \GPT.TIMER0.R.SCALER_M\(5),
scaler_m_4 => \GPT.TIMER0.R.SCALER_M\(4),
pwdata_0(5 downto 4) => \APBI.PWDATA_0\(5 downto 4),
paddr_0_0 => \APBI.PADDR_0\(4),
paddr_0_2 => \APBI.PADDR_0\(6),
readdata_10_m_2 => \GPT.TIMER0.COMB.1.READDATA_10_M\(2),
readdata_10_m_30 => \GPT.TIMER0.COMB.1.READDATA_10_M\(30),
readdata_10_m_10 => \GPT.TIMER0.COMB.1.READDATA_10_M\(10),
prdata_22 => \APBO_3.PRDATA\(22),
prdata_8 => \APBO_3.PRDATA\(8),
prdata_25 => \APBO_3.PRDATA\(25),
prdata_16 => \APBO_3.PRDATA\(16),
prdata_29 => \APBO_3.PRDATA\(29),
prdata_27 => \APBO_3.PRDATA\(27),
prdata_12 => \APBO_3.PRDATA\(12),
prdata_18 => \APBO_3.PRDATA\(18),
prdata_20 => \APBO_3.PRDATA\(20),
prdata_24 => \APBO_3.PRDATA\(24),
prdata_9 => \APBO_3.PRDATA\(9),
prdata_23 => \APBO_3.PRDATA\(23),
prdata_21 => \APBO_3.PRDATA\(21),
prdata_19 => \APBO_3.PRDATA\(19),
prdata_28 => \APBO_3.PRDATA\(28),
prdata_14 => \APBO_3.PRDATA\(14),
prdata_13 => \APBO_3.PRDATA\(13),
prdata_17 => \APBO_3.PRDATA\(17),
prdata_31 => \APBO_3.PRDATA\(31),
prdata_26 => \APBO_3.PRDATA\(26),
prdata_7 => \APBO_3.PRDATA\(7),
prdata_3 => \APBO_3.PRDATA\(3),
prdata_0 => \APBO_3.PRDATA\(0),
readdata_1_iv_0_5 => \GPT.TIMER0.READDATA_1_IV_0\(15),
readdata_1_iv_0_1 => \GPT.TIMER0.READDATA_1_IV_0\(11),
readdata_1_iv_0_20 => \GPT.TIMER0.READDATA_1_IV_0\(30),
readdata_1_iv_0_0 => \GPT.TIMER0.READDATA_1_IV_0\(10),
readdata_iv_3_0 => \GPT.TIMER0.READDATA_IV_3\(1),
readdata_iv_3_5 => \GPT.TIMER0.READDATA_IV_3\(6),
readdata_iv_4_0 => \GPT.TIMER0.READDATA_IV_4\(1),
readdata_iv_4_5 => \GPT.TIMER0.READDATA_IV_4\(6),
pwdata(31 downto 0) => \APBI.PWDATA\(31 downto 0),
readdata_0_iv_3_3 => \GPT.TIMER0.READDATA_0_IV_3\(5),
readdata_0_iv_3_2 => \GPT.TIMER0.READDATA_0_IV_3\(4),
readdata_0_iv_3_0 => \GPT.TIMER0.READDATA_0_IV_3\(2),
paddr_2 => \APBI.PADDR\(4),
paddr_0_d0 => \APBI.PADDR\(2),
paddr_3 => \APBI.PADDR\(5),
paddr_7 => \APBI.PADDR\(9),
paddr_4 => \APBI.PADDR\(6),
paddr_1 => \APBI.PADDR\(3),
rdata62_4 => \UA1.UART1.UARTOP.RDATA62_4\,
rdata62_1 => \UA1.UART1.UARTOP.RDATA62_1\,
readdata59_3 => \GPT.TIMER0.COMB.READDATA59_3\,
N_64 => \GPIO0.GRGPIO0.N_64\,
flash_rpn_c => FLASH_RPN_C,
N_244 => N_244,
pwrite => \APBI.PWRITE\,
penable => \APBI.PENABLE\,
un1_apbi_0 => \GPT.TIMER0.COMB.UN1_APBI_0\,
N_226 => N_226,
rdata63_2 => \UA1.UART1.UARTOP.RDATA63_2\,
N_63 => \GPIO0.GRGPIO0.N_63\,
tstop => \DSUO.TSTOP\,
irqen_0 => \GPT.TIMER0.R.TIMERS_2.IRQEN\,
irqen => \GPT.TIMER0.R.TIMERS_1.IRQEN\,
N_247 => N_247,
readdata60_1 => \GPT.TIMER0.COMB.READDATA60_1\,
N_62 => \GPIO0.GRGPIO0.N_62\,
ramclk_c => RAMCLK_C);
\GPIO0.GRGPIO0\: grgpio_work_leon3mp_rtl_0layer0 port map (
un1_grgpio0_3 => \GPIO0.UN1_GRGPIO0\(67),
gpio_in(6 downto 0) => GPIO_IN(6 downto 0),
oen_i_4(6 downto 0) => \GPIOO.OEN_I_4\(6 downto 0),
dout(6 downto 0) => \GPIOO.DOUT\(6 downto 0),
pwdata(6 downto 0) => \APBI.PWDATA\(6 downto 0),
pwdata_0(5 downto 4) => \APBI.PWDATA_0\(5 downto 4),
prdata(2 downto 1) => \APBO_11.PRDATA\(2 downto 1),
paddr(6 downto 2) => \APBI.PADDR\(6 downto 2),
paddr_0_0 => \APBI.PADDR_0\(4),
paddr_0_2 => \APBI.PADDR_0\(6),
flash_rpn_c => FLASH_RPN_C,
ramclk_c => RAMCLK_C,
N_41 => \GPIO0.GRGPIO0.N_41\,
rdata63_2 => \UA1.UART1.UARTOP.RDATA63_2\,
N_52 => \GPIO0.GRGPIO0.N_52\,
N_51 => \GPIO0.GRGPIO0.N_51\,
N_49 => \GPIO0.GRGPIO0.N_49\,
N_48 => \GPIO0.GRGPIO0.N_48\,
N_47 => \GPIO0.GRGPIO0.N_47\,
N_46 => \GPIO0.GRGPIO0.N_46\,
N_45 => \GPIO0.GRGPIO0.N_45\,
N_42 => \GPIO0.GRGPIO0.N_42\,
N_40 => \GPIO0.GRGPIO0.N_40\,
N_39 => \GPIO0.GRGPIO0.N_39\,
N_38 => \GPIO0.GRGPIO0.N_38\,
N_25 => \GPIO0.GRGPIO0.N_25\,
N_241 => N_241,
un1_apbi_0 => \GPT.TIMER0.COMB.UN1_APBI_0\,
N_243 => N_243,
N_64 => \GPIO0.GRGPIO0.N_64\,
N_63 => \GPIO0.GRGPIO0.N_63\,
readdata60_1 => \GPT.TIMER0.COMB.READDATA60_1\,
rdata62_1 => \UA1.UART1.UARTOP.RDATA62_1\,
N_237 => N_237,
N_247 => N_247,
N_62 => \GPIO0.GRGPIO0.N_62\);
\OCRAM.AHBRAM0\: ahbram_work_leon3mp_rtl_0layer0 port map (
hrdata(31 downto 0) => \AHBSO_7.HRDATA\(31 downto 0),
hwdata(31 downto 0) => \AHBSI.HWDATA\(31 downto 0),
hsize(0) => \AHBMO_0.HSIZE\(0),
N_5447 => N_5447,
N_5326 => N_5326,
N_5325 => N_5325,
ramclk_c => RAMCLK_C,
hready => \AHBSO_7.HREADY\,
N_5198 => N_5198,
N_5598 => N_5598,
N_5331 => N_5331,
N_5332 => N_5332,
N_5327 => N_5327,
N_5328 => N_5328,
N_5329 => N_5329,
un1_hready_1 => \AHB0.COMB.UN1_HREADY_1\,
un1_hready => \AHB0.COMB.UN1_HREADY\,
N_5580 => N_5580,
N_5579 => N_5579,
N_5334 => N_5334,
N_5333 => N_5333,
N_5330 => N_5330,
N_5601 => N_5601,
un1_hready_0 => \AHB0.COMB.UN1_HREADY_0\,
flash_rpn_c => FLASH_RPN_C);
VCC_I: VCC port map (
Y => NN_1);
GND_I: GND port map (
Y => NN_2);
end beh;

