-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity los is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    obstacles_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_0_ce0 : OUT STD_LOGIC;
    obstacles_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_1_ce0 : OUT STD_LOGIC;
    obstacles_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_2_ce0 : OUT STD_LOGIC;
    obstacles_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_3_ce0 : OUT STD_LOGIC;
    obstacles_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_4_ce0 : OUT STD_LOGIC;
    obstacles_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_5_ce0 : OUT STD_LOGIC;
    obstacles_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_6_ce0 : OUT STD_LOGIC;
    obstacles_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    obstacles_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_7_ce0 : OUT STD_LOGIC;
    obstacles_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    results_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_0_ce0 : OUT STD_LOGIC;
    results_0_we0 : OUT STD_LOGIC;
    results_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_1_ce0 : OUT STD_LOGIC;
    results_1_we0 : OUT STD_LOGIC;
    results_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_2_ce0 : OUT STD_LOGIC;
    results_2_we0 : OUT STD_LOGIC;
    results_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_3_ce0 : OUT STD_LOGIC;
    results_3_we0 : OUT STD_LOGIC;
    results_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_4_ce0 : OUT STD_LOGIC;
    results_4_we0 : OUT STD_LOGIC;
    results_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_5_ce0 : OUT STD_LOGIC;
    results_5_we0 : OUT STD_LOGIC;
    results_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_6_ce0 : OUT STD_LOGIC;
    results_6_we0 : OUT STD_LOGIC;
    results_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    results_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_7_ce0 : OUT STD_LOGIC;
    results_7_we0 : OUT STD_LOGIC;
    results_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of los is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "los_los,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.546000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3265,HLS_SYN_LUT=7455,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln24_fu_504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln24_reg_2096 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln24_fu_522_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln24_reg_2101 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln24_1_fu_536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_1_reg_2107 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln24_fu_548_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln24_reg_2112 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln24_fu_554_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln24_reg_2119 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln30_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_reg_2125 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln35_fu_580_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln35_reg_2130 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_1_fu_594_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_1_reg_2135 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln24_1_fu_620_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln24_1_reg_2162 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln29_fu_626_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln29_reg_2167 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_fu_634_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_reg_2172 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln70_fu_697_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln70_reg_2183 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln70_fu_715_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln70_reg_2188 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln70_1_fu_729_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_2194 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln70_fu_741_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_reg_2199 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln70_fu_747_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln70_reg_2206 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln76_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2212 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_fu_773_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln81_reg_2217 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_3_fu_787_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_3_reg_2222 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln70_1_fu_813_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_1_reg_2249 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln75_fu_819_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln75_reg_2254 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_37_fu_827_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_37_reg_2259 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln117_fu_890_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln117_reg_2270 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal select_ln117_fu_908_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln117_reg_2275 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln117_1_fu_922_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln117_1_reg_2281 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln117_fu_934_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln117_reg_2286 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln117_fu_940_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln117_reg_2293 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln123_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_2299 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln128_fu_966_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln128_reg_2304 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_5_fu_980_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_5_reg_2309 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln117_1_fu_1006_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln117_1_reg_2336 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal select_ln122_fu_1012_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln122_reg_2341 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_38_fu_1020_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_38_reg_2346 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln164_fu_1083_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln164_reg_2357 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal select_ln164_fu_1101_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln164_reg_2362 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln164_1_fu_1115_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln164_1_reg_2368 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln164_fu_1127_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln164_reg_2373 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln164_fu_1133_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln164_reg_2380 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln170_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_2386 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln175_fu_1159_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln175_reg_2391 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_7_fu_1173_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_7_reg_2396 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln164_1_fu_1199_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln164_1_reg_2423 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal select_ln169_fu_1205_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln169_reg_2428 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_39_fu_1213_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_39_reg_2433 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln211_fu_1276_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln211_reg_2444 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal select_ln211_fu_1294_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln211_reg_2449 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln211_1_fu_1308_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln211_1_reg_2455 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln211_fu_1320_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln211_reg_2460 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln211_fu_1326_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln211_reg_2467 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln217_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln217_reg_2473 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln222_fu_1352_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln222_reg_2478 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_9_fu_1366_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_9_reg_2483 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln211_1_fu_1392_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln211_1_reg_2510 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal select_ln216_fu_1398_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln216_reg_2515 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_40_fu_1406_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_40_reg_2520 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln258_fu_1469_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln258_reg_2531 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal select_ln258_fu_1487_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln258_reg_2536 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln258_1_fu_1501_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln258_1_reg_2542 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln258_fu_1513_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln258_reg_2547 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln258_fu_1519_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln258_reg_2554 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln264_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln264_reg_2560 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln269_fu_1545_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln269_reg_2565 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_11_fu_1559_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_11_reg_2570 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln258_1_fu_1585_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln258_1_reg_2597 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln263_fu_1591_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln263_reg_2602 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_41_fu_1599_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_41_reg_2607 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln305_fu_1662_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln305_reg_2618 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal select_ln305_fu_1680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln305_reg_2623 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln305_1_fu_1694_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln305_1_reg_2629 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln305_fu_1706_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln305_reg_2634 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln305_fu_1712_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln305_reg_2641 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln311_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_reg_2647 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln316_fu_1738_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln316_reg_2652 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_13_fu_1752_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_13_reg_2657 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln305_1_fu_1778_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln305_1_reg_2684 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal select_ln311_fu_1784_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln311_reg_2689 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_42_fu_1792_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_42_reg_2694 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln352_fu_1855_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln352_reg_2705 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal select_ln352_fu_1873_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln352_reg_2710 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln352_1_fu_1887_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln352_1_reg_2716 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln352_fu_1899_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln352_reg_2721 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln352_fu_1905_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln352_reg_2728 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln358_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln363_fu_1931_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_reg_2739 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_15_fu_1945_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_15_reg_2744 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln352_1_fu_1956_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln352_1_reg_2750 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal select_ln358_fu_1962_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln358_reg_2755 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_43_fu_1970_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_43_reg_2760 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal zext_ln65_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln64_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln112_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln111_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln159_fu_1051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln158_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln206_fu_1244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln205_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln253_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln252_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln300_fu_1630_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal icmp_ln299_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln347_fu_1823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln346_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln394_fu_2001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln393_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_pixel_fu_128 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_2_fu_670_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln24_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_fu_132 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_136 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_1_fu_172 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_4_fu_863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln70_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_1_fu_176 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten9_fu_180 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_3_fu_184 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_6_fu_1056_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln117_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_2_fu_188 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten19_fu_192 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_5_fu_196 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_8_fu_1249_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln164_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_3_fu_200 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten29_fu_204 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_7_fu_208 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_10_fu_1442_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln211_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_4_fu_212 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten39_fu_216 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_9_fu_220 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_12_fu_1635_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln258_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_5_fu_224 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten49_fu_228 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_11_fu_232 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_14_fu_1828_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln305_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_6_fu_236 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten59_fu_240 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_13_fu_244 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_15_fu_2006_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln352_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_7_fu_248 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten69_fu_252 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal icmp_ln25_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_1_fu_530_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln24_fu_544_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_558_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln30_fu_584_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_fu_574_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln30_fu_590_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln24_1_fu_617_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln25_fu_647_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid2_fu_640_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln65_fu_659_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln71_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln70_1_fu_723_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln70_fu_737_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_751_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln76_fu_777_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_2_fu_767_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln76_fu_783_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln70_1_fu_810_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln71_fu_840_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid_fu_833_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln112_fu_852_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln118_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln117_1_fu_916_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln117_fu_930_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_944_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln123_fu_970_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_4_fu_960_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln123_fu_976_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln117_1_fu_1003_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln118_fu_1033_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid1_fu_1026_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln159_fu_1045_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln165_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln164_1_fu_1109_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln164_fu_1123_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_1137_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln170_fu_1163_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_6_fu_1153_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln170_fu_1169_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln164_1_fu_1196_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln165_fu_1226_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid3_fu_1219_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln206_fu_1238_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln212_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln211_1_fu_1302_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln211_fu_1316_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1330_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln217_fu_1356_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_8_fu_1346_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln217_fu_1362_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln211_1_fu_1389_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln212_fu_1419_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid4_fu_1412_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln253_fu_1431_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln259_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln258_1_fu_1495_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln258_fu_1509_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_1523_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln264_fu_1549_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_10_fu_1539_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln264_fu_1555_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln258_1_fu_1582_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln259_fu_1612_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid5_fu_1605_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln300_fu_1624_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln306_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln305_1_fu_1688_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln305_fu_1702_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_1716_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln311_fu_1742_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_12_fu_1732_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln311_fu_1748_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln305_1_fu_1775_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln306_fu_1805_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid6_fu_1798_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln347_fu_1817_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln353_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln352_1_fu_1881_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln352_fu_1895_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_1909_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln358_fu_1935_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dx_14_fu_1925_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln358_fu_1941_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln352_1_fu_1953_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln353_fu_1983_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid7_fu_1976_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln394_fu_1995_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component los_los_Pipeline_VITIS_LOOP_48_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln46 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln24_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln35 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln24_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln29 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln30_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_0_ce0 : OUT STD_LOGIC;
        obstacles_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_94_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln92 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln70_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln81 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln70 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln70_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln75 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln76_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_1_ce0 : OUT STD_LOGIC;
        obstacles_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_1_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_141_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln139 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln117_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln128 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln117 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln117_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln122 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln123_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_2_ce0 : OUT STD_LOGIC;
        obstacles_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_2_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_188_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln186 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln164_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln175 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln164 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln164_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln169 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln170_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_3_ce0 : OUT STD_LOGIC;
        obstacles_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_3_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_3_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_235_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln233 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln211_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln222 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln211 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln211_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln216 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln217_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_4_ce0 : OUT STD_LOGIC;
        obstacles_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_4_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_4_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_282_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln258_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln269 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln280 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln258 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln258_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln263 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln264_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_5_ce0 : OUT STD_LOGIC;
        obstacles_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_5_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_5_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_329_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln316 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln305_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln327 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln305 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln305_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln311 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln310 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_6_ce0 : OUT STD_LOGIC;
        obstacles_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_6_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_6_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component los_los_Pipeline_VITIS_LOOP_376_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln363 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln352_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln374 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln352 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln352_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln358 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln357 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_7_ce0 : OUT STD_LOGIC;
        obstacles_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sight_7_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_7_1_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368 : component los_los_Pipeline_VITIS_LOOP_48_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready,
        sext_ln46 => err_reg_2172,
        zext_ln24_3 => trunc_ln24_reg_2119,
        zext_ln35 => trunc_ln35_reg_2130,
        sext_ln24 => sub_ln24_1_reg_2162,
        zext_ln24_1 => sub_ln24_reg_2112,
        select_ln29 => select_ln29_reg_2167,
        sext_ln30_1 => dx_1_reg_2135,
        obstacles_0_address0 => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0,
        obstacles_0_ce0 => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0,
        obstacles_0_q0 => obstacles_0_q0,
        sight_0_1_out => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out,
        sight_0_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382 : component los_los_Pipeline_VITIS_LOOP_94_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready,
        sext_ln92 => err_37_reg_2259,
        zext_ln70_3 => trunc_ln70_reg_2206,
        zext_ln81 => trunc_ln81_reg_2217,
        sext_ln70 => sub_ln70_1_reg_2249,
        zext_ln70_1 => sub_ln70_reg_2199,
        select_ln75 => select_ln75_reg_2254,
        sext_ln76_1 => dx_3_reg_2222,
        obstacles_1_address0 => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0,
        obstacles_1_ce0 => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0,
        obstacles_1_q0 => obstacles_1_q0,
        sight_1_1_out => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out,
        sight_1_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396 : component los_los_Pipeline_VITIS_LOOP_141_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready,
        sext_ln139 => err_38_reg_2346,
        zext_ln117_3 => trunc_ln117_reg_2293,
        zext_ln128 => trunc_ln128_reg_2304,
        sext_ln117 => sub_ln117_1_reg_2336,
        zext_ln117_1 => sub_ln117_reg_2286,
        select_ln122 => select_ln122_reg_2341,
        sext_ln123_1 => dx_5_reg_2309,
        obstacles_2_address0 => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0,
        obstacles_2_ce0 => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0,
        obstacles_2_q0 => obstacles_2_q0,
        sight_2_1_out => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out,
        sight_2_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410 : component los_los_Pipeline_VITIS_LOOP_188_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready,
        sext_ln186 => err_39_reg_2433,
        zext_ln164_3 => trunc_ln164_reg_2380,
        zext_ln175 => trunc_ln175_reg_2391,
        sext_ln164 => sub_ln164_1_reg_2423,
        zext_ln164_1 => sub_ln164_reg_2373,
        select_ln169 => select_ln169_reg_2428,
        sext_ln170_1 => dx_7_reg_2396,
        obstacles_3_address0 => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0,
        obstacles_3_ce0 => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0,
        obstacles_3_q0 => obstacles_3_q0,
        sight_3_1_out => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out,
        sight_3_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424 : component los_los_Pipeline_VITIS_LOOP_235_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready,
        sext_ln233 => err_40_reg_2520,
        zext_ln211_3 => trunc_ln211_reg_2467,
        zext_ln222 => trunc_ln222_reg_2478,
        sext_ln211 => sub_ln211_1_reg_2510,
        zext_ln211_1 => sub_ln211_reg_2460,
        select_ln216 => select_ln216_reg_2515,
        sext_ln217_1 => dx_9_reg_2483,
        obstacles_4_address0 => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0,
        obstacles_4_ce0 => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0,
        obstacles_4_q0 => obstacles_4_q0,
        sight_4_1_out => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out,
        sight_4_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438 : component los_los_Pipeline_VITIS_LOOP_282_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready,
        zext_ln258_3 => trunc_ln258_reg_2554,
        zext_ln269 => trunc_ln269_reg_2565,
        sext_ln280 => err_41_reg_2607,
        sext_ln258 => sub_ln258_1_reg_2597,
        zext_ln258_1 => sub_ln258_reg_2547,
        select_ln263 => select_ln263_reg_2602,
        sext_ln264_1 => dx_11_reg_2570,
        obstacles_5_address0 => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0,
        obstacles_5_ce0 => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0,
        obstacles_5_q0 => obstacles_5_q0,
        sight_5_1_out => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out,
        sight_5_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452 : component los_los_Pipeline_VITIS_LOOP_329_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready,
        zext_ln316 => trunc_ln316_reg_2652,
        zext_ln305_3 => trunc_ln305_reg_2641,
        sext_ln327 => err_42_reg_2694,
        sext_ln305 => sub_ln305_1_reg_2684,
        zext_ln305_1 => sub_ln305_reg_2634,
        select_ln311 => select_ln311_reg_2689,
        sext_ln310 => dx_13_reg_2657,
        obstacles_6_address0 => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0,
        obstacles_6_ce0 => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0,
        obstacles_6_q0 => obstacles_6_q0,
        sight_6_1_out => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out,
        sight_6_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466 : component los_los_Pipeline_VITIS_LOOP_376_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready,
        zext_ln363 => trunc_ln363_reg_2739,
        zext_ln352_3 => trunc_ln352_reg_2728,
        sext_ln374 => err_43_reg_2760,
        sext_ln352 => sub_ln352_1_reg_2750,
        zext_ln352_1 => sub_ln352_reg_2721,
        select_ln358 => select_ln358_reg_2755,
        sext_ln357 => dx_15_reg_2744,
        obstacles_7_address0 => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0,
        obstacles_7_ce0 => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0,
        obstacles_7_q0 => obstacles_7_q0,
        sight_7_1_out => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out,
        sight_7_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten19_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln70_fu_691_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten19_fu_192 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar_flatten19_fu_192 <= add_ln117_reg_2270;
            end if; 
        end if;
    end process;

    indvar_flatten29_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln117_fu_884_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                indvar_flatten29_fu_204 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten29_fu_204 <= add_ln164_reg_2357;
            end if; 
        end if;
    end process;

    indvar_flatten39_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                indvar_flatten39_fu_216 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                indvar_flatten39_fu_216 <= add_ln211_reg_2444;
            end if; 
        end if;
    end process;

    indvar_flatten49_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln211_fu_1270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                indvar_flatten49_fu_228 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                indvar_flatten49_fu_228 <= add_ln258_reg_2531;
            end if; 
        end if;
    end process;

    indvar_flatten59_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln258_fu_1463_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                indvar_flatten59_fu_240 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                indvar_flatten59_fu_240 <= add_ln305_reg_2618;
            end if; 
        end if;
    end process;

    indvar_flatten69_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln305_fu_1656_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                indvar_flatten69_fu_252 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                indvar_flatten69_fu_252 <= add_ln352_reg_2705;
            end if; 
        end if;
    end process;

    indvar_flatten9_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_498_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten9_fu_180 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten9_fu_180 <= add_ln70_reg_2183;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_136 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten_fu_136 <= add_ln24_reg_2096;
            end if; 
        end if;
    end process;

    x_pixel_11_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln258_fu_1463_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                x_pixel_11_fu_232 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                x_pixel_11_fu_232 <= x_pixel_14_fu_1828_p2;
            end if; 
        end if;
    end process;

    x_pixel_13_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln305_fu_1656_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                x_pixel_13_fu_244 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                x_pixel_13_fu_244 <= x_pixel_15_fu_2006_p2;
            end if; 
        end if;
    end process;

    x_pixel_1_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_498_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                x_pixel_1_fu_172 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                x_pixel_1_fu_172 <= x_pixel_4_fu_863_p2;
            end if; 
        end if;
    end process;

    x_pixel_3_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln70_fu_691_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                x_pixel_3_fu_184 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                x_pixel_3_fu_184 <= x_pixel_6_fu_1056_p2;
            end if; 
        end if;
    end process;

    x_pixel_5_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln117_fu_884_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                x_pixel_5_fu_196 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                x_pixel_5_fu_196 <= x_pixel_8_fu_1249_p2;
            end if; 
        end if;
    end process;

    x_pixel_7_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                x_pixel_7_fu_208 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                x_pixel_7_fu_208 <= x_pixel_10_fu_1442_p2;
            end if; 
        end if;
    end process;

    x_pixel_9_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln211_fu_1270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                x_pixel_9_fu_220 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                x_pixel_9_fu_220 <= x_pixel_12_fu_1635_p2;
            end if; 
        end if;
    end process;

    x_pixel_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_pixel_fu_128 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                x_pixel_fu_128 <= x_pixel_2_fu_670_p2;
            end if; 
        end if;
    end process;

    y_pixel_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_498_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_pixel_1_fu_176 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                y_pixel_1_fu_176 <= select_ln70_1_reg_2194;
            end if; 
        end if;
    end process;

    y_pixel_2_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln70_fu_691_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                y_pixel_2_fu_188 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                y_pixel_2_fu_188 <= select_ln117_1_reg_2281;
            end if; 
        end if;
    end process;

    y_pixel_3_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln117_fu_884_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                y_pixel_3_fu_200 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                y_pixel_3_fu_200 <= select_ln164_1_reg_2368;
            end if; 
        end if;
    end process;

    y_pixel_4_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                y_pixel_4_fu_212 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                y_pixel_4_fu_212 <= select_ln211_1_reg_2455;
            end if; 
        end if;
    end process;

    y_pixel_5_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln211_fu_1270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                y_pixel_5_fu_224 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                y_pixel_5_fu_224 <= select_ln258_1_reg_2542;
            end if; 
        end if;
    end process;

    y_pixel_6_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln258_fu_1463_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                y_pixel_6_fu_236 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                y_pixel_6_fu_236 <= select_ln305_1_reg_2629;
            end if; 
        end if;
    end process;

    y_pixel_7_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln305_fu_1656_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                y_pixel_7_fu_248 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                y_pixel_7_fu_248 <= select_ln352_1_reg_2716;
            end if; 
        end if;
    end process;

    y_pixel_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_pixel_fu_132 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                y_pixel_fu_132 <= select_ln24_1_reg_2107;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln117_reg_2270 <= add_ln117_fu_890_p2;
                dx_5_reg_2309 <= dx_5_fu_980_p3;
                icmp_ln123_reg_2299 <= icmp_ln123_fu_954_p2;
                select_ln117_1_reg_2281 <= select_ln117_1_fu_922_p3;
                select_ln117_reg_2275 <= select_ln117_fu_908_p3;
                sub_ln117_reg_2286 <= sub_ln117_fu_934_p2;
                trunc_ln117_reg_2293 <= trunc_ln117_fu_940_p1;
                trunc_ln128_reg_2304 <= trunc_ln128_fu_966_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln164_reg_2357 <= add_ln164_fu_1083_p2;
                dx_7_reg_2396 <= dx_7_fu_1173_p3;
                icmp_ln170_reg_2386 <= icmp_ln170_fu_1147_p2;
                select_ln164_1_reg_2368 <= select_ln164_1_fu_1115_p3;
                select_ln164_reg_2362 <= select_ln164_fu_1101_p3;
                sub_ln164_reg_2373 <= sub_ln164_fu_1127_p2;
                trunc_ln164_reg_2380 <= trunc_ln164_fu_1133_p1;
                trunc_ln175_reg_2391 <= trunc_ln175_fu_1159_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln211_reg_2444 <= add_ln211_fu_1276_p2;
                dx_9_reg_2483 <= dx_9_fu_1366_p3;
                icmp_ln217_reg_2473 <= icmp_ln217_fu_1340_p2;
                select_ln211_1_reg_2455 <= select_ln211_1_fu_1308_p3;
                select_ln211_reg_2449 <= select_ln211_fu_1294_p3;
                sub_ln211_reg_2460 <= sub_ln211_fu_1320_p2;
                trunc_ln211_reg_2467 <= trunc_ln211_fu_1326_p1;
                trunc_ln222_reg_2478 <= trunc_ln222_fu_1352_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln24_reg_2096 <= add_ln24_fu_504_p2;
                dx_1_reg_2135 <= dx_1_fu_594_p3;
                icmp_ln30_reg_2125 <= icmp_ln30_fu_568_p2;
                select_ln24_1_reg_2107 <= select_ln24_1_fu_536_p3;
                select_ln24_reg_2101 <= select_ln24_fu_522_p3;
                sub_ln24_reg_2112 <= sub_ln24_fu_548_p2;
                trunc_ln24_reg_2119 <= trunc_ln24_fu_554_p1;
                trunc_ln35_reg_2130 <= trunc_ln35_fu_580_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                add_ln258_reg_2531 <= add_ln258_fu_1469_p2;
                dx_11_reg_2570 <= dx_11_fu_1559_p3;
                icmp_ln264_reg_2560 <= icmp_ln264_fu_1533_p2;
                select_ln258_1_reg_2542 <= select_ln258_1_fu_1501_p3;
                select_ln258_reg_2536 <= select_ln258_fu_1487_p3;
                sub_ln258_reg_2547 <= sub_ln258_fu_1513_p2;
                trunc_ln258_reg_2554 <= trunc_ln258_fu_1519_p1;
                trunc_ln269_reg_2565 <= trunc_ln269_fu_1545_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln305_reg_2618 <= add_ln305_fu_1662_p2;
                dx_13_reg_2657 <= dx_13_fu_1752_p3;
                icmp_ln311_reg_2647 <= icmp_ln311_fu_1726_p2;
                select_ln305_1_reg_2629 <= select_ln305_1_fu_1694_p3;
                select_ln305_reg_2623 <= select_ln305_fu_1680_p3;
                sub_ln305_reg_2634 <= sub_ln305_fu_1706_p2;
                trunc_ln305_reg_2641 <= trunc_ln305_fu_1712_p1;
                trunc_ln316_reg_2652 <= trunc_ln316_fu_1738_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln352_reg_2705 <= add_ln352_fu_1855_p2;
                dx_15_reg_2744 <= dx_15_fu_1945_p3;
                icmp_ln358_reg_2734 <= icmp_ln358_fu_1919_p2;
                select_ln352_1_reg_2716 <= select_ln352_1_fu_1887_p3;
                select_ln352_reg_2710 <= select_ln352_fu_1873_p3;
                sub_ln352_reg_2721 <= sub_ln352_fu_1899_p2;
                trunc_ln352_reg_2728 <= trunc_ln352_fu_1905_p1;
                trunc_ln363_reg_2739 <= trunc_ln363_fu_1931_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln70_reg_2183 <= add_ln70_fu_697_p2;
                dx_3_reg_2222 <= dx_3_fu_787_p3;
                icmp_ln76_reg_2212 <= icmp_ln76_fu_761_p2;
                select_ln70_1_reg_2194 <= select_ln70_1_fu_729_p3;
                select_ln70_reg_2188 <= select_ln70_fu_715_p3;
                sub_ln70_reg_2199 <= sub_ln70_fu_741_p2;
                trunc_ln70_reg_2206 <= trunc_ln70_fu_747_p1;
                trunc_ln81_reg_2217 <= trunc_ln81_fu_773_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                err_37_reg_2259 <= err_37_fu_827_p2;
                    select_ln75_reg_2254(1) <= select_ln75_fu_819_p3(1);
                sub_ln70_1_reg_2249 <= sub_ln70_1_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                err_38_reg_2346 <= err_38_fu_1020_p2;
                    select_ln122_reg_2341(1) <= select_ln122_fu_1012_p3(1);
                sub_ln117_1_reg_2336 <= sub_ln117_1_fu_1006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                err_39_reg_2433 <= err_39_fu_1213_p2;
                    select_ln169_reg_2428(1) <= select_ln169_fu_1205_p3(1);
                sub_ln164_1_reg_2423 <= sub_ln164_1_fu_1199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                err_40_reg_2520 <= err_40_fu_1406_p2;
                    select_ln216_reg_2515(1) <= select_ln216_fu_1398_p3(1);
                sub_ln211_1_reg_2510 <= sub_ln211_1_fu_1392_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                err_41_reg_2607 <= err_41_fu_1599_p2;
                    select_ln263_reg_2602(1) <= select_ln263_fu_1591_p3(1);
                sub_ln258_1_reg_2597 <= sub_ln258_1_fu_1585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                err_42_reg_2694 <= err_42_fu_1792_p2;
                    select_ln311_reg_2689(1) <= select_ln311_fu_1784_p3(1);
                sub_ln305_1_reg_2684 <= sub_ln305_1_fu_1778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                err_43_reg_2760 <= err_43_fu_1970_p2;
                    select_ln358_reg_2755(1) <= select_ln358_fu_1962_p3(1);
                sub_ln352_1_reg_2750 <= sub_ln352_1_fu_1956_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                err_reg_2172 <= err_fu_634_p2;
                    select_ln29_reg_2167(1) <= select_ln29_fu_626_p3(1);
                sub_ln24_1_reg_2162 <= sub_ln24_1_fu_620_p2;
            end if;
        end if;
    end process;
    select_ln29_reg_2167(0) <= '1';
    select_ln75_reg_2254(0) <= '1';
    select_ln122_reg_2341(0) <= '1';
    select_ln169_reg_2428(0) <= '1';
    select_ln216_reg_2515(0) <= '1';
    select_ln263_reg_2602(0) <= '1';
    select_ln311_reg_2689(0) <= '1';
    select_ln358_reg_2755(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done, grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done, grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done, grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done, grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done, grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done, grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done, grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, icmp_ln24_fu_498_p2, icmp_ln70_fu_691_p2, icmp_ln117_fu_884_p2, icmp_ln164_fu_1077_p2, icmp_ln211_fu_1270_p2, icmp_ln258_fu_1463_p2, icmp_ln305_fu_1656_p2, icmp_ln352_fu_1849_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln24_fu_498_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln70_fu_691_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln117_fu_884_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln164_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln211_fu_1270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln258_fu_1463_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state26 => 
                if (((icmp_ln305_fu_1656_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state30 => 
                if (((icmp_ln352_fu_1849_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln112_fu_852_p2 <= std_logic_vector(unsigned(zext_ln71_fu_840_p1) + unsigned(p_mid_fu_833_p3));
    add_ln117_1_fu_916_p2 <= std_logic_vector(unsigned(y_pixel_2_fu_188) + unsigned(ap_const_lv5_1));
    add_ln117_fu_890_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_192) + unsigned(ap_const_lv11_1));
    add_ln159_fu_1045_p2 <= std_logic_vector(unsigned(zext_ln118_fu_1033_p1) + unsigned(p_mid1_fu_1026_p3));
    add_ln164_1_fu_1109_p2 <= std_logic_vector(unsigned(y_pixel_3_fu_200) + unsigned(ap_const_lv5_1));
    add_ln164_fu_1083_p2 <= std_logic_vector(unsigned(indvar_flatten29_fu_204) + unsigned(ap_const_lv11_1));
    add_ln206_fu_1238_p2 <= std_logic_vector(unsigned(zext_ln165_fu_1226_p1) + unsigned(p_mid3_fu_1219_p3));
    add_ln211_1_fu_1302_p2 <= std_logic_vector(unsigned(y_pixel_4_fu_212) + unsigned(ap_const_lv5_1));
    add_ln211_fu_1276_p2 <= std_logic_vector(unsigned(indvar_flatten39_fu_216) + unsigned(ap_const_lv11_1));
    add_ln24_1_fu_530_p2 <= std_logic_vector(unsigned(y_pixel_fu_132) + unsigned(ap_const_lv5_1));
    add_ln24_fu_504_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_136) + unsigned(ap_const_lv11_1));
    add_ln253_fu_1431_p2 <= std_logic_vector(unsigned(zext_ln212_fu_1419_p1) + unsigned(p_mid4_fu_1412_p3));
    add_ln258_1_fu_1495_p2 <= std_logic_vector(unsigned(y_pixel_5_fu_224) + unsigned(ap_const_lv5_1));
    add_ln258_fu_1469_p2 <= std_logic_vector(unsigned(indvar_flatten49_fu_228) + unsigned(ap_const_lv11_1));
    add_ln300_fu_1624_p2 <= std_logic_vector(unsigned(zext_ln259_fu_1612_p1) + unsigned(p_mid5_fu_1605_p3));
    add_ln305_1_fu_1688_p2 <= std_logic_vector(unsigned(y_pixel_6_fu_236) + unsigned(ap_const_lv5_1));
    add_ln305_fu_1662_p2 <= std_logic_vector(unsigned(indvar_flatten59_fu_240) + unsigned(ap_const_lv11_1));
    add_ln347_fu_1817_p2 <= std_logic_vector(unsigned(zext_ln306_fu_1805_p1) + unsigned(p_mid6_fu_1798_p3));
    add_ln352_1_fu_1881_p2 <= std_logic_vector(unsigned(y_pixel_7_fu_248) + unsigned(ap_const_lv5_1));
    add_ln352_fu_1855_p2 <= std_logic_vector(unsigned(indvar_flatten69_fu_252) + unsigned(ap_const_lv11_1));
    add_ln394_fu_1995_p2 <= std_logic_vector(unsigned(zext_ln353_fu_1983_p1) + unsigned(p_mid7_fu_1976_p3));
    add_ln65_fu_659_p2 <= std_logic_vector(unsigned(zext_ln25_fu_647_p1) + unsigned(p_mid2_fu_640_p3));
    add_ln70_1_fu_723_p2 <= std_logic_vector(unsigned(y_pixel_1_fu_176) + unsigned(ap_const_lv5_1));
    add_ln70_fu_697_p2 <= std_logic_vector(unsigned(indvar_flatten9_fu_180) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state30, icmp_ln352_fu_1849_p2)
    begin
        if (((icmp_ln352_fu_1849_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state30, icmp_ln352_fu_1849_p2)
    begin
        if (((icmp_ln352_fu_1849_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dx_10_fu_1539_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln258_fu_1487_p3));
    dx_11_fu_1559_p3 <= 
        dx_10_fu_1539_p2 when (icmp_ln264_fu_1533_p2(0) = '1') else 
        sext_ln264_fu_1555_p1;
    dx_12_fu_1732_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln305_fu_1680_p3));
    dx_13_fu_1752_p3 <= 
        dx_12_fu_1732_p2 when (icmp_ln311_fu_1726_p2(0) = '1') else 
        sext_ln311_fu_1748_p1;
    dx_14_fu_1925_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln352_fu_1873_p3));
    dx_15_fu_1945_p3 <= 
        dx_14_fu_1925_p2 when (icmp_ln358_fu_1919_p2(0) = '1') else 
        sext_ln358_fu_1941_p1;
    dx_1_fu_594_p3 <= 
        dx_fu_574_p2 when (icmp_ln30_fu_568_p2(0) = '1') else 
        sext_ln30_fu_590_p1;
    dx_2_fu_767_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln70_fu_715_p3));
    dx_3_fu_787_p3 <= 
        dx_2_fu_767_p2 when (icmp_ln76_fu_761_p2(0) = '1') else 
        sext_ln76_fu_783_p1;
    dx_4_fu_960_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln117_fu_908_p3));
    dx_5_fu_980_p3 <= 
        dx_4_fu_960_p2 when (icmp_ln123_fu_954_p2(0) = '1') else 
        sext_ln123_fu_976_p1;
    dx_6_fu_1153_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln164_fu_1101_p3));
    dx_7_fu_1173_p3 <= 
        dx_6_fu_1153_p2 when (icmp_ln170_fu_1147_p2(0) = '1') else 
        sext_ln170_fu_1169_p1;
    dx_8_fu_1346_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln211_fu_1294_p3));
    dx_9_fu_1366_p3 <= 
        dx_8_fu_1346_p2 when (icmp_ln217_fu_1340_p2(0) = '1') else 
        sext_ln217_fu_1362_p1;
    dx_fu_574_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln24_fu_522_p3));
    err_37_fu_827_p2 <= std_logic_vector(unsigned(dx_3_reg_2222) - unsigned(zext_ln70_1_fu_810_p1));
    err_38_fu_1020_p2 <= std_logic_vector(unsigned(dx_5_reg_2309) - unsigned(zext_ln117_1_fu_1003_p1));
    err_39_fu_1213_p2 <= std_logic_vector(unsigned(dx_7_reg_2396) - unsigned(zext_ln164_1_fu_1196_p1));
    err_40_fu_1406_p2 <= std_logic_vector(unsigned(dx_9_reg_2483) - unsigned(zext_ln211_1_fu_1389_p1));
    err_41_fu_1599_p2 <= std_logic_vector(unsigned(dx_11_reg_2570) - unsigned(zext_ln258_1_fu_1582_p1));
    err_42_fu_1792_p2 <= std_logic_vector(unsigned(dx_13_reg_2657) - unsigned(zext_ln305_1_fu_1775_p1));
    err_43_fu_1970_p2 <= std_logic_vector(unsigned(dx_15_reg_2744) - unsigned(zext_ln352_1_fu_1953_p1));
    err_fu_634_p2 <= std_logic_vector(unsigned(dx_1_reg_2135) - unsigned(zext_ln24_1_fu_617_p1));
    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start <= grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start <= grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start <= grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start <= grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start <= grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start <= grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start <= grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start <= grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg;
    icmp_ln111_fu_846_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out = ap_const_lv32_1) else "0";
    icmp_ln117_fu_884_p2 <= "1" when (indvar_flatten19_fu_192 = ap_const_lv11_400) else "0";
    icmp_ln118_fu_902_p2 <= "1" when (x_pixel_3_fu_184 = ap_const_lv7_40) else "0";
    icmp_ln123_fu_954_p2 <= "1" when (tmp_2_fu_944_p4 = ap_const_lv2_0) else "0";
    icmp_ln158_fu_1039_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out = ap_const_lv32_1) else "0";
    icmp_ln164_fu_1077_p2 <= "1" when (indvar_flatten29_fu_204 = ap_const_lv11_400) else "0";
    icmp_ln165_fu_1095_p2 <= "1" when (x_pixel_5_fu_196 = ap_const_lv7_40) else "0";
    icmp_ln170_fu_1147_p2 <= "1" when (tmp_3_fu_1137_p4 = ap_const_lv2_0) else "0";
    icmp_ln205_fu_1232_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out = ap_const_lv32_1) else "0";
    icmp_ln211_fu_1270_p2 <= "1" when (indvar_flatten39_fu_216 = ap_const_lv11_400) else "0";
    icmp_ln212_fu_1288_p2 <= "1" when (x_pixel_7_fu_208 = ap_const_lv7_40) else "0";
    icmp_ln217_fu_1340_p2 <= "1" when (tmp_4_fu_1330_p4 = ap_const_lv2_0) else "0";
    icmp_ln24_fu_498_p2 <= "1" when (indvar_flatten_fu_136 = ap_const_lv11_400) else "0";
    icmp_ln252_fu_1425_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out = ap_const_lv32_1) else "0";
    icmp_ln258_fu_1463_p2 <= "1" when (indvar_flatten49_fu_228 = ap_const_lv11_400) else "0";
    icmp_ln259_fu_1481_p2 <= "1" when (x_pixel_9_fu_220 = ap_const_lv7_40) else "0";
    icmp_ln25_fu_516_p2 <= "1" when (x_pixel_fu_128 = ap_const_lv7_40) else "0";
    icmp_ln264_fu_1533_p2 <= "1" when (tmp_5_fu_1523_p4 = ap_const_lv2_0) else "0";
    icmp_ln299_fu_1618_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out = ap_const_lv32_1) else "0";
    icmp_ln305_fu_1656_p2 <= "1" when (indvar_flatten59_fu_240 = ap_const_lv11_400) else "0";
    icmp_ln306_fu_1674_p2 <= "1" when (x_pixel_11_fu_232 = ap_const_lv7_40) else "0";
    icmp_ln30_fu_568_p2 <= "1" when (tmp_fu_558_p4 = ap_const_lv2_0) else "0";
    icmp_ln311_fu_1726_p2 <= "1" when (tmp_6_fu_1716_p4 = ap_const_lv2_0) else "0";
    icmp_ln346_fu_1811_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out = ap_const_lv32_1) else "0";
    icmp_ln352_fu_1849_p2 <= "1" when (indvar_flatten69_fu_252 = ap_const_lv11_400) else "0";
    icmp_ln353_fu_1867_p2 <= "1" when (x_pixel_13_fu_244 = ap_const_lv7_40) else "0";
    icmp_ln358_fu_1919_p2 <= "1" when (tmp_7_fu_1909_p4 = ap_const_lv2_0) else "0";
    icmp_ln393_fu_1989_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out = ap_const_lv32_1) else "0";
    icmp_ln64_fu_653_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out = ap_const_lv32_1) else "0";
    icmp_ln70_fu_691_p2 <= "1" when (indvar_flatten9_fu_180 = ap_const_lv11_400) else "0";
    icmp_ln71_fu_709_p2 <= "1" when (x_pixel_1_fu_172 = ap_const_lv7_40) else "0";
    icmp_ln76_fu_761_p2 <= "1" when (tmp_1_fu_751_p4 = ap_const_lv2_0) else "0";
    obstacles_0_address0 <= grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0;
    obstacles_0_ce0 <= grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0;
    obstacles_1_address0 <= grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0;
    obstacles_1_ce0 <= grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0;
    obstacles_2_address0 <= grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0;
    obstacles_2_ce0 <= grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0;
    obstacles_3_address0 <= grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0;
    obstacles_3_ce0 <= grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0;
    obstacles_4_address0 <= grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0;
    obstacles_4_ce0 <= grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0;
    obstacles_5_address0 <= grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0;
    obstacles_5_ce0 <= grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0;
    obstacles_6_address0 <= grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0;
    obstacles_6_ce0 <= grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0;
    obstacles_7_address0 <= grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0;
    obstacles_7_ce0 <= grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0;
    p_mid1_fu_1026_p3 <= (trunc_ln117_reg_2293 & ap_const_lv6_0);
    p_mid2_fu_640_p3 <= (trunc_ln24_reg_2119 & ap_const_lv6_0);
    p_mid3_fu_1219_p3 <= (trunc_ln164_reg_2380 & ap_const_lv6_0);
    p_mid4_fu_1412_p3 <= (trunc_ln211_reg_2467 & ap_const_lv6_0);
    p_mid5_fu_1605_p3 <= (trunc_ln258_reg_2554 & ap_const_lv6_0);
    p_mid6_fu_1798_p3 <= (trunc_ln305_reg_2641 & ap_const_lv6_0);
    p_mid7_fu_1976_p3 <= (trunc_ln352_reg_2728 & ap_const_lv6_0);
    p_mid_fu_833_p3 <= (trunc_ln70_reg_2206 & ap_const_lv6_0);
    results_0_address0 <= zext_ln65_fu_665_p1(10 - 1 downto 0);

    results_0_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            results_0_ce0 <= ap_const_logic_1;
        else 
            results_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_0_d0 <= ap_const_lv32_1;

    results_0_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln64_fu_653_p2)
    begin
        if (((icmp_ln64_fu_653_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            results_0_we0 <= ap_const_logic_1;
        else 
            results_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_1_address0 <= zext_ln112_fu_858_p1(10 - 1 downto 0);

    results_1_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            results_1_ce0 <= ap_const_logic_1;
        else 
            results_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_1_d0 <= ap_const_lv32_1;

    results_1_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln111_fu_846_p2)
    begin
        if (((icmp_ln111_fu_846_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            results_1_we0 <= ap_const_logic_1;
        else 
            results_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_2_address0 <= zext_ln159_fu_1051_p1(10 - 1 downto 0);

    results_2_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            results_2_ce0 <= ap_const_logic_1;
        else 
            results_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_2_d0 <= ap_const_lv32_1;

    results_2_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln158_fu_1039_p2)
    begin
        if (((icmp_ln158_fu_1039_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            results_2_we0 <= ap_const_logic_1;
        else 
            results_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_3_address0 <= zext_ln206_fu_1244_p1(10 - 1 downto 0);

    results_3_ce0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            results_3_ce0 <= ap_const_logic_1;
        else 
            results_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_3_d0 <= ap_const_lv32_1;

    results_3_we0_assign_proc : process(ap_CS_fsm_state17, icmp_ln205_fu_1232_p2)
    begin
        if (((icmp_ln205_fu_1232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            results_3_we0 <= ap_const_logic_1;
        else 
            results_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_4_address0 <= zext_ln253_fu_1437_p1(10 - 1 downto 0);

    results_4_ce0_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            results_4_ce0 <= ap_const_logic_1;
        else 
            results_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_4_d0 <= ap_const_lv32_1;

    results_4_we0_assign_proc : process(ap_CS_fsm_state21, icmp_ln252_fu_1425_p2)
    begin
        if (((icmp_ln252_fu_1425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            results_4_we0 <= ap_const_logic_1;
        else 
            results_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_5_address0 <= zext_ln300_fu_1630_p1(10 - 1 downto 0);

    results_5_ce0_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            results_5_ce0 <= ap_const_logic_1;
        else 
            results_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_5_d0 <= ap_const_lv32_1;

    results_5_we0_assign_proc : process(ap_CS_fsm_state25, icmp_ln299_fu_1618_p2)
    begin
        if (((icmp_ln299_fu_1618_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            results_5_we0 <= ap_const_logic_1;
        else 
            results_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_6_address0 <= zext_ln347_fu_1823_p1(10 - 1 downto 0);

    results_6_ce0_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            results_6_ce0 <= ap_const_logic_1;
        else 
            results_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_6_d0 <= ap_const_lv32_1;

    results_6_we0_assign_proc : process(ap_CS_fsm_state29, icmp_ln346_fu_1811_p2)
    begin
        if (((icmp_ln346_fu_1811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            results_6_we0 <= ap_const_logic_1;
        else 
            results_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_7_address0 <= zext_ln394_fu_2001_p1(10 - 1 downto 0);

    results_7_ce0_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            results_7_ce0 <= ap_const_logic_1;
        else 
            results_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_7_d0 <= ap_const_lv32_1;

    results_7_we0_assign_proc : process(ap_CS_fsm_state33, icmp_ln393_fu_1989_p2)
    begin
        if (((icmp_ln393_fu_1989_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            results_7_we0 <= ap_const_logic_1;
        else 
            results_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_1_fu_922_p3 <= 
        add_ln117_1_fu_916_p2 when (icmp_ln118_fu_902_p2(0) = '1') else 
        y_pixel_2_fu_188;
    select_ln117_fu_908_p3 <= 
        ap_const_lv7_0 when (icmp_ln118_fu_902_p2(0) = '1') else 
        x_pixel_3_fu_184;
    select_ln122_fu_1012_p3 <= 
        ap_const_lv2_1 when (icmp_ln123_reg_2299(0) = '1') else 
        ap_const_lv2_3;
    select_ln164_1_fu_1115_p3 <= 
        add_ln164_1_fu_1109_p2 when (icmp_ln165_fu_1095_p2(0) = '1') else 
        y_pixel_3_fu_200;
    select_ln164_fu_1101_p3 <= 
        ap_const_lv7_0 when (icmp_ln165_fu_1095_p2(0) = '1') else 
        x_pixel_5_fu_196;
    select_ln169_fu_1205_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_reg_2386(0) = '1') else 
        ap_const_lv2_3;
    select_ln211_1_fu_1308_p3 <= 
        add_ln211_1_fu_1302_p2 when (icmp_ln212_fu_1288_p2(0) = '1') else 
        y_pixel_4_fu_212;
    select_ln211_fu_1294_p3 <= 
        ap_const_lv7_0 when (icmp_ln212_fu_1288_p2(0) = '1') else 
        x_pixel_7_fu_208;
    select_ln216_fu_1398_p3 <= 
        ap_const_lv2_1 when (icmp_ln217_reg_2473(0) = '1') else 
        ap_const_lv2_3;
    select_ln24_1_fu_536_p3 <= 
        add_ln24_1_fu_530_p2 when (icmp_ln25_fu_516_p2(0) = '1') else 
        y_pixel_fu_132;
    select_ln24_fu_522_p3 <= 
        ap_const_lv7_0 when (icmp_ln25_fu_516_p2(0) = '1') else 
        x_pixel_fu_128;
    select_ln258_1_fu_1501_p3 <= 
        add_ln258_1_fu_1495_p2 when (icmp_ln259_fu_1481_p2(0) = '1') else 
        y_pixel_5_fu_224;
    select_ln258_fu_1487_p3 <= 
        ap_const_lv7_0 when (icmp_ln259_fu_1481_p2(0) = '1') else 
        x_pixel_9_fu_220;
    select_ln263_fu_1591_p3 <= 
        ap_const_lv2_1 when (icmp_ln264_reg_2560(0) = '1') else 
        ap_const_lv2_3;
    select_ln29_fu_626_p3 <= 
        ap_const_lv2_1 when (icmp_ln30_reg_2125(0) = '1') else 
        ap_const_lv2_3;
    select_ln305_1_fu_1694_p3 <= 
        add_ln305_1_fu_1688_p2 when (icmp_ln306_fu_1674_p2(0) = '1') else 
        y_pixel_6_fu_236;
    select_ln305_fu_1680_p3 <= 
        ap_const_lv7_0 when (icmp_ln306_fu_1674_p2(0) = '1') else 
        x_pixel_11_fu_232;
    select_ln311_fu_1784_p3 <= 
        ap_const_lv2_1 when (icmp_ln311_reg_2647(0) = '1') else 
        ap_const_lv2_3;
    select_ln352_1_fu_1887_p3 <= 
        add_ln352_1_fu_1881_p2 when (icmp_ln353_fu_1867_p2(0) = '1') else 
        y_pixel_7_fu_248;
    select_ln352_fu_1873_p3 <= 
        ap_const_lv7_0 when (icmp_ln353_fu_1867_p2(0) = '1') else 
        x_pixel_13_fu_244;
    select_ln358_fu_1962_p3 <= 
        ap_const_lv2_1 when (icmp_ln358_reg_2734(0) = '1') else 
        ap_const_lv2_3;
    select_ln70_1_fu_729_p3 <= 
        add_ln70_1_fu_723_p2 when (icmp_ln71_fu_709_p2(0) = '1') else 
        y_pixel_1_fu_176;
    select_ln70_fu_715_p3 <= 
        ap_const_lv7_0 when (icmp_ln71_fu_709_p2(0) = '1') else 
        x_pixel_1_fu_172;
    select_ln75_fu_819_p3 <= 
        ap_const_lv2_1 when (icmp_ln76_reg_2212(0) = '1') else 
        ap_const_lv2_3;
        sext_ln123_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln123_fu_970_p2),7));

        sext_ln170_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln170_fu_1163_p2),7));

        sext_ln217_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln217_fu_1356_p2),7));

        sext_ln264_fu_1555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln264_fu_1549_p2),7));

        sext_ln30_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln30_fu_584_p2),7));

        sext_ln311_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln311_fu_1742_p2),7));

        sext_ln358_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln358_fu_1935_p2),7));

        sext_ln76_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln76_fu_777_p2),7));

    sub_ln117_1_fu_1006_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln117_reg_2286));
    sub_ln117_fu_934_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln117_fu_930_p1));
    sub_ln164_1_fu_1199_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln164_reg_2373));
    sub_ln164_fu_1127_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln164_fu_1123_p1));
    sub_ln211_1_fu_1392_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln211_reg_2460));
    sub_ln211_fu_1320_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln211_fu_1316_p1));
    sub_ln24_1_fu_620_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln24_reg_2112));
    sub_ln24_fu_548_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln24_fu_544_p1));
    sub_ln258_1_fu_1585_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln258_reg_2547));
    sub_ln258_fu_1513_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln258_fu_1509_p1));
    sub_ln305_1_fu_1778_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln305_reg_2634));
    sub_ln305_fu_1706_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln305_fu_1702_p1));
    sub_ln352_1_fu_1956_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln352_reg_2721));
    sub_ln352_fu_1899_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln352_fu_1895_p1));
    sub_ln70_1_fu_813_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln70_reg_2199));
    sub_ln70_fu_741_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln70_fu_737_p1));
    tmp_1_fu_751_p4 <= select_ln70_fu_715_p3(6 downto 5);
    tmp_2_fu_944_p4 <= select_ln117_fu_908_p3(6 downto 5);
    tmp_3_fu_1137_p4 <= select_ln164_fu_1101_p3(6 downto 5);
    tmp_4_fu_1330_p4 <= select_ln211_fu_1294_p3(6 downto 5);
    tmp_5_fu_1523_p4 <= select_ln258_fu_1487_p3(6 downto 5);
    tmp_6_fu_1716_p4 <= select_ln305_fu_1680_p3(6 downto 5);
    tmp_7_fu_1909_p4 <= select_ln352_fu_1873_p3(6 downto 5);
    tmp_fu_558_p4 <= select_ln24_fu_522_p3(6 downto 5);
    trunc_ln117_fu_940_p1 <= select_ln117_1_fu_922_p3(4 - 1 downto 0);
    trunc_ln128_fu_966_p1 <= select_ln117_fu_908_p3(6 - 1 downto 0);
    trunc_ln164_fu_1133_p1 <= select_ln164_1_fu_1115_p3(4 - 1 downto 0);
    trunc_ln175_fu_1159_p1 <= select_ln164_fu_1101_p3(6 - 1 downto 0);
    trunc_ln211_fu_1326_p1 <= select_ln211_1_fu_1308_p3(4 - 1 downto 0);
    trunc_ln222_fu_1352_p1 <= select_ln211_fu_1294_p3(6 - 1 downto 0);
    trunc_ln24_fu_554_p1 <= select_ln24_1_fu_536_p3(4 - 1 downto 0);
    trunc_ln258_fu_1519_p1 <= select_ln258_1_fu_1501_p3(4 - 1 downto 0);
    trunc_ln269_fu_1545_p1 <= select_ln258_fu_1487_p3(6 - 1 downto 0);
    trunc_ln305_fu_1712_p1 <= select_ln305_1_fu_1694_p3(4 - 1 downto 0);
    trunc_ln316_fu_1738_p1 <= select_ln305_fu_1680_p3(6 - 1 downto 0);
    trunc_ln352_fu_1905_p1 <= select_ln352_1_fu_1887_p3(4 - 1 downto 0);
    trunc_ln35_fu_580_p1 <= select_ln24_fu_522_p3(6 - 1 downto 0);
    trunc_ln363_fu_1931_p1 <= select_ln352_fu_1873_p3(6 - 1 downto 0);
    trunc_ln70_fu_747_p1 <= select_ln70_1_fu_729_p3(4 - 1 downto 0);
    trunc_ln81_fu_773_p1 <= select_ln70_fu_715_p3(6 - 1 downto 0);
    x_pixel_10_fu_1442_p2 <= std_logic_vector(unsigned(select_ln211_reg_2449) + unsigned(ap_const_lv7_1));
    x_pixel_12_fu_1635_p2 <= std_logic_vector(unsigned(select_ln258_reg_2536) + unsigned(ap_const_lv7_1));
    x_pixel_14_fu_1828_p2 <= std_logic_vector(unsigned(select_ln305_reg_2623) + unsigned(ap_const_lv7_1));
    x_pixel_15_fu_2006_p2 <= std_logic_vector(unsigned(select_ln352_reg_2710) + unsigned(ap_const_lv7_1));
    x_pixel_2_fu_670_p2 <= std_logic_vector(unsigned(select_ln24_reg_2101) + unsigned(ap_const_lv7_1));
    x_pixel_4_fu_863_p2 <= std_logic_vector(unsigned(select_ln70_reg_2188) + unsigned(ap_const_lv7_1));
    x_pixel_6_fu_1056_p2 <= std_logic_vector(unsigned(select_ln117_reg_2275) + unsigned(ap_const_lv7_1));
    x_pixel_8_fu_1249_p2 <= std_logic_vector(unsigned(select_ln164_reg_2362) + unsigned(ap_const_lv7_1));
    xor_ln123_fu_970_p2 <= (trunc_ln128_fu_966_p1 xor ap_const_lv6_20);
    xor_ln170_fu_1163_p2 <= (trunc_ln175_fu_1159_p1 xor ap_const_lv6_20);
    xor_ln217_fu_1356_p2 <= (trunc_ln222_fu_1352_p1 xor ap_const_lv6_20);
    xor_ln264_fu_1549_p2 <= (trunc_ln269_fu_1545_p1 xor ap_const_lv6_20);
    xor_ln30_fu_584_p2 <= (trunc_ln35_fu_580_p1 xor ap_const_lv6_20);
    xor_ln311_fu_1742_p2 <= (trunc_ln316_fu_1738_p1 xor ap_const_lv6_20);
    xor_ln358_fu_1935_p2 <= (trunc_ln363_fu_1931_p1 xor ap_const_lv6_20);
    xor_ln76_fu_777_p2 <= (trunc_ln81_fu_773_p1 xor ap_const_lv6_20);
    zext_ln112_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln112_fu_852_p2),64));
    zext_ln117_1_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln117_reg_2286),7));
    zext_ln117_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_1_fu_922_p3),6));
    zext_ln118_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_reg_2275),10));
    zext_ln159_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln159_fu_1045_p2),64));
    zext_ln164_1_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln164_reg_2373),7));
    zext_ln164_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln164_1_fu_1115_p3),6));
    zext_ln165_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln164_reg_2362),10));
    zext_ln206_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln206_fu_1238_p2),64));
    zext_ln211_1_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln211_reg_2460),7));
    zext_ln211_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln211_1_fu_1308_p3),6));
    zext_ln212_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln211_reg_2449),10));
    zext_ln24_1_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln24_reg_2112),7));
    zext_ln24_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_1_fu_536_p3),6));
    zext_ln253_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln253_fu_1431_p2),64));
    zext_ln258_1_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln258_reg_2547),7));
    zext_ln258_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln258_1_fu_1501_p3),6));
    zext_ln259_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln258_reg_2536),10));
    zext_ln25_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_reg_2101),10));
    zext_ln300_fu_1630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln300_fu_1624_p2),64));
    zext_ln305_1_fu_1775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln305_reg_2634),7));
    zext_ln305_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln305_1_fu_1694_p3),6));
    zext_ln306_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln305_reg_2623),10));
    zext_ln347_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln347_fu_1817_p2),64));
    zext_ln352_1_fu_1953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln352_reg_2721),7));
    zext_ln352_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln352_1_fu_1887_p3),6));
    zext_ln353_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln352_reg_2710),10));
    zext_ln394_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln394_fu_1995_p2),64));
    zext_ln65_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln65_fu_659_p2),64));
    zext_ln70_1_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln70_reg_2199),7));
    zext_ln70_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_1_fu_729_p3),6));
    zext_ln71_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_reg_2188),10));
end behav;
