// Seed: 2553212277
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  type_7(
      id_1
  );
  assign id_4 = id_4;
  assign {(1), ~id_2} = 1;
endmodule
