Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 22 12:22:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd
    Info (12022): Found design unit 1: RISCV_types File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 15
    Info (12022): Found design unit 2: RISCV_types-body File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structural File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd Line: 13
    Info (12023): Found entity 1: Barrel_Shifter File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd
    Info (12022): Found design unit 1: fetch-structural File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd Line: 21
    Info (12023): Found entity 1: fetch File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
    Info (12022): Found design unit 1: RISCV_Processor-structure File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 36
    Info (12023): Found entity 1: RISCV_Processor File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd
    Info (12022): Found design unit 1: addSub_32bit-mixed File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd Line: 19
    Info (12023): Found entity 1: addSub_32bit File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd
    Info (12022): Found design unit 1: cla_4bit-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd Line: 14
    Info (12023): Found entity 1: cla_4bit File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd
    Info (12022): Found design unit 1: controlSignals-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd Line: 24
    Info (12023): Found entity 1: controlSignals File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd
    Info (12022): Found design unit 1: dMem_Out_Mux-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd Line: 12
    Info (12023): Found entity 1: dMem_Out_Mux File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd Line: 12
    Info (12023): Found entity 1: decoder_5t32 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd
    Info (12022): Found design unit 1: immediateGenerate-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd Line: 12
    Info (12023): Found entity 1: immediateGenerate File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structual File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 11
    Info (12023): Found entity 1: mux2t1 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd
    Info (12022): Found design unit 1: mux3t1_N-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd Line: 16
    Info (12023): Found entity 1: mux3t1_N File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd
    Info (12022): Found design unit 1: mux_32t1-behavioral File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd Line: 14
    Info (12023): Found entity 1: mux_32t1 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd
    Info (12022): Found design unit 1: register_N-structural File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd Line: 17
    Info (12023): Found entity 1: register_N File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd
    Info (12022): Found design unit 1: register_file-structural File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd Line: 20
    Info (12023): Found entity 1: register_file File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "RISCV_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(92): object "s_PC_Out" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(97): object "s_Zero" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(98): object "s_LessThan" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(99): object "s_CarryOut" assigned a value but never read File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 99
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 222
Info (12128): Elaborating entity "dMem_Out_Mux" for hierarchy "dMem_Out_Mux:dMemOutMux_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 240
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:fetch_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 247
Info (12128): Elaborating entity "register_N" for hierarchy "fetch:fetch_inst|register_N:PC" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd Line: 91
Info (12128): Elaborating entity "dffg" for hierarchy "fetch:fetch_inst|register_N:PC|dffg:\gen_dffg:0:dffg_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd Line: 32
Info (12128): Elaborating entity "dffg" for hierarchy "fetch:fetch_inst|register_N:PC|dffg:\gen_dffg:22:dffg_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd Line: 32
Info (12128): Elaborating entity "addSub_32bit" for hierarchy "fetch:fetch_inst|addSub_32bit:plus_4" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd Line: 102
Info (12128): Elaborating entity "cla_4bit" for hierarchy "fetch:fetch_inst|addSub_32bit:plus_4|cla_4bit:\gen_blocks:0:cla_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd Line: 43
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetch:fetch_inst|mux2t1_N:jump_Mux" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd Line: 128
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetch:fetch_inst|mux2t1_N:jump_Mux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "fetch:fetch_inst|mux2t1_N:jump_Mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 39
Info (12128): Elaborating entity "andg2" for hierarchy "fetch:fetch_inst|mux2t1_N:jump_Mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 44
Info (12128): Elaborating entity "org2" for hierarchy "fetch:fetch_inst|mux2t1_N:jump_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "controlSignals" for hierarchy "controlSignals:control_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 262
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:regfile_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 281
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "register_file:regfile_inst|decoder_5t32:decoder" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd Line: 53
Info (12128): Elaborating entity "register_N" for hierarchy "register_file:regfile_inst|register_N:\gen_registers:1:reg_i" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd Line: 61
Info (12128): Elaborating entity "mux_32t1" for hierarchy "register_file:regfile_inst|mux_32t1:mux" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd Line: 75
Info (12128): Elaborating entity "immediateGenerate" for hierarchy "immediateGenerate:immGen_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 294
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 328
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "ALU:ALU_inst|Barrel_Shifter:shifter_inst" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 91
Info (12128): Elaborating entity "mux3t1_N" for hierarchy "mux3t1_N:Mux_PC4_Mem_Reg" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 344
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
Info (21057): Implemented 114902 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114803 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 1215 megabytes
    Info: Processing ended: Wed Oct 22 12:25:26 2025
    Info: Elapsed time: 00:03:25
    Info: Total CPU time (on all processors): 00:03:29
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 22 12:25:27 2025
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:55
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:12
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 36% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 67% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:26:10
Info (11888): Total time spent on timing analysis during the Fitter is 540.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:20
Info (144001): Generated suppressed messages file /home/blanef/CPRE3810/cpre3810-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3490 megabytes
    Info: Processing ended: Wed Oct 22 12:56:00 2025
    Info: Elapsed time: 00:30:33
    Info: Total CPU time (on all processors): 00:43:57
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 22 12:56:03 2025
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 850 megabytes
    Info: Processing ended: Wed Oct 22 12:56:09 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05
