sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/clkdiv2M.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/clkdiv2M.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/clkdiv5.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/clkdiv5.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Exam/b05-2text-2you/main.sch
