[2025-09-17 23:33:57] START suite=cs trace=classification_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4112565 heartbeat IPC: 2.432 cumulative IPC: 2.432 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6246118 heartbeat IPC: 4.687 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6246118 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6246118 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18984620 heartbeat IPC: 0.785 cumulative IPC: 0.785 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 32543633 heartbeat IPC: 0.7375 cumulative IPC: 0.7605 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 46784985 heartbeat IPC: 0.7022 cumulative IPC: 0.74 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 61453097 heartbeat IPC: 0.6818 cumulative IPC: 0.7245 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 74837525 heartbeat IPC: 0.7471 cumulative IPC: 0.729 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 87971991 heartbeat IPC: 0.7614 cumulative IPC: 0.7342 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 100988159 heartbeat IPC: 0.7683 cumulative IPC: 0.7388 (Simulation time: 00 hr 10 min 12 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 113872380 heartbeat IPC: 0.7761 cumulative IPC: 0.7433 (Simulation time: 00 hr 11 min 20 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 129817291 heartbeat IPC: 0.6272 cumulative IPC: 0.7283 (Simulation time: 00 hr 12 min 45 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 139646136 cumulative IPC: 0.7161 (Simulation time: 00 hr 14 min 18 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 139646136 cumulative IPC: 0.7161 (Simulation time: 00 hr 14 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7161 instructions: 100000002 cycles: 139646136
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00568 Average ROB Occupancy at Mispredict: 3.733e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00181
BRANCH_INDIRECT: 0.00298
BRANCH_CONDITIONAL: 0.00089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 921675
LQ_STALL: 5857
SQ_STALL: 155001


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 87.12384
REPLAY_LOAD: 86.85246
NON_REPLAY_LOAD: 17.176243

== Total ==
ADDR_TRANS: 263811
REPLAY_LOAD: 485071
NON_REPLAY_LOAD: 172793

== Counts ==
ADDR_TRANS: 3028
REPLAY_LOAD: 5585
NON_REPLAY_LOAD: 10060

cpu0->cpu0_STLB TOTAL        ACCESS:     603434 HIT:     422571 MISS:     180863 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     603434 HIT:     422571 MISS:     180863 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1381635 HIT:     447551 MISS:     934084 MSHR_MERGE:      24507
cpu0->cpu0_L2C LOAD         ACCESS:     672080 HIT:     180491 MISS:     491589 MSHR_MERGE:        664
cpu0->cpu0_L2C RFO          ACCESS:      49225 HIT:      35457 MISS:      13768 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     193560 HIT:      81245 MISS:     112315 MSHR_MERGE:      23843
cpu0->cpu0_L2C WRITE        ACCESS:      69697 HIT:      69304 MISS:        393 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     397073 HIT:      81054 MISS:     316019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     139687 ISSUED:     139687 USEFUL:      40447 USELESS:      18850
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 85.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5993613 HIT:    5982284 MISS:      11329 MSHR_MERGE:       3700
cpu0->cpu0_L1I LOAD         ACCESS:    5993613 HIT:    5982284 MISS:      11329 MSHR_MERGE:       3700
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 105.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10932405 HIT:    9488005 MISS:    1444400 MSHR_MERGE:     279772
cpu0->cpu0_L1D LOAD         ACCESS:    8852592 HIT:    8014622 MISS:     837970 MSHR_MERGE:     173519
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     211472 HIT:     141469 MISS:      70003 MSHR_MERGE:      16126
cpu0->cpu0_L1D WRITE        ACCESS:    1447856 HIT:    1308910 MISS:     138946 MSHR_MERGE:      89719
cpu0->cpu0_L1D TRANSLATION  ACCESS:     420485 HIT:      23004 MISS:     397481 MSHR_MERGE:        408
cpu0->cpu0_L1D PREFETCH REQUESTED:     220703 ISSUED:     211472 USEFUL:      32323 USELESS:      21102
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5015639 HIT:    5013389 MISS:       2250 MSHR_MERGE:       1319
cpu0->cpu0_ITLB LOAD         ACCESS:    5015639 HIT:    5013389 MISS:       2250 MSHR_MERGE:       1319
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 321.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10260522 HIT:    9538971 MISS:     721551 MSHR_MERGE:     119048
cpu0->cpu0_DTLB LOAD         ACCESS:   10260522 HIT:    9538971 MISS:     721551 MSHR_MERGE:     119048
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 64.27 cycles
cpu0->LLC TOTAL        ACCESS:     930890 HIT:     306372 MISS:     624518 MSHR_MERGE:         31
cpu0->LLC LOAD         ACCESS:     490925 HIT:     144291 MISS:     346634 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13768 HIT:        425 MISS:      13343 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      88472 HIT:      22859 MISS:      65613 MSHR_MERGE:         31
cpu0->LLC WRITE        ACCESS:      21706 HIT:      21605 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     316019 HIT:     117192 MISS:     198827 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23829
  ROW_BUFFER_MISS:     600557
  AVG DBUS CONGESTED CYCLE: 5.887
Channel 0 WQ ROW_BUFFER_HIT:       5003
  ROW_BUFFER_MISS:      15703
  FULL:          0
Channel 0 REFRESHES ISSUED:      11637

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       295700        51909        45478        66152
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1093         6407        11856        31173
  STLB miss resolved @ L2C                0         2838        22536        27556        81351
  STLB miss resolved @ LLC                0         2498        15873        53580        80787
  STLB miss resolved @ MEM                0         1196        12924        61837       177937

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                337           23          290           30          445
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            1            1           11          163
  STLB miss resolved @ L2C                2            0            0            2           11
  STLB miss resolved @ LLC                3            1            1           14           48
  STLB miss resolved @ MEM               19            5            9           45         1017
[2025-09-17 23:48:15] END   suite=cs trace=classification_phase0_core3 (rc=0)
