{
    "name": "SystemVerilog iCE40 FPGA Development",
    "build": {
        "dockerfile": "Dockerfile",
        "context": ".."
    },
    "settings": { 
        "terminal.integrated.shell.linux": "/bin/bash"
    },
    "extensions": [
        "amykyta3.systemrdl",
        "Asuka.insertnumbers",
        "eirikpre.systemverilog",
        "GitHub.copilot-chat",
        "GitHub.copilot",
        "hediet.vscode-drawio",
        "mechatroner.rainbow-csv",
        "ms-vscode-remote.remote-containers",
        "ms-vscode.cpptools-extension-pack",
        "ms-vscode.cpptools-themes",
        "ms-vscode.cpptools",
        "ms-vscode.makefile-tools",
        "mshr-h.veriloghdl",
        "streetsidesoftware.code-spell-checker",
        "twitchbronbron.vscode-litex",
        "yzhang.markdown-all-in-one"
    ],
    "forwardPorts": [],
    "postCreateCommand": "echo 'Ready to code SystemVerilog for iCE40!'"
}
