<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Lab 2 ‚Äî Combinational Digital Circuit Design Simulation Using Deeds Simulator</title>
<link rel="stylesheet" href="../style.css">
</head>
  
<body>

<header>
    <h1>Lab 2 ‚Äî Combinational Digital Circuit Design Simulation Using Deeds Simulator</h1>
    <p>SECR1013 | Digital Logic</p>
</header>

<section>

<div class="card">
<p>
  <strong>Due date:</strong> 8 December 2025 until 22 December 2025
</p>
</div>

<div class="card">
  <h2>üß∞ Tools Used</h2>
  <p>
    <strong>Deeds Simulator (d-DcS):</strong> A graphical schematic editor used for building, animating, and analyzing digital networks. 
    It allows for both interactive "animation" of inputs and timing-mode simulations to observe signal sequences over time.
  </p>
</div>

<div class="card">
  <h2>üìå Overview</h2>
  <p>
    The lab session presented the fundamental principles of combinational logic circuit design, simplification, and optimization using Boolean algebra and K-maps. 
    Besides, it was mainly about the practical aspect of using the Deeds Simulator to construct digital networks, generate timing diagrams, 
    and verify logic behaviors through software-based simulation and universal gate implementation.
  </p>
</div>

<div class="card">
  <h2>üéØ Objectives</h2>
  <p>
    The objectives of this lab session are to:<br>
    <ul>
      <li>expose student with producing digital logic circuit, generating truth table and Timing Diagram with Deeds Simulator.</li>
      <li>expose student with a complete cycle process of a combinatorial circuit design and simulate with Deeds Simulator.</li>
    </ul>
  </p>
</div>

<div class="card">
  <h2>üß™ Laboratory Work</h2>
  <p>
    <strong>Part 1 ‚Äî Circuit Analysis</strong><br>
    Students are given a specific logic circuit and must derive its initial Boolean expressions. These expressions are simplified into Sum of Product (SOP) and Product of Sum (POS) forms using 
    De Morgan‚Äôs Theorem and other logic rules. Students then verify their manual work by simulating the circuit in Deeds to generate truth tables and timing waveforms.<br><br>
    
    <strong>Part 2 ‚Äî Combinational Circuit Design</strong><br>  
    This section involves a practical design problem: creating a logic circuit to control an LRT coach door (OPEN and ALARM signals) based on the coach's status 
    and its arrival at specific stations (S1, S2, or S3).<br>
    Design Process: <br>
    <ul style="margin-left: 20px;">
        <li>Defining input/output relations and constructing a truth table.</li>
        <li>Using Karnaugh Maps (K-Maps) to find optimized SOP equations.</li>
        <li>Implementing the design in Deeds Simulator.</li>
        <li>Converting the initial circuit into a design using only NAND gates, demonstrating their status as "Universal Gates".</li>
    </ul>
  </p>
</div>

<div class="card">
<h2>ü™û Reflection</h2>
<p>
As a first-year student, the Digital Logic Lab session focusing on the Deeds Simulator was a fun and eye-opening experience for me. It was my first hands-on exposure to designing and simulating combinational circuits using specialized software. Before this lab, logic gates and Boolean expressions felt very abstract because everything was learned on paper. Being able to virtually build the circuits and see them function in real-time helped me clearly understand how theoretical logic designs behave in a digital environment.
<br><br>
  
During the lab session, I learned how to use the d-DcS schematic editor to construct digital networks and generate timing diagrams to verify signal sequences. I realized the importance of the complete design cycle by starting from a problem description, like the LRT coach door system, to deriving truth tables and simplifying expressions using K-maps. These steps required patience and attention to detail, especially when converting the final design into NAND-only gates. Seeing the simulation confirm that my simplified NAND circuit worked exactly like the original design helped me better understand the power of universal gates.
<br><br>
  
Besides gaining technical knowledge in software simulation, this lab helped me connect Boolean theory with practical implementation, making the learning process more interactive and meaningful. I now feel more confident in simplifying complex logic and interpreting timing waveforms based on simulated results rather than purely theoretical assumptions. Overall, I am grateful for this experience as it strengthened my understanding of digital logic design and motivated me to keep improving my practical skills in the field of computer science.
</p>
</div>

<div class="card">
<h2>üí° Suggestions for Improvement</h2>
    <ul style="margin-left: 20px;">
      <li>Provide a short introductory tutorial or demo on using the Deeds Simulator before do the lab.</li>
      <li>Include more guided examples for K-map simplification, especially for larger or more complex input combinations.</li>
      <li>Alocate more time for verification and discussion after simulation.</li>
      <li>Provide additional practice problems or optional extension tasks using real-world scenarios.</li>
    </ul>
</div>

<div class="card">
  <h2>‚òÅÔ∏è Lab's Question</h2>
  <a href="Lab.2.3 (1).pdf" target="_blank" class="btn-report">
    Click here to see the question
  </a>
</div>

<a href="../secr.html" class="btn">‚¨Ö Back to SECR1013</a>

</section>
<footer>
¬© 2025 Najla Auni ‚Ä¢ Portfolio Website
</footer>
</body>
</html>
