INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/environment.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/define.sv" into library xil_defaultlib
ERROR: [VRFC 10-2934] 'environment' is already declared [C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/environment.sv:23]
ERROR: [VRFC 10-8530] program 'test' is ignored due to previous errors [C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/test.sv:22]
ERROR: [VRFC 10-3195] cannot open include file 'mux.v' [C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/define.sv:29]
INFO: [VRFC 10-311] analyzing module tbench_top
ERROR: [VRFC 10-8530] module 'tbench_top' is ignored due to previous errors [C:/Users/maanj/project_Systemverilog/project_Systemverilog.srcs/sim_1/new/tbench_top.sv:22]
