[*]
[*] GTKWave Analyzer v3.3.121 (w)1999-2024 BSI
[*] Thu May 22 16:52:23 2025
[*]
[dumpfile] "/home/kevargaso/Documents/Digital II/version 1.0.2/basic/rtl/bench.vcd"
[dumpfile_mtime] "Thu May 22 16:46:55 2025"
[dumpfile_size] 103885946
[savefile] "/home/kevargaso/Documents/Digital II/version 1.0.2/basic/rtl/test_cpu_load.gtkw"
[timestart] 5853730
[size] 1920 988
[pos] -46 -46
*-12.742884 5876610 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bench.
[treeopen] bench.uut.
[treeopen] bench.uut.bin2bcd1.
[treeopen] bench.uut.CPU.
[sst_width] 212
[signals_width] 346
[sst_expanded] 1
[sst_vpaned_height] 356
@28
bench.uut.resetn
@c00028
bench.uut.LEDS
@1401200
-group_end
@22
[color] 6
bench.uut.CPU.PC[23:0]
bench.uut.CPU.state[3:0]
@28
bench.uut.CPU.mem_rstrb
@c00022
[color] 3
bench.uut.CPU.writeBackData[31:0]
@28
[color] 3
(0)bench.uut.CPU.writeBackData[31:0]
[color] 3
(1)bench.uut.CPU.writeBackData[31:0]
[color] 3
(2)bench.uut.CPU.writeBackData[31:0]
[color] 3
(3)bench.uut.CPU.writeBackData[31:0]
[color] 3
(4)bench.uut.CPU.writeBackData[31:0]
[color] 3
(5)bench.uut.CPU.writeBackData[31:0]
[color] 3
(6)bench.uut.CPU.writeBackData[31:0]
[color] 3
(7)bench.uut.CPU.writeBackData[31:0]
[color] 3
(8)bench.uut.CPU.writeBackData[31:0]
[color] 3
(9)bench.uut.CPU.writeBackData[31:0]
[color] 3
(10)bench.uut.CPU.writeBackData[31:0]
[color] 3
(11)bench.uut.CPU.writeBackData[31:0]
[color] 3
(12)bench.uut.CPU.writeBackData[31:0]
[color] 3
(13)bench.uut.CPU.writeBackData[31:0]
[color] 3
(14)bench.uut.CPU.writeBackData[31:0]
[color] 3
(15)bench.uut.CPU.writeBackData[31:0]
[color] 3
(16)bench.uut.CPU.writeBackData[31:0]
[color] 3
(17)bench.uut.CPU.writeBackData[31:0]
[color] 3
(18)bench.uut.CPU.writeBackData[31:0]
[color] 3
(19)bench.uut.CPU.writeBackData[31:0]
[color] 3
(20)bench.uut.CPU.writeBackData[31:0]
[color] 3
(21)bench.uut.CPU.writeBackData[31:0]
[color] 3
(22)bench.uut.CPU.writeBackData[31:0]
[color] 3
(23)bench.uut.CPU.writeBackData[31:0]
[color] 3
(24)bench.uut.CPU.writeBackData[31:0]
[color] 3
(25)bench.uut.CPU.writeBackData[31:0]
[color] 3
(26)bench.uut.CPU.writeBackData[31:0]
[color] 3
(27)bench.uut.CPU.writeBackData[31:0]
[color] 3
(28)bench.uut.CPU.writeBackData[31:0]
[color] 3
(29)bench.uut.CPU.writeBackData[31:0]
[color] 3
(30)bench.uut.CPU.writeBackData[31:0]
[color] 3
(31)bench.uut.CPU.writeBackData[31:0]
@1401200
-group_end
@28
[color] 3
bench.uut.CPU.writeBack
@22
[color] 3
bench.uut.CPU.rdId[4:0]
[color] 5
bench.uut.CPU.mem_addr[31:0]
[color] 5
bench.uut.CPU.mem_rdata[31:0]
[color] 5
bench.uut.CPU.mem_wmask[3:0]
[color] 5
bench.uut.CPU.mem_wdata[31:0]
bench.uut.CPU.aluIn1[31:0]
bench.uut.CPU.aluIn2[31:0]
bench.uut.CPU.aluOut[31:0]
@28
[color] 3
bench.uut.RXD
[color] 3
bench.uut.TXD
@820
[color] 3
bench.uut.per_uart.uart0.tx_data[7:0]
@200
-
-REGISTER BANK
@22
[color] 2
bench.uut.CPU.\registerFile[0][31:0]
[color] 2
bench.uut.CPU.\registerFile[1][31:0]
[color] 2
bench.uut.CPU.\registerFile[2][31:0]
[color] 2
bench.uut.CPU.\registerFile[3][31:0]
[color] 2
bench.uut.CPU.\registerFile[4][31:0]
[color] 2
bench.uut.CPU.\registerFile[5][31:0]
[color] 2
bench.uut.CPU.\registerFile[6][31:0]
[color] 2
bench.uut.CPU.\registerFile[7][31:0]
[color] 2
bench.uut.CPU.\registerFile[8][31:0]
[color] 2
bench.uut.CPU.\registerFile[9][31:0]
[color] 2
bench.uut.CPU.\registerFile[10][31:0]
[color] 2
bench.uut.CPU.\registerFile[11][31:0]
[color] 2
bench.uut.CPU.\registerFile[12][31:0]
[color] 2
bench.uut.CPU.\registerFile[13][31:0]
[color] 2
bench.uut.CPU.\registerFile[14][31:0]
[color] 2
bench.uut.CPU.\registerFile[15][31:0]
[color] 2
bench.uut.CPU.\registerFile[16][31:0]
@200
-
-
-MULTIPLIER
@24
bench.uut.mult1.A[15:0]
bench.uut.mult1.B[15:0]
@22
bench.uut.mult1.addr[4:0]
@28
bench.uut.mult1.s[4:0]
bench.uut.mult1.cs
bench.uut.mult1.rd
bench.uut.mult1.wr
bench.uut.mult1.mult1.init
@22
bench.uut.mult1.mult1.B[15:0]
@820
bench.uut.mult1.mult1.state_name[320:1]
@28
bench.uut.mult1.mult1.done
@24
bench.uut.mult1.mult1.result[31:0]
bench.uut.mult1.d_out[31:0]
@28
bench.uut.LEDS
@20000
-
@200
-DIVIDER
@24
bench.uut.div1.A[15:0]
bench.uut.div1.B[15:0]
@22
bench.uut.div1.addr[4:0]
@28
bench.uut.div1.s[4:0]
[color] 1
bench.uut.div1.cs
[color] 1
bench.uut.div1.rd
bench.uut.div1.wr
bench.uut.div1.init
@820
[color] 3
bench.uut.div1.div1.state_name[320:1]
@28
bench.uut.div1.done
@24
bench.uut.div1.result[31:0]
bench.uut.div1.d_out[31:0]
@200
-BIN2BCD
@420
bench.uut.bin2bcd1.DECIMAL_DIGITS
bench.uut.bin2bcd1.INPUT_WIDTH
@22
bench.uut.bin2bcd1.addr[4:0]
bench.uut.bin2bcd1.bcd_output[19:0]
bench.uut.bin2bcd1.binary_input[15:0]
@28
bench.uut.bin2bcd1.clk
bench.uut.bin2bcd1.cs
@22
bench.uut.bin2bcd1.d_in[15:0]
bench.uut.bin2bcd1.d_out[31:0]
@28
bench.uut.bin2bcd1.done
bench.uut.bin2bcd1.init
bench.uut.bin2bcd1.rd
bench.uut.bin2bcd1.reset
@22
bench.uut.bin2bcd1.s[4:0]
@28
bench.uut.bin2bcd1.wr
@20000
-
@200
-UUT BIN2BCD
@420
bench.uut.bin2bcd1.bin2bcd_inst.DECIMAL_DIGITS
bench.uut.bin2bcd1.bin2bcd_inst.INPUT_WIDTH
@24
bench.uut.bin2bcd1.bin2bcd_inst.count[4:0]
bench.uut.bin2bcd1.bin2bcd_inst.i_Binary[15:0]
@28
bench.uut.bin2bcd1.bin2bcd_inst.i_Clock
bench.uut.bin2bcd1.bin2bcd_inst.i_Start
@23
bench.uut.bin2bcd1.bin2bcd_inst.o_BCD[19:0]
@28
bench.uut.bin2bcd1.bin2bcd_inst.o_DV
@22
bench.uut.bin2bcd1.bin2bcd_inst.r_BCD[19:0]
bench.uut.bin2bcd1.bin2bcd_inst.r_Binary[15:0]
@28
bench.uut.bin2bcd1.bin2bcd_inst.r_DV
@22
bench.uut.bin2bcd1.bin2bcd_inst.r_Digit_Index[4:0]
bench.uut.bin2bcd1.bin2bcd_inst.r_Loop_Count[7:0]
@28
bench.uut.bin2bcd1.bin2bcd_inst.r_SM_Main[2:0]
@22
bench.uut.bin2bcd1.bin2bcd_inst.w_BCD_Digit[3:0]
[pattern_trace] 1
[pattern_trace] 0
