// Seed: 1604834628
module module_0;
  tri1 id_2;
  wire id_3;
  assign id_2 = id_2;
  assign module_1.id_8 = 0;
  wire id_4;
  id_5(
      1'b0 << 1, 1'b0
  );
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input uwire id_2,
    inout wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6
    , id_12,
    output wire id_7,
    input supply0 id_8,
    output tri id_9,
    output supply1 id_10
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
