Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 30 01:15:55 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file final_methodology_drc_routed.rpt -pb final_methodology_drc_routed.pb -rpx final_methodology_drc_routed.rpx
| Design       : final
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 62
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 23         |
| TIMING-16 | Warning          | Large setup violation         | 18         |
| TIMING-18 | Warning          | Missing input or output delay | 21         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_count_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/h_sync_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/mod2_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_count_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin vs0/v_sync_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[10]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[11]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between current_pos_y_reg[0]/C (clocked by sys_clk_pin) and score_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.407 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.608 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.702 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.758 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.814 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.837 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.958 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.990 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.054 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.073 ns between b_y_reg[0]/C (clocked by sys_clk_pin) and ram0/data_o_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usr_btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usr_btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usr_btn[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on usr_btn[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on usr_sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on usr_sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on usr_sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on usr_sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VGA_BLUE[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VGA_BLUE[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VGA_BLUE[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VGA_BLUE[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VGA_GREEN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VGA_GREEN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on VGA_GREEN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on VGA_GREEN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on VGA_RED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on VGA_RED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on VGA_RED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on VGA_RED[3] relative to clock(s) sys_clk_pin
Related violations: <none>


