// Seed: 1818019961
module module_0 ();
  wire id_1, id_2, id_3, id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = -1;
  tri1 id_7 = id_5 + id_6, id_8;
  wand id_9, id_10;
  module_0 modCall_1 ();
  assign id_7 = id_10;
  assign id_6 = id_3;
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    id_8,
    input logic id_4,
    input supply0 id_5,
    input wand id_6
);
  wire id_9, id_10;
  int id_11;
  always begin : LABEL_0
    id_3 = -1 - -1;
    id_0 = id_4;
  end
  always id_0 <= -1;
  module_0 modCall_1 ();
  wire id_12;
endmodule
