#pragma once

#include "oc_common.hpp"

namespace ams::ldr::oc {
    #define MAX(A, B)   std::max(A, B)
    #define MIN(A, B)   std::min(A, B)
    #define CEIL(A)     std::ceil(A)
    #define FLOOR(A)    std::floor(A)
    // Burst Length
    const u32 BL = 16;
    
    // tRFCab (refresh cycle time all banks) in ns for 8Gb density
    const u32 tRFCab = 2*C.tRFCpb;
    
    // C.tRAS (row active time) in ns    
    // C.tRPpb (row precharge time per bank) in ns    
    // tRPab (row precharge time all banks) in ns
    const u32 tRPab = C.tRPpb + 3;
    
    // tRC (ACTIVATE-ACTIVATE command period same bank) in ns
    const u32 tRC = C.tRPpb + C.tRAS;
    
    // DQS output access time from CK_t/CK_c
    const double tDQSCK_min = 1.5;
    // DQS output access time from CK_t/CK_c
    const double tDQSCK_max = 3.5;
    // Write preamble (tCK)
    const double tWPRE = 1.8;
    // Read postamble (tCK)
    const double tRPST = 0.4;
    // WRITE command to first DQS transition(max) (tCK)
    const double tDQSS_max = 1.25;
    // DQ-to-DQS offset(max) (ns)
    const double tDQS2DQ_max = 0.8;
    // DQS_t, DQS_c to DQ skew total, per group, per access (DBI Disabled)
    const double tDQSQ = 0.18;

    // Write-to-Read delay
    
    // Internal READ-to-PRE-CHARGE command delay in ns
    const double tRTP = 7.5;
    
    // write recovery time
    // const u32 tWR = 18;
    
    // Read to refresh delay
    const u32 tR2REF = tRTP + C.tRPpb;
    
    // C.tRCD (RAS-CAS delay) in ns

    // C.tRRD (Active bank-A to Active bank-B) in ns
    
    // C.tREFpb (average refresh interval per bank) in ns for 8Gb density
    // tREFab (average refresh interval all 8 banks) in ns for 8Gb density
    // const u32 tREFab = C.tREFpb * 8;
    
    // tPDEX2WR, tPDEX2RD (timing delay from exiting powerdown mode to a write/read command) in ns
    // const u32 tPDEX2 = 10;
    // Exit power-down to next valid command delay
    const double tXP = 10;
    
    // Delay from valid command to CKE input LOW in ns
    const double tCMDCKE = 1.75;
    
    // tACT2PDEN (timing delay from an activate, MRS or EMRS command to power-down entry) in ns
    // Valid clock and CS requirement after CKE input LOW after MRW command
    const u32 tMRWCKEL = 14;
    
    // Valid CS requirement after CKE input LOW
    const double tCKELCS = 5;
    
    // Valid CS requirement before CKE input HIGH
    const double tCSCKEH = 1.75;
    
    // tXSR (SELF REFRESH exit to next valid command delay) in ns
    const double tXSR = tRFCab + 7.5;
    
    // tCKE (minimum pulse width(HIGH and LOW pulse width)) in ns
    const double tCKE = 7.5;
    
    // Minimum self refresh time (entry to exit)
    const u32 tSR = 15;
    
    // tFAW (Four-bank Activate Window) in ns    
    // Valid Clock requirement before CKE Input HIGH in ns
    const double tCKCKEH = 1.75;
    
    // p78 The first valid data is available RL Ã— t CK + t DQSCK + t DQSQ
    //const u32 QUSE = RL + CEIL(tDQSCK_min/tCK_avg + tDQSQ);

    namespace pcv::erista {
        // tCK_avg (average clock period) in ns
        const double tCK_avg = 1000'000. / C.eristaEmcMaxClock;

        // Write Latency
        const u32 WL = 14;
        // Read Latency
        const u32 RL = 32;

        // minimum number of cycles from any read command to any write command, irrespective of bank        
        // Delay Time From WRITE-to-READ
        const u32 W2R = WL + BL/2 + 1 + CEIL(C.tWTR/tCK_avg) - 6;
        
        // write-to-precharge time for commands to the same bank in cycles
        const u32 WTP = WL + BL/2 + 1 + CEIL(tWR/tCK_avg) - 8;
        
        // #_of_rows per die for 8Gb density
        const u32 numOfRows = 65536;
        // {REFRESH, REFRESH_LO} = max[(tREF/#_of_rows) / (emc_clk_period) - 64, (tREF/#_of_rows) / (emc_clk_period) * 97%]
        // emc_clk_period = dram_clk / 2;
        // 1600 MHz: 5894, but N' set to 6176 (~4.8% margin)
        const u32 REFRESH = MIN((u32)65472, u32(std::ceil((double(C.tREFpb) * C.eristaEmcMaxClock / numOfRows * 1.048 / 2 - 64))) / 4 * 4);
        const u32 REFBW = MIN((u32)65536, REFRESH+64);
        
        // Write With Auto Precharge to to Power-Down Entry
        const u32 WTPDEN = WTP + 1 + CEIL(tDQSS_max/tCK_avg) + CEIL(tDQS2DQ_max/tCK_avg) + 6;
        
        // Additional time after t XP hasexpired until the MRR commandmay be issued
        const double tMRRI = C.tRCD + 3 * tCK_avg;
        
        // tPDEX2MRR (timing delay from exiting powerdown mode to MRR command) in ns
        const double tPDEX2MRR = tXP + tMRRI;
    }
    namespace pcv::mariko {
        // tCK_avg (average clock period) in ns
        const double tCK_avg = 1000'000. / C.marikoEmcMaxClock;
        // Write Latency
        const u32 WL = 14;
        // Read Latency
        const u32 RL = 32;

        // minimum number of cycles from any read command to any write command, irrespective of bank
        
        // Delay Time From WRITE-to-READ
        const u32 W2R = WL + BL/2 + 1 + CEIL(C.tWTR/tCK_avg);
        
        // write-to-precharge time for commands to the same bank in cycles
        const u32 WTP = WL + BL/2 + 1 + CEIL(tWR/tCK_avg);
        
        // Read-To-MRW delay
        const u32 RTM = RL + BL/2 + CEIL(tDQSCK_max/tCK_avg) + FLOOR(tRPST) + CEIL(7.5/tCK_avg);
        
        // Write-To-MRW/MRR delay
        const u32 WTM = WL + 1 + BL/2 + CEIL(7.5/tCK_avg);
        
        // Read With AP-To-MRW/MRR delay
        const u32 RATM = RTM + CEIL(tRTP/tCK_avg) - 8;
        
        // Write With AP-To-MRW/MRR delay
        const u32 WATM = WTM + CEIL(tWR/tCK_avg);
        
        // #_of_rows per die for 8Gb density
        const u32 numOfRows = 65536;
        // {REFRESH, REFRESH_LO} = max[(tREF/#_of_rows) / (emc_clk_period) - 64, (tREF/#_of_rows) / (emc_clk_period) * 97%]
        // emc_clk_period = dram_clk / 2;
        // 1600 MHz: 5894, but N' set to 6176 (~4.8% margin)
        const u32 REFRESH = MIN((u32)65472, u32(std::ceil((double(C.tREFpb) * C.marikoEmcMaxClock / numOfRows * 1.048 / 2 - 64))) / 4 * 4);
        const u32 REFBW = MIN((u32)65536, REFRESH+64);
        
        // Write With Auto Precharge to to Power-Down Entry
        const u32 WTPDEN = WTP + 1 + CEIL(tDQSS_max/tCK_avg) + CEIL(tDQS2DQ_max/tCK_avg) + 6;
        
        // Additional time after t XP hasexpired until the MRR commandmay be issued
        const double tMRRI = C.tRCD + 3 * tCK_avg;
        
        // tPDEX2MRR (timing delay from exiting powerdown mode to MRR command) in ns
        const double tPDEX2MRR = tXP + tMRRI;
    }
}
