{"Source Block": ["oh/src/stdlib/dv/oh_simctrl.v@112:136@HdlStmProcess", "\t  $display(\"TEST %0s STARTED\", testname);\n\t  start <= 1'b1; \n       end\n   \n   //STOP SIMULATION ON END\n   always @ (posedge clk1 or negedge nreset)\n     if(!nreset)\n       test_fail <= 1'b0;\n     else if(stim_done & test_done)\n       begin\n\t  #500\n\t  $display(\"-------------------\");\n\t  if(test_fail | test_diff)\n\t    $display(\"TEST %0s FAILED\", testname);\n\t  else\n\t    $display(\"TEST %0s PASSED\", testname);\t  \n\t  $finish;\n       end\n     else if (test_diff)\n       test_fail <= 1'b1;\n   \n   //#################################\n   // TIMEOUT\n   //#################################\n   initial\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[127, "\t    $display(\"TEST %0s PASSED\", testname);\t  \n"]], "Add": [[127, "\t    $display(\"TEST %0s PASSED\", testname);\n"]]}}