#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Wed Jan 29 10:33:33 2025
# Process ID         : 22494
# Current directory  : /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1
# Command line       : vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/design_1_wrapper.vds
# Journal file       : /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/vivado.jou
# Running On         : titan
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency      : 2304.007 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8185 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10332 MB
# Available Virtual  : 6989 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/school/cse293-final-project/Toolbox/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22679
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.570 ; gain = 412.254 ; free physical = 3203 ; free virtual = 5598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_gpio_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_gpio_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_snoop_debug_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_snoop_debug_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_snoop_debug_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_snoop_debug_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_uart_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_uart_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_uart_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_axis_uart_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:110]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:110]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:110]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:110]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:110]
INFO: [Synth 8-6157] synthesizing module 'design_1_rmii_axis_0_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_rmii_axis_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rmii_axis_0_0' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/.Xil/Vivado-22494-titan/realtime/design_1_rmii_axis_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ETH_MDC' of module 'design_1_rmii_axis_0_0' is unconnected for instance 'rmii_axis_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:117]
WARNING: [Synth 8-7071] port 'ETH_MDIO' of module 'design_1_rmii_axis_0_0' is unconnected for instance 'rmii_axis_0' [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:117]
WARNING: [Synth 8-7023] instance 'rmii_axis_0' of module 'design_1_rmii_axis_0_0' has 20 connections declared, but only 18 given [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:117]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.539 ; gain = 489.223 ; free physical = 3117 ; free virtual = 5513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1984.445 ; gain = 498.129 ; free physical = 3109 ; free virtual = 5505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1984.445 ; gain = 498.129 ; free physical = 3109 ; free virtual = 5505
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.445 ; gain = 0.000 ; free physical = 3109 ; free virtual = 5505
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0_in_context.xdc] for cell 'design_1_i/rmii_axis_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0_in_context.xdc] for cell 'design_1_i/rmii_axis_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0_in_context.xdc] for cell 'design_1_i/axis_gpio_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0_in_context.xdc] for cell 'design_1_i/axis_gpio_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0_in_context.xdc] for cell 'design_1_i/axis_snoop_debug_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0_in_context.xdc] for cell 'design_1_i/axis_snoop_debug_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_uart_0_0/design_1_axis_uart_0_0/design_1_axis_uart_0_0_in_context.xdc] for cell 'design_1_i/axis_uart_0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_uart_0_0/design_1_axis_uart_0_0/design_1_axis_uart_0_0_in_context.xdc] for cell 'design_1_i/axis_uart_0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/Toolbox/utils/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/Toolbox/utils/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ericbreh/school/cse293-final-project/Toolbox/utils/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.371 ; gain = 0.000 ; free physical = 2925 ; free virtual = 5422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.371 ; gain = 0.000 ; free physical = 2925 ; free virtual = 5421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2033.371 ; gain = 547.055 ; free physical = 2984 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2041.375 ; gain = 555.059 ; free physical = 2984 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  /home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  /home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rmii_axis_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_snoop_debug_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_uart_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2041.375 ; gain = 555.059 ; free physical = 2984 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2041.375 ; gain = 555.059 ; free physical = 2982 ; free virtual = 5430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2041.375 ; gain = 555.059 ; free physical = 2979 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2120.375 ; gain = 634.059 ; free physical = 2978 ; free virtual = 5384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2120.375 ; gain = 634.059 ; free physical = 2978 ; free virtual = 5384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2130.391 ; gain = 644.074 ; free physical = 2969 ; free virtual = 5375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2828 ; free virtual = 5234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2828 ; free virtual = 5234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2828 ; free virtual = 5234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2828 ; free virtual = 5234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2830 ; free virtual = 5236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2830 ; free virtual = 5236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axis_gpio_0_0        |         1|
|2     |design_1_axis_snoop_debug_0_0 |         1|
|3     |design_1_axis_uart_0_0        |         1|
|4     |design_1_clk_wiz_0_0          |         1|
|5     |design_1_proc_sys_reset_0_0   |         1|
|6     |design_1_rmii_axis_0_0        |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axis_gpio_0        |     1|
|2     |design_1_axis_snoop_debug_0 |     1|
|3     |design_1_axis_uart_0        |     1|
|4     |design_1_clk_wiz_0          |     1|
|5     |design_1_proc_sys_reset_0   |     1|
|6     |design_1_rmii_axis_0        |     1|
|7     |IBUF                        |    21|
|8     |OBUF                        |    21|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2292.203 ; gain = 805.887 ; free physical = 2830 ; free virtual = 5236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2292.203 ; gain = 756.961 ; free physical = 2826 ; free virtual = 5232
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2292.211 ; gain = 805.887 ; free physical = 2826 ; free virtual = 5232
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.211 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5232
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.211 ; gain = 0.000 ; free physical = 2982 ; free virtual = 5395
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f0b00d45
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2292.211 ; gain = 925.953 ; free physical = 2982 ; free virtual = 5395
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1842.077; main = 1687.241; forked = 307.735
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3152.012; main = 2292.203; forked = 909.621
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2316.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 5396
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 10:35:00 2025...
