0.7
2020.2
Oct 19 2021
02:56:52
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sim_1/new/tb_top.sv,1649428462,systemVerilog,,,,tb_top,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/PE.sv,1649775993,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/new/shift_register.sv,,PE,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/PE_array.sv,1649778740,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv,,PE_array,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv,1649779744,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/decoder.sv,,controller,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/decoder.sv,1649426732,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_array.sv,,decoder,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_array.sv,1649161556,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_unit.sv,,elementwise_array,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_unit.sv,1649161553,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/input_buffer.sv,,elementwise_unit,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/input_buffer.sv,1647868644,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/instruction_buffer.sv,,input_buffer,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/instruction_buffer.sv,1649349117,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/shared_memory.sv,,instruction_buffer,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/shared_memory.sv,1649779956,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/weight_buffer.sv,,shared_memory,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/top.sv,1649779098,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/PE_array.sv,,top,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/weight_buffer.sv,1647868688,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/imports/lab2_src/PE.sv,,weight_buffer,,uvm,,,,,,
/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sources_1/new/shift_register.sv,1649258922,systemVerilog,,/home/guanrenyang/AI3615-AI-Chip-Design/homework2/lab2/lab2.srcs/sim_1/new/tb_top.sv,,shift_register,,uvm,,,,,,
