# TCP Offload Engine

A hardware-accelerated TCP/IP stack implementation in VHDL for Xilinx FPGAs with RGMII interface.

## ğŸš€ Features

- **Complete TCP/IP Stack**: TCP, UDP, DHCP, ICMP protocols
- **RGMII Interface**: 125 MHz operation with auto-negotiation
- **Dual Interfaces**: AXI4-Lite control + AXI4-Stream data
- **Hardware Acceleration**: Offloads TCP processing from CPU
- **Multi-Connection**: Supports minimum 2 simultaneous TCP connections
- **Advanced TCP Features**: SACK, timestamps, congestion control
- **FPGA Optimized**: Uses Block RAM for 4KB packet buffering

## ğŸ“ Project Structure

```
tcp-offload-engine/
â”œâ”€â”€ src/vhdl/                    # VHDL source code
â”‚   â”œâ”€â”€ core/                    # Core components
â”‚   â”‚   â”œâ”€â”€ tcp_offload_pkg.vhd     # Package definitions
â”‚   â”‚   â””â”€â”€ packet_buffer.vhd       # BRAM packet buffering
â”‚   â”œâ”€â”€ interfaces/              # Interface modules
â”‚   â”‚   â”œâ”€â”€ rgmii_interface.vhd     # RGMII PHY interface
â”‚   â”‚   â”œâ”€â”€ axi4_lite_interface.vhd # AXI4-Lite control
â”‚   â”‚   â””â”€â”€ axi4_stream_interface.vhd # AXI4-Stream data
â”‚   â”œâ”€â”€ protocols/               # Protocol implementations
â”‚   â”‚   â”œâ”€â”€ ethernet_mac.vhd        # Ethernet MAC layer
â”‚   â”‚   â”œâ”€â”€ ip_layer.vhd            # IP layer with ICMP
â”‚   â”‚   â”œâ”€â”€ tcp_engine.vhd          # TCP protocol engine
â”‚   â”‚   â”œâ”€â”€ udp_engine.vhd          # UDP protocol engine
â”‚   â”‚   â””â”€â”€ dhcp_client.vhd         # DHCP client
â”‚   â”œâ”€â”€ testbench/               # Test infrastructure
â”‚   â”‚   â”œâ”€â”€ tcp_protocol_tb_pkg.vhd # Test utilities
â”‚   â”‚   â”œâ”€â”€ tcp_offload_tb.vhd      # Basic functionality test
â”‚   â”‚   â”œâ”€â”€ tcp_connection_test_tb.vhd # TCP connection tests
â”‚   â”‚   â”œâ”€â”€ udp_dhcp_test_tb.vhd    # UDP/DHCP tests
â”‚   â”‚   â””â”€â”€ packet_gen_test_tb.vhd  # Packet generation tests
â”‚   â””â”€â”€ tcp_offload_engine_top.vhd # Top-level integration
â”œâ”€â”€ scripts/                     # Build and test scripts
â”‚   â”œâ”€â”€ run_sim.sh                  # Basic simulation
â”‚   â””â”€â”€ run_comprehensive_tests.sh # Full test suite
â”œâ”€â”€ docs/                        # Documentation
â”‚   â”œâ”€â”€ ARCHITECTURE.md             # System architecture
â”‚   â”œâ”€â”€ INTEGRATION_GUIDE.md        # Integration guide
â”‚   â”œâ”€â”€ COMPREHENSIVE_TESTING_GUIDE.md # Testing guide
â”‚   â””â”€â”€ TEST_SUITE_SUMMARY.md       # Test results summary
â”œâ”€â”€ tests/                       # Test configurations
â”œâ”€â”€ examples/                    # Usage examples
â””â”€â”€ tools/                       # Development tools
```

## ğŸ”§ Requirements

### Hardware
- **FPGA**: Xilinx 7-series or later
- **PHY**: RGMII-compatible Gigabit Ethernet PHY
- **Resources**: ~50K LUTs, ~100 Block RAMs (estimated)

### Software
- **GHDL**: 1.0.0 or later for simulation
- **GTKWave**: For waveform viewing
- **Vivado**: 2019.1 or later for synthesis

## ğŸš€ Quick Start

### 1. Clone Repository
```bash
git clone https://github.com/your-org/tcp-offload-engine.git
cd tcp-offload-engine
```

### 2. Run Basic Tests
```bash
# Basic functionality test
chmod +x scripts/run_sim.sh
./scripts/run_sim.sh

# Comprehensive protocol tests
chmod +x scripts/run_comprehensive_tests.sh
./scripts/run_comprehensive_tests.sh
```

### 3. View Results
```bash
# View simulation logs
cat work/simulation.log

# View waveforms
gtkwave work/wave.ghw
```

## ğŸ“‹ Configuration

### AXI4-Lite Register Map
| Address | Register | Description |
|---------|----------|-------------|
| 0x00 | CONTROL | Engine enable, protocol enables |
| 0x04 | STATUS | Link status, engine status |
| 0x08 | MAC_ADDR_LOW | MAC address [31:0] |
| 0x0C | MAC_ADDR_HIGH | MAC address [47:32] |
| 0x10 | IP_ADDR | Local IP address |
| 0x14 | SUBNET_MASK | Subnet mask |
| 0x18 | GATEWAY | Gateway IP address |
| 0x1C | TCP_PORT_0 | TCP port 0 configuration |
| 0x20 | TCP_PORT_1 | TCP port 1 configuration |

### Key Parameters
- **Clock Frequency**: 125 MHz (system), 100 MHz (AXI)
- **Buffer Size**: 4KB per connection
- **Maximum Frame Size**: 1518 bytes
- **TCP Window Size**: Configurable, default 8KB

## ğŸ§ª Testing

The project includes comprehensive test suites:

### Test Levels
1. **Unit Tests**: Individual component validation
2. **Protocol Tests**: TCP/UDP/DHCP protocol compliance
3. **Integration Tests**: End-to-end functionality
4. **Performance Tests**: Throughput and latency

### Test Coverage
- âœ… **Packet Generation**: Validated protocol packet creation
- âœ… **Interface Testing**: AXI4-Lite/Stream functionality
- âœ… **Basic Protocol**: TCP handshake, UDP packets, DHCP discovery
- âš ï¸ **Advanced Features**: SACK, timestamps (framework ready)
- âŒ **Performance**: Throughput testing (planned)

See [Testing Guide](docs/COMPREHENSIVE_TESTING_GUIDE.md) for details.

## ğŸ—ï¸ Architecture

The TCP Offload Engine implements a complete hardware TCP/IP stack:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Host Application                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚ AXI4-Stream
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              AXI4-Stream Interface                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚               TCP Engine                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚            UDP Engine        â”‚        DHCP Client       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                     IP Layer                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                  Ethernet MAC                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                 RGMII Interface                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚ RGMII
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                Ethernet PHY                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

See [Architecture Guide](docs/ARCHITECTURE.md) for detailed design.

## ğŸ“– Documentation

- **[Architecture](docs/ARCHITECTURE.md)**: System design and component details
- **[Integration Guide](docs/INTEGRATION_GUIDE.md)**: How to integrate into your design
- **[Testing Guide](docs/COMPREHENSIVE_TESTING_GUIDE.md)**: Complete testing methodology
- **[Test Results](docs/TEST_SUITE_SUMMARY.md)**: Current validation status

## ğŸ¤ Contributing

1. Fork the repository
2. Create a feature branch
3. Add tests for new functionality
4. Ensure all tests pass
5. Submit a pull request

### Development Standards
- All VHDL code must be VHDL-2008 compliant
- Comprehensive test coverage required
- Documentation must be updated
- Follow existing coding style

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ·ï¸ Status

**Current Version**: 1.0.0-beta  
**Status**: Development/Testing  
**Last Updated**: 2024-06-17

### Readiness Levels
- ğŸŸ¢ **Development Ready**: Core infrastructure complete
- ğŸŸ¡ **Testing Phase**: Protocol validation in progress  
- ğŸ”´ **Production**: Additional validation required

## ğŸ“ Support

- **Issues**: Use GitHub Issues for bug reports
- **Discussions**: Use GitHub Discussions for questions
- **Documentation**: Check the `docs/` folder

## ğŸ™ Acknowledgments

- Built using GHDL open-source VHDL simulator
- Tested with GTKWave waveform viewer
- Designed for Xilinx FPGA platforms