$date
	Sat Sep 26 03:09:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bcd_tb $end
$var wire 5 ! y [4:0] $end
$var reg 5 " i [4:0] $end
$var reg 5 # x [4:0] $end
$scope module bcd $end
$var wire 5 $ x [4:0] $end
$var reg 5 % y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
b0 #
b0 "
b1 !
$end
#1
b10 !
b10 %
b1 #
b1 $
b1 "
#2
b11 !
b11 %
b10 #
b10 $
b10 "
#3
b100 !
b100 %
b11 #
b11 $
b11 "
#4
b101 !
b101 %
b100 #
b100 $
b100 "
#5
b110 !
b110 %
b101 #
b101 $
b101 "
#6
b111 !
b111 %
b110 #
b110 $
b110 "
#7
b1000 !
b1000 %
b111 #
b111 $
b111 "
#8
b1001 !
b1001 %
b1000 #
b1000 $
b1000 "
#9
b0 !
b0 %
b1001 #
b1001 $
b1001 "
#10
b0xxxx !
b0xxxx %
b1010 #
b1010 $
b1010 "
#11
b1011 #
b1011 $
b1011 "
#12
b1100 "
