library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity regi is
Port ( Clk,rst,load : in STD_LOGIC; data_in : in STD_LOGIC_vector(7 downto 0);  data_out : out STD_LOGIC_vector(7 downto 0));
end regi;
architecture Behavioral of regi is
signal reg:STD_LOGIC_vector(7 downto 0);
begin
process(Clk,load)
begin
if (rst='1') then 
reg<="00000000";
elsif (rising_edge(Clk)) then
if (load = '1') then
reg<= Data_in;
else
reg<=reg;
end if;
end if;
end process;
data_out<=reg;
end Behavioral;
