# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../FIR_Filter.srcs/sources_1/imports/Lab4/fir_filter_test.sv" \
"../../../../FIR_Filter.srcs/sources_1/imports/Lab4/measure_sine_peak.sv" \
"../../../../FIR_Filter.srcs/sources_1/imports/Lab4/sig_gen.sv" \
"../../../../FIR_Filter.srcs/sim_1/imports/Lab4/tb_fir_filter_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
