Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:15:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_route_timing.rpt
| Design       : Channel_Accumulator
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
A0/wr_addr_reg[4]/C            A0/wr_data_reg[15]/D           6.560         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[13]/D           6.564         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[14]/D           6.613         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[12]/D           6.635         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[11]/D           6.649         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[9]/D            6.653         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[10]/D           6.702         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[8]/D            6.724         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[7]/D            6.738         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[5]/D            6.742         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[6]/D            6.791         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[4]/D            6.813         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[3]/D            6.915         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[2]/D            6.960         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[1]/D            7.064         
A0/wr_addr_reg[4]/C            A0/wr_data_reg[0]/D            7.180         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/rp_reg[2]/D      7.231         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[0]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[1]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[2]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[3]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[4]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[5]/CE           7.290         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[6]/CE           7.294         
A0/wr_addr_reg[4]/C            A0/wr_addr_reg[7]/CE           7.294         
CH0/fifo_mult/rp_reg[1]/C      A0/row_id_rd_en_reg_reg/D      7.367         
A0/wr_en_reg/C                 A0/fifo_data_out/wp_reg[1]/CE  7.605         
A0/wr_en_reg/C                 A0/fifo_data_out/wp_reg[2]/CE  7.605         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/rp_reg[1]/D      7.673         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/rp_reg[0]/D      7.681         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/gb_reg/D         7.797         
CH0/fifo_mult/rp_reg[1]/C      CH0/vec_val_rd_en_reg_reg/D    7.800         
A0/fifo_data_out/wp_reg[1]/C   A0/fifo_data_out/gb_reg/D      7.958         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMA/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMA_D1/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMB/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMB_D1/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMC/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMC_D1/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMD/WE
                                                              8.028         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_6_11/RAMD_D1/WE
                                                              8.028         
A0/wr_addr_reg[4]/C            A0/wr_en_reg/D                 8.127         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMA/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMA_D1/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMB/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMB_D1/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMC/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMC_D1/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMD/WE
                                                              8.135         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_0_5/RAMD_D1/WE
                                                              8.135         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/rp_reg[2]/CE     8.194         
CH0/mult_wr_en_reg/C           CH0/fifo_mult/wp_reg[0]/D      8.208         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[15]/CE            8.291         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[10]/CE          8.300         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[11]/CE          8.300         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[8]/CE           8.300         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[9]/CE           8.300         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[0]/CE           8.304         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[1]/CE           8.304         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[2]/CE           8.304         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[3]/CE           8.304         
A0/wr_en_reg/C                 A0/fifo_data_out/wp_reg[0]/CE  8.343         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[5]/D
                                                              8.365         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[4]/D
                                                              8.390         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[11]/CE            8.390         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[12]/CE            8.390         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[13]/CE            8.390         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[14]/CE            8.390         
A0/fifo_data_out/rp_reg[0]/C   A0/fifo_data_out/u0/out_a_reg[1]/D
                                                              8.393         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[4]/CE           8.399         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[5]/CE           8.399         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[6]/CE           8.399         
A0/row_id_rd_en_reg_reg/C      A0/wr_data_reg[7]/CE           8.399         
A0/fifo_data_out/rp_reg[0]/C   A0/fifo_data_out/u0/out_a_reg[3]/D
                                                              8.405         
CH0/mult_wr_en_reg/C           CH0/fifo_mult/wp_reg[1]/D      8.405         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMA/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMA_D1/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMB/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMB_D1/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMC/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMC_D1/WADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMD/ADR2
                                                              8.409         
CH0/fifo_mult/wp_reg[2]/C      CH0/fifo_mult/u0/ram_reg_0_7_12_15/RAMD_D1/ADR2
                                                              8.409         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[13]/D
                                                              8.412         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[15]/D
                                                              8.418         
A0/fifo_data_out/rp_reg[0]/C   A0/fifo_data_out/u0/out_a_reg[0]/D
                                                              8.419         
A0/fifo_data_out/rp_reg[0]/C   A0/fifo_data_out/u0/out_a_reg[2]/D
                                                              8.428         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[12]/D
                                                              8.438         
CH0/mult_wr_en_reg/C           CH0/fifo_mult/wp_reg[2]/D      8.439         
CH0/fifo_mult/rp_reg[1]/C      CH0/fifo_mult/u0/out_a_reg[14]/D
                                                              8.443         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMA/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMA_D1/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMB/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMB_D1/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMC/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMC_D1/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMD/WE
                                                              8.487         
A0/wr_en_reg/C                 A0/fifo_data_out/u0/ram_reg_0_7_12_15/RAMD_D1/WE
                                                              8.487         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[10]/CE            8.497         
CH0/vec_val_rd_en_reg_reg/C    CH0/mult_reg[7]/CE             8.497         



