<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>W5300 - SOCKET APIs: COMMON_REG</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>COMMON_REG<br>
<small>
[<a class="el" href="group___i_i_n_c_h_i_p___r_e_g.html">IINCHIP_REG</a>]</small>
</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
COMMON register group<br>
 It set the basic for the networking.<br>
 It sets a configuration such as interrupt, network information, memory allocation, etc. <br>
 And it includes registers from <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75">IR</a> to <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g576bc49bdc729fca36e1926dbfe8e862">IDR</a>.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75" title="Interrupt register.">IR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30fd4faef73fc23b1f09a0bd643455c1" title="Interrupt mask register.">IMR</a> : Interrupt <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g2786df906e3569b2b578ecebfaabde15" title="Source hardware address register.">SHAR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g4949d98617f16809c74f2382ebe9e2c8" title="Gateway IP address register.">GAR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g49fe7cfa44021aa3ad5ba1f15f7809eb" title="Subnet mask register.">SUBR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gc1017606925e844389f81ccc7fc7799b" title="Source IP address register.">SIPR</a> : Network information <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8f14d04b8bcaf04226f4fe5c112b60aa" title="Retransmittion timeout-period register.">RTR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g37adcf98d04632a70fc1e3aff01be01e" title="Retransmittion retry count reigster.">RCR</a> : Data retransmittion <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g645e0e3979d614184a0cae20d799bcfc" title="Transmit memory size of each SOCKET reigster.">TMS01R</a>, <a class="el" href="w5300_8h.html#bc3e1bfc4f6737b770cbb9ccf41061ea">TMS23R</a>, <a class="el" href="w5300_8h.html#7a138b25e2c4ace67dd1677391993f89">TMS45R</a>, <a class="el" href="w5300_8h.html#4b5670ad3f5d41fd3b7c06c59dfa7b41">TMS67R</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g83eb3ac1f432aef53bf9beaf44667928" title="Transmit memory size of each SOCKET reigster.">RMS01R</a>, <a class="el" href="w5300_8h.html#23062c9726f85d82c078ee01768e90ef">RMS23R</a>, <a class="el" href="w5300_8h.html#7776313a71b097ee127ab622f8c0a2dd">RMS45R</a>, <a class="el" href="w5300_8h.html#e1099ba7c2032a05aa013fae0786a25f">RMS67R</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8c9d89239c03e5c4a019e7f514c5c0b4" title="Memory type register.">MTYPER</a> : Memory allocation <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g855e3289b9e4179993b711414ffbe614" title="Authentication type register.">PATR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g29dd564a4c90f2efa7cc7ee03ddba7d5" title="PPP link control protocol request timer register.">PTIMER</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g38623bdb10024e303a5dcd7a443bd89c" title="PPPoE session ID register.">PSIDR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gcf9041e8c31a5c732bb306053e8916c7" title="PPPoE destination hardware address register.">PDHAR</a> : PPPoE <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g6ce7e2945cd7d83c6f8c7f97bd9c27b0" title="Unreachable IP address register.">UIPR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gab2aaf717d74299303b89630ee2c7ecb" title="Unreachable port number register.">UPORTR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g70f93824d374ecd8394fa92e73907c7d" title="Fragment MTU register.">FMTUR</a> : ICMP message <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g3628c555bf99a7e8240d5c2c5167b7cf" title="PIN &#39;BRDYn&#39; configure register.">Pn_BRDYR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30622fd8eee24929afb142224c95a9d4" title="PIN &#39;BRDYn&#39; buffer depth Register.">Pn_BDPTHR</a> : PIN <b>'BRDYn'</b> Configuration <p>
<a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g576bc49bdc729fca36e1926dbfe8e862" title="W5300 identification register">IDR</a> : <b>W5300</b> ID </dd></dl>

<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75">IR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt register.  <a href="#g68e22635ff207d8ca10459833856bd75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30fd4faef73fc23b1f09a0bd643455c1">IMR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register.  <a href="#g30fd4faef73fc23b1f09a0bd643455c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g2786df906e3569b2b578ecebfaabde15">SHAR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source hardware address register.  <a href="#g2786df906e3569b2b578ecebfaabde15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g4949d98617f16809c74f2382ebe9e2c8">GAR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gateway IP address register.  <a href="#g4949d98617f16809c74f2382ebe9e2c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g49fe7cfa44021aa3ad5ba1f15f7809eb">SUBR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x14)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Subnet mask register.  <a href="#g49fe7cfa44021aa3ad5ba1f15f7809eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gc1017606925e844389f81ccc7fc7799b">SIPR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source IP address register.  <a href="#gc1017606925e844389f81ccc7fc7799b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8f14d04b8bcaf04226f4fe5c112b60aa">RTR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x1C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retransmittion timeout-period register.  <a href="#g8f14d04b8bcaf04226f4fe5c112b60aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g37adcf98d04632a70fc1e3aff01be01e">RCR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x1E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retransmittion retry count reigster.  <a href="#g37adcf98d04632a70fc1e3aff01be01e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g645e0e3979d614184a0cae20d799bcfc">TMS01R</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x20)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit memory size of each <code>SOCKET</code> reigster.  <a href="#g645e0e3979d614184a0cae20d799bcfc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g83eb3ac1f432aef53bf9beaf44667928">RMS01R</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x28)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit memory size of each <code>SOCKET</code> reigster.  <a href="#g83eb3ac1f432aef53bf9beaf44667928"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8c9d89239c03e5c4a019e7f514c5c0b4">MTYPER</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x30)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory type register.  <a href="#g8c9d89239c03e5c4a019e7f514c5c0b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g855e3289b9e4179993b711414ffbe614">PATR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x32)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Authentication type register.  <a href="#g855e3289b9e4179993b711414ffbe614"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g29dd564a4c90f2efa7cc7ee03ddba7d5">PTIMER</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x36)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PPP link control protocol request timer register.  <a href="#g29dd564a4c90f2efa7cc7ee03ddba7d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g3107ade618a9ef3bcc8c3d90de67858e">PMAGICR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x38)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PPP LCP magic number register.  <a href="#g3107ade618a9ef3bcc8c3d90de67858e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g38623bdb10024e303a5dcd7a443bd89c">PSIDR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x3C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PPPoE session ID register.  <a href="#g38623bdb10024e303a5dcd7a443bd89c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gcf9041e8c31a5c732bb306053e8916c7">PDHAR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x40)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PPPoE destination hardware address register.  <a href="#gcf9041e8c31a5c732bb306053e8916c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g6ce7e2945cd7d83c6f8c7f97bd9c27b0">UIPR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x48)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unreachable IP address register.  <a href="#g6ce7e2945cd7d83c6f8c7f97bd9c27b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gab2aaf717d74299303b89630ee2c7ecb">UPORTR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x4C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unreachable port number register.  <a href="#gab2aaf717d74299303b89630ee2c7ecb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g70f93824d374ecd8394fa92e73907c7d">FMTUR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x4E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fragment MTU register.  <a href="#g70f93824d374ecd8394fa92e73907c7d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g3628c555bf99a7e8240d5c2c5167b7cf">Pn_BRDYR</a>(n)&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x60 + n*4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIN <b>'BRDYn'</b> configure register.  <a href="#g3628c555bf99a7e8240d5c2c5167b7cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30622fd8eee24929afb142224c95a9d4">Pn_BDPTHR</a>(n)&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x60 + n*4 + 2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIN <b>'BRDYn'</b> buffer depth Register.  <a href="#g30622fd8eee24929afb142224c95a9d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g576bc49bdc729fca36e1926dbfe8e862">IDR</a>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0xFE)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><b>W5300</b> identification register  <a href="#g576bc49bdc729fca36e1926dbfe8e862"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g70f93824d374ecd8394fa92e73907c7d"></a><!-- doxytag: member="w5300.h::FMTUR" ref="g70f93824d374ecd8394fa92e73907c7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMTUR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x4E)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fragment MTU register. 
<p>
RESET : 0x0000 <br>
 When communicating with a peer having a different MTU, <em>iichip</em> can receive an ICMP(Fragment MTU) packet. <br>
 At this case, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75">IR</a>(<a class="el" href="w5300_8h.html#3c5837fd0013e4f411887b2b4920cb09">IR_FMTU</a>) becomes '1' and destination IP address and fragment MTU of the received ICMP packet can be acquired through <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g6ce7e2945cd7d83c6f8c7f97bd9c27b0">UIPR</a> and FMTUR. <br>
 In order to communicate with the peer continously, set the FMTUR to <a class="el" href="group___s_o_c_k_e_t___r_e_g.html#g4c0679d6d132651861d71e1f6e5d91de">Sn_MSSR</a> of the <code>SOCKET</code>, and then try to communicate again. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00475">475</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00245">getFMTUR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4949d98617f16809c74f2382ebe9e2c8"></a><!-- doxytag: member="w5300.h::GAR" ref="g4949d98617f16809c74f2382ebe9e2c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Gateway IP address register. 
<p>
RESET : 0.0.0.0 <br>
 It configures gateway IP address. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00224">224</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00130">getGAR()</a>, and <a class="el" href="w5300_8c-source.html#l00137">setGAR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g576bc49bdc729fca36e1926dbfe8e862"></a><!-- doxytag: member="w5300.h::IDR" ref="g576bc49bdc729fca36e1926dbfe8e862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0xFE)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>W5300</b> identification register 
<p>
RESET : 0x5300 <br>
 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00528">528</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00274">getIDR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30fd4faef73fc23b1f09a0bd643455c1"></a><!-- doxytag: member="w5300.h::IMR" ref="g30fd4faef73fc23b1f09a0bd643455c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register. 
<p>
RESET : 0x0000 <br>
 It configures the interrupt of <b>W5300</b> to notify the host. <br>
 Each interrupt mask bit of IMR corresponds to each interrupt bit of <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75">IR</a>. <br>
 When any bit of IR is set as '1' and its corresponding bit of IMR is also set as '1', interrupt is issued to the host. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00192">192</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00102">getIMR()</a>, and <a class="el" href="w5300_8c-source.html#l00106">setIMR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g68e22635ff207d8ca10459833856bd75"></a><!-- doxytag: member="w5300.h::IR" ref="g68e22635ff207d8ca10459833856bd75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt register. 
<p>
RESET : 0x0000 <br>
 It is the register to notify <b>W5300</b> interrupt type to the Host. <br>
 If any interrupt occurs, its related bit is set as '1'.<br>
 When its related mask bit is '1', b\ '/INT' signal is asserted low. <b>'/INT'</b> keeps low until all bits of IR becomes '0'. If all bits of IR become '0', it becomes high de-assert.<br>
 In order to clear its higher bits(15-8) which is set as '1', the host <b>should</b> write the bit as '1'. <br>
 In case of its lower bits(7~0) which is set as '1', it is automatically cleared when clearing the related bit of <a class="el" href="group___s_o_c_k_e_t___r_e_g.html#g2054e0221824ec7469e54f7b61ddaea9">Sn_IR</a>.<br>
<br>
<p>
Each bit of IR defines as the following.<ul>
<li><a class="el" href="w5300_8h.html#f9f1b3789ca0ee180c6a26409ea90c83">IR_IPCF</a> : 7 bit of IR's MSB</li><li><a class="el" href="w5300_8h.html#db6e324f54187711e7e6c5fcff195395">IR_DPUR</a> : 6 bit of IR's MSB</li><li><a class="el" href="w5300_8h.html#12847b9f8489572d7f626f88a3acaeda">IR_PPPT</a> : 5 bit of IR's MSB</li><li><a class="el" href="w5300_8h.html#3c5837fd0013e4f411887b2b4920cb09">IR_FMTU</a> : 4 bit of IR's MSB</li><li><a class="el" href="w5300_8h.html#23300fb72882cec90c23ecffce3e44a9">IR_SnINT(n)</a> : n bit of IR's LSB </li></ul>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00178">178</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00093">getIR()</a>, <a class="el" href="w5300_8c-source.html#l00536">iinchip_irq()</a>, and <a class="el" href="w5300_8c-source.html#l00097">setIR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8c9d89239c03e5c4a019e7f514c5c0b4"></a><!-- doxytag: member="w5300.h::MTYPER" ref="g8c9d89239c03e5c4a019e7f514c5c0b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTYPER&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory type register. 
<p>
'1' - TX memory <br>
 '0' - RX memory <br>
<br>
 RESET : 0x00FF <br>
 <b>W5300's</b> 128KBytes data communication memory (Internal TX/RX memory) is composed of 16 memory blocks of 8KBytes.<br>
 MTYPER configures type of each 8KB memory block - RX or TX. The type of 8KB memory block corresponds to each bit of MTYPER.<br>
 When the bit is '1', it is used as TX memory, and the bit is '0', it is used as RX memory. MTYPER is configured as TX memory type from the lower bit. <br>
 The rest of the bits not configured as TX memory, <b>should</b> be set as '0'.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g645e0e3979d614184a0cae20d799bcfc" title="Transmit memory size of each SOCKET reigster.">TMS01R</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g83eb3ac1f432aef53bf9beaf44667928" title="Transmit memory size of each SOCKET reigster.">RMS01R</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00353">353</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00577">sysinit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g855e3289b9e4179993b711414ffbe614"></a><!-- doxytag: member="w5300.h::PATR" ref="g855e3289b9e4179993b711414ffbe614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PATR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x32)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Authentication type register. 
<p>
RESET : 0x0000 <br>
 It notifies authentication method negotiated with PPPoE server. <b>W5300</b> supports 2 types of authentication methods.<ul>
<li>PAP : <b>0xC023</b> </li><li>CHAP : <b>0xC223</b> <br>
</li></ul>
<p>
For the detail, refer to 'How to use PPPoE in W5300.pdf' 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00369">369</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00191">getPATR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf9041e8c31a5c732bb306053e8916c7"></a><!-- doxytag: member="w5300.h::PDHAR" ref="gcf9041e8c31a5c732bb306053e8916c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDHAR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x40)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PPPoE destination hardware address register. 
<p>
RESET : 0x0000 <br>
 It notifies hardware address of PPPoE server (acquired by PPPoE-process of <b>W5300</b>). <br>
 For the detail, refer to 'How to use PPPoE in W5300.pdf' 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00425">425</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00219">getPDHAR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3107ade618a9ef3bcc8c3d90de67858e"></a><!-- doxytag: member="w5300.h::PMAGICR" ref="g3107ade618a9ef3bcc8c3d90de67858e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAGICR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x38)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PPP LCP magic number register. 
<p>
RESET : 0x--00 <br>
 It configures byte value to be used for 4Bytes 'Magic number' during LCP negotiation with PPPoE server. <br>
 For the detail, refer to 'How to use PPPoE in W5300.pdf' 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00397">397</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00205">getPMAGICR()</a>, and <a class="el" href="w5300_8c-source.html#l00209">setPMAGICR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30622fd8eee24929afb142224c95a9d4"></a><!-- doxytag: member="w5300.h::Pn_BDPTHR" ref="g30622fd8eee24929afb142224c95a9d4" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pn_BDPTHR          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x60 + n*4 + 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIN <b>'BRDYn'</b> buffer depth Register. 
<p>
RESET : 0xUUUU <br>
 ( 0 &lt;= n &lt;= 3 ) <br>
<br>
 It configures buffer depth of PIN <b>'BRDYn'</b>. <br>
 When monitoring TX memory and <a class="el" href="group___s_o_c_k_e_t___r_e_g.html#g91d0cb53e22206b143b192e59aca4511">Sn_TX_FSR</a> is same or bigger than Pn_BDPTHR, the PIN <b>'BRDYn'</b> is signaled. <br>
 When monitoring RX memory and <a class="el" href="group___s_o_c_k_e_t___r_e_g.html#g26baffcadf156ecb78ff9fda970e7abf">Sn_RX_RSR</a> is same or bigger than Pn_BDPTHR, PIN <b>'BRDYn'</b> is signaled. <br>
 The value for Pn_BDPTHR can't exceed TX/RX Memory size allocated by <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g645e0e3979d614184a0cae20d799bcfc">TMSxyR</a> or <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g83eb3ac1f432aef53bf9beaf44667928">RMSxyR</a> . 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00518">518</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00263">getPn_BDPTHR()</a>, and <a class="el" href="w5300_8c-source.html#l00267">setPn_BDPTHR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3628c555bf99a7e8240d5c2c5167b7cf"></a><!-- doxytag: member="w5300.h::Pn_BRDYR" ref="g3628c555bf99a7e8240d5c2c5167b7cf" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pn_BRDYR          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x60 + n*4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIN <b>'BRDYn'</b> configure register. 
<p>
RESET : 0x--00 <br>
 ( 0 &lt;= n &lt;= 3 ) <br>
<br>
 It sets the PIN <b>'BRDYn'</b> which is monitoring TX/RX memory status of the <code>SOCKET</code>.<br>
 If the free buffer size of TX memory is same or bigger than the buffer depth of <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30622fd8eee24929afb142224c95a9d4">Pn_BDPTHR</a>, or received buffer size of RX memory is same or bigger than the <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g30622fd8eee24929afb142224c95a9d4">Pn_BDPTHR</a>, PIN 'BRDYn' is <b>signaled</b>. <br>
<br>
<p>
Each bit of Pn_BRDYR defines as the following.<ul>
<li><a class="el" href="w5300_8h.html#47a886191c6048805be815f358b53b36">Pn_PEN</a> : 7 bit</li><li><a class="el" href="w5300_8h.html#3d39bc6c5cc4d03dd585ac0a0b42f0d9">Pn_MT</a> : 6 bit</li><li><a class="el" href="w5300_8h.html#9f1ef5d409813fbddd761a8f6226e8a4">Pn_PPL</a> : 5 bit</li><li><a class="el" href="w5300_8h.html#58a24c6e52a7104fb3860c1aa01b6840">Pn_SN(n)</a> : 2~0 bit </li></ul>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00500">500</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00253">getPn_BRDYR()</a>, and <a class="el" href="w5300_8c-source.html#l00257">setPn_BRDYR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g38623bdb10024e303a5dcd7a443bd89c"></a><!-- doxytag: member="w5300.h::PSIDR" ref="g38623bdb10024e303a5dcd7a443bd89c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSIDR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x3C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PPPoE session ID register. 
<p>
RESET : 0x0000 <br>
 It notifies PPP session ID to be used for communication with PPPoE server (acquired by PPPoE-process of <b>W5300</b>). <br>
 For the detail, refer to 'How to use PPPoE in W5300' 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00413">413</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00214">getPSIDR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g29dd564a4c90f2efa7cc7ee03ddba7d5"></a><!-- doxytag: member="w5300.h::PTIMER" ref="g29dd564a4c90f2efa7cc7ee03ddba7d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTIMER&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x36)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PPP link control protocol request timer register. 
<p>
RESET : 0x--28 <br>
 It configures transmitting timer of Link Control Protocol (LCP) Echo Request. Value 1 is about 25ms. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00385">385</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00196">getPTIMER()</a>, and <a class="el" href="w5300_8c-source.html#l00200">setPTIMER()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g37adcf98d04632a70fc1e3aff01be01e"></a><!-- doxytag: member="w5300.h::RCR" ref="g37adcf98d04632a70fc1e3aff01be01e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x1E)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retransmittion retry count reigster. 
<p>
RESET : 0x--08 <br>
 It configures the number of retransmission count. <br>
 When retransmission occurs as many as 'RCR+1' counts, Timeout interrupt is issued to the host.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8f14d04b8bcaf04226f4fe5c112b60aa" title="Retransmittion timeout-period register.">RTR</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75" title="Interrupt register.">IR</a>, <a class="el" href="group___s_o_c_k_e_t___r_e_g.html#g2054e0221824ec7469e54f7b61ddaea9" title="SOCKETn interrupt register">Sn_IR</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00280">280</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00181">getRCR()</a>, and <a class="el" href="w5300_8c-source.html#l00185">setRCR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g83eb3ac1f432aef53bf9beaf44667928"></a><!-- doxytag: member="w5300.h::RMS01R" ref="g83eb3ac1f432aef53bf9beaf44667928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RMS01R&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit memory size of each <code>SOCKET</code> reigster. 
<p>
RESET : 0x0808 <br>
 <b>RMSxyR</b> configures each internal RX memory size of <code>SOCKETx</code> and <code>SOCKETy</code> <br>
 RX memory size of each <code>SOCKET</code> is configurable in the range of 0~64KBytes. 8Kbytes is assigned when reset. <br>
 Total size of each socket's RX memory <b>should</b> be the multiple of 8.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g645e0e3979d614184a0cae20d799bcfc" title="Transmit memory size of each SOCKET reigster.">TMS01R</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8c9d89239c03e5c4a019e7f514c5c0b4" title="Memory type register.">MTYPER</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00321">321</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00577">sysinit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f14d04b8bcaf04226f4fe5c112b60aa"></a><!-- doxytag: member="w5300.h::RTR" ref="g8f14d04b8bcaf04226f4fe5c112b60aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x1C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retransmittion timeout-period register. 
<p>
RESET : 0x07D0 <br>
 It configures Retransmission Timeout-Period. <br>
 Value 1 is <b>100us</b>. <br>
 RTR is initialized with 2000(0x07D0) and has 200ms timeout-period. <dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g37adcf98d04632a70fc1e3aff01be01e" title="Retransmittion retry count reigster.">RCR</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00266">266</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00172">getRTR()</a>, and <a class="el" href="w5300_8c-source.html#l00176">setRTR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2786df906e3569b2b578ecebfaabde15"></a><!-- doxytag: member="w5300.h::SHAR" ref="g2786df906e3569b2b578ecebfaabde15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHAR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source hardware address register. 
<p>
RESET : 00.00.00.00.00.00 <br>
 It configures source hardware address (MAC address). 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00208">208</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00114">getSHAR()</a>, and <a class="el" href="w5300_8c-source.html#l00123">setSHAR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc1017606925e844389f81ccc7fc7799b"></a><!-- doxytag: member="w5300.h::SIPR" ref="gc1017606925e844389f81ccc7fc7799b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIPR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source IP address register. 
<p>
RESET : 0.0.0.0 <br>
 It configures source IP address or notifies source IP address acquired by PPPoE-Process of <b>W5300</b>. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00250">250</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00156">getSIPR()</a>, and <a class="el" href="w5300_8c-source.html#l00163">setSIPR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g49fe7cfa44021aa3ad5ba1f15f7809eb"></a><!-- doxytag: member="w5300.h::SUBR" ref="g49fe7cfa44021aa3ad5ba1f15f7809eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Subnet mask register. 
<p>
RESET : 0.0.0.0 <br>
 It configures subnet mask. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00237">237</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00143">getSUBR()</a>, and <a class="el" href="w5300_8c-source.html#l00150">setSUBR()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g645e0e3979d614184a0cae20d799bcfc"></a><!-- doxytag: member="w5300.h::TMS01R" ref="g645e0e3979d614184a0cae20d799bcfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMS01R&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit memory size of each <code>SOCKET</code> reigster. 
<p>
RESET : 0x0808 <br>
 <b>TMSxyR</b> configures each internal TX memory size of <code>SOCKETx</code> and <code>SOCKETy</code> <br>
 TX memory size of each <code>SOCKET</code> is configurable in the range of 0~64Kbytes. 8Kbytes is assigned when reset. <br>
 Total size of each <code>SOCKET's</code> TX memory <b>should</b> be the multiple of 8.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g83eb3ac1f432aef53bf9beaf44667928" title="Transmit memory size of each SOCKET reigster.">RMS01R</a>, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g8c9d89239c03e5c4a019e7f514c5c0b4" title="Memory type register.">MTYPER</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00295">295</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00577">sysinit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ce7e2945cd7d83c6f8c7f97bd9c27b0"></a><!-- doxytag: member="w5300.h::UIPR" ref="g6ce7e2945cd7d83c6f8c7f97bd9c27b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UIPR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x48)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unreachable IP address register. 
<p>
RESET : 0.0.0.0 <br>
 When trying to transmit UDP data to destination port number which is not open, <b>W5300</b> can receive ICMP (Destination port unreachable) packet. <br>
 In this case, <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g68e22635ff207d8ca10459833856bd75">IR</a>(<a class="el" href="w5300_8h.html#db6e324f54187711e7e6c5fcff195395">IR_DPUR</a>) becomes '1'. And destination IP address and unreachable port number of ICMP packet can be acquired through UIPR and <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#gab2aaf717d74299303b89630ee2c7ecb">UPORTR</a>. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00444">444</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00232">getUIPR()</a>, and <a class="el" href="w5300_8c-source.html#l00536">iinchip_irq()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gab2aaf717d74299303b89630ee2c7ecb"></a><!-- doxytag: member="w5300.h::UPORTR" ref="gab2aaf717d74299303b89630ee2c7ecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UPORTR&nbsp;&nbsp;&nbsp;(COMMON_REG_BASE + 0x4C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unreachable port number register. 
<p>
* RESET : 0x0000 <br>
 Refer to <a class="el" href="group___c_o_m_m_o_n___r_e_g.html#g6ce7e2945cd7d83c6f8c7f97bd9c27b0">UIPR</a>. 
<p>Definition at line <a class="el" href="w5300_8h-source.html#l00457">457</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00240">getUPORTR()</a>, and <a class="el" href="w5300_8c-source.html#l00536">iinchip_irq()</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jan 2 12:20:00 2009 for W5300 - SOCKET APIs by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
