
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -193.77

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.31

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.31

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.55    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.12    2.12   library removal time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.11    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.20    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.55    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.59    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.15    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.49    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.76    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.09    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.76    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.62    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18246_/A (BUF_X1)
    10   27.97    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.71    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    3.27    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   30.43    0.15    0.17    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    4.77    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   18.92    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.04 v _20659_/A2 (NOR2_X1)
     1    2.93    0.03    0.04    1.08 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.08 ^ _30198_/CI (FA_X1)
     1    1.78    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.12    0.01    0.02    1.19 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.19 ^ _30199_/CI (FA_X1)
     1    3.71    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    3.92    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.59    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    4.01    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    2.36    0.02    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.72 v _21502_/A (INV_X1)
     1    3.53    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.05    1.78 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.78 ^ _23588_/A (BUF_X1)
     5    8.66    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    3.98    0.04    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.18    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   10.78    0.04    0.05    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.64    0.05    0.08    2.16 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.16 ^ _23970_/B (XNOR2_X1)
     1    3.66    0.03    0.05    2.21 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.21 ^ _23971_/B (MUX2_X1)
     2    6.90    0.02    0.05    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    7.20    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   12.72    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _24666_/A (BUF_X2)
    10   20.33    0.03    0.05    2.45 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.45 ^ _24940_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.47 v _24940_/ZN (OAI21_X1)
                                         _01807_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.55    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.59    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.15    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.49    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.76    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.09    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.76    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.62    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18246_/A (BUF_X1)
    10   27.97    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.71    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    3.27    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   30.43    0.15    0.17    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    4.77    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   18.92    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.04 v _20659_/A2 (NOR2_X1)
     1    2.93    0.03    0.04    1.08 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.08 ^ _30198_/CI (FA_X1)
     1    1.78    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.12    0.01    0.02    1.19 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.19 ^ _30199_/CI (FA_X1)
     1    3.71    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    3.92    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.59    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    4.01    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    2.36    0.02    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.72 v _21502_/A (INV_X1)
     1    3.53    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.05    1.78 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.78 ^ _23588_/A (BUF_X1)
     5    8.66    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    3.98    0.04    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.18    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   10.78    0.04    0.05    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.64    0.05    0.08    2.16 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.16 ^ _23970_/B (XNOR2_X1)
     1    3.66    0.03    0.05    2.21 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.21 ^ _23971_/B (MUX2_X1)
     2    6.90    0.02    0.05    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    7.20    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   12.72    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _24666_/A (BUF_X2)
    10   20.33    0.03    0.05    2.45 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.45 ^ _24940_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.47 v _24940_/ZN (OAI21_X1)
                                         _01807_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22344_/ZN                             23.23   40.86  -17.63 (VIOLATED)
_20440_/ZN                             10.47   26.42  -15.95 (VIOLATED)
_22284_/ZN                             23.23   39.13  -15.90 (VIOLATED)
_27512_/ZN                             23.23   37.62  -14.39 (VIOLATED)
_22176_/ZN                             23.23   37.59  -14.36 (VIOLATED)
_20328_/ZN                             16.02   28.37  -12.35 (VIOLATED)
_22217_/ZN                             23.23   35.33  -12.10 (VIOLATED)
_22073_/ZN                             23.23   34.93  -11.70 (VIOLATED)
_27522_/ZN                             23.23   34.62  -11.39 (VIOLATED)
_17048_/Z                              25.33   36.56  -11.23 (VIOLATED)
_27504_/ZN                             23.23   34.45  -11.21 (VIOLATED)
_24776_/ZN                             16.02   27.23  -11.21 (VIOLATED)
_19183_/ZN                             26.70   37.41  -10.71 (VIOLATED)
_22089_/ZN                             23.23   33.93  -10.70 (VIOLATED)
_22133_/ZN                             23.23   33.80  -10.57 (VIOLATED)
_18225_/ZN                             26.02   35.88   -9.86 (VIOLATED)
_18977_/ZN                             26.02   35.63   -9.61 (VIOLATED)
_19924_/ZN                             25.33   34.20   -8.87 (VIOLATED)
_19553_/ZN                             26.02   34.81   -8.80 (VIOLATED)
_22052_/ZN                             23.23   31.32   -8.09 (VIOLATED)
_19370_/ZN                             26.02   33.92   -7.90 (VIOLATED)
_25831_/ZN                             10.47   17.81   -7.34 (VIOLATED)
_20147_/ZN                             10.47   17.61   -7.14 (VIOLATED)
_20319_/Z                              25.33   32.35   -7.02 (VIOLATED)
_22911_/ZN                             10.47   17.46   -6.99 (VIOLATED)
_19731_/ZN                             26.02   32.26   -6.24 (VIOLATED)
_18055_/ZN                             28.99   34.81   -5.82 (VIOLATED)
_20890_/ZN                             16.02   21.60   -5.57 (VIOLATED)
_18429_/ZN                             26.02   31.52   -5.50 (VIOLATED)
_18358_/ZN                             25.33   30.43   -5.10 (VIOLATED)
_22363_/ZN                             26.05   30.86   -4.81 (VIOLATED)
_20318_/Z                              25.33   30.06   -4.73 (VIOLATED)
_18417_/ZN                             26.02   30.49   -4.47 (VIOLATED)
_20352_/ZN                             16.02   20.00   -3.98 (VIOLATED)
_18303_/ZN                             25.33   29.11   -3.78 (VIOLATED)
_18028_/ZN                             26.02   29.70   -3.68 (VIOLATED)
_18215_/ZN                             26.02   29.64   -3.62 (VIOLATED)
_17872_/ZN                             25.33   28.90   -3.58 (VIOLATED)
_23322_/ZN                             10.47   13.95   -3.48 (VIOLATED)
_17534_/ZN                             13.81   16.93   -3.12 (VIOLATED)
_18615_/ZN                             28.99   32.08   -3.09 (VIOLATED)
_18471_/ZN                             25.33   28.25   -2.92 (VIOLATED)
_20148_/ZN                             10.47   12.95   -2.48 (VIOLATED)
_21836_/ZN                             10.47   12.47   -2.00 (VIOLATED)
_22360_/ZN                             10.47   12.44   -1.97 (VIOLATED)
_27740_/ZN                             10.47   11.68   -1.21 (VIOLATED)
_19384_/ZN                             26.70   27.89   -1.19 (VIOLATED)
_19863_/ZN                             25.33   26.43   -1.10 (VIOLATED)
_22868_/ZN                             10.47   11.46   -0.99 (VIOLATED)
_22301_/ZN                             10.47   11.41   -0.94 (VIOLATED)
_23367_/ZN                             16.02   16.91   -0.89 (VIOLATED)
_17619_/ZN                             16.02   16.90   -0.87 (VIOLATED)
_22195_/ZN                             16.02   16.81   -0.79 (VIOLATED)
_17229_/ZN                             16.02   16.78   -0.76 (VIOLATED)
_17600_/ZN                             16.02   16.66   -0.64 (VIOLATED)
_17829_/ZN                             26.05   26.38   -0.32 (VIOLATED)
_27230_/ZN                             25.33   25.51   -0.18 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.06755515933036804

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3403

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.62582015991211

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7587

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 57

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1166

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.56 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.17    0.90 ^ _18358_/ZN (AOI21_X1)
   0.06    0.96 ^ _20581_/ZN (AND2_X1)
   0.02    0.98 v _20582_/ZN (AOI21_X1)
   0.06    1.04 v _20583_/Z (BUF_X1)
   0.04    1.08 ^ _20659_/ZN (NOR2_X1)
   0.09    1.18 v _30198_/S (FA_X1)
   0.02    1.19 ^ _21174_/ZN (INV_X1)
   0.09    1.29 v _30199_/S (FA_X1)
   0.13    1.42 ^ _30202_/S (FA_X1)
   0.09    1.51 v _30207_/S (FA_X1)
   0.12    1.63 ^ _30211_/S (FA_X1)
   0.09    1.72 v _30212_/S (FA_X1)
   0.02    1.74 ^ _21502_/ZN (INV_X1)
   0.05    1.78 ^ _30538_/S (HA_X1)
   0.04    1.83 ^ _23588_/Z (BUF_X1)
   0.02    1.85 v _23632_/ZN (NAND3_X1)
   0.07    1.92 ^ _23633_/ZN (NOR3_X1)
   0.02    1.94 v _23682_/ZN (NOR2_X1)
   0.05    1.99 ^ _23683_/ZN (AOI21_X2)
   0.07    2.06 ^ _23908_/ZN (AND4_X1)
   0.01    2.07 v _23966_/ZN (NOR2_X1)
   0.08    2.16 ^ _23969_/ZN (AOI221_X2)
   0.05    2.21 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.26 ^ _23971_/Z (MUX2_X1)
   0.03    2.29 v _23972_/ZN (AOI221_X2)
   0.10    2.40 ^ _23981_/ZN (NOR4_X2)
   0.05    2.45 ^ _24666_/Z (BUF_X2)
   0.02    2.47 v _24940_/ZN (OAI21_X1)
   0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
           2.47   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.47   data arrival time
---------------------------------------------------------
          -0.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4712

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3129

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.661865

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.46e-03   1.56e-04   1.30e-02  16.6%
Combinational          2.98e-02   3.45e-02   4.29e-04   6.47e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.63e-02   5.85e-04   7.81e-02 100.0%
                          52.7%      46.5%       0.7%
