--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml NeuroSPADProbe_OBIS.twx NeuroSPADProbe_OBIS.ncd -o
NeuroSPADProbe_OBIS.twr NeuroSPADProbe_OBIS.pcf

Design file:              NeuroSPADProbe_OBIS.ncd
Physical constraint file: NeuroSPADProbe_OBIS.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "sysclk_in" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "sysclk_in" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_buf = PERIOD TIMEGRP "clk_2x_0" 1.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK_buf = PERIOD TIMEGRP "clk_2x_0" 1.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: MIG/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK0 = PERIOD TIMEGRP "c3_clk0" 25.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK0 = PERIOD TIMEGRP "c3_clk0" 25.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" 
TS_okHostClk PHASE -0.93         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 107231719108942895925167501318482138137950358967804167898210099196329984 paths analyzed, 7605 endpoints analyzed, 227 failing endpoints
 227 timing errors detected. (227 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 186.389ns.
--------------------------------------------------------------------------------

Paths for end point pll_Prog_AT/rom_do_13 (SLICE_X37Y56.D4), 2920584965009259433855154140192158610458444418096359873710899159105536 paths
--------------------------------------------------------------------------------
Slack (setup path):     -176.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      186.214ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X37Y59.A6      net (fanout=9)        4.278   pll_Prog_AT/n0433<6>
    SLICE_X37Y59.A       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>2
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.D4      net (fanout=1)        0.944   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    186.214ns (43.636ns logic, 142.578ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      186.212ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.469   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X37Y59.A6      net (fanout=9)        4.278   pll_Prog_AT/n0433<6>
    SLICE_X37Y59.A       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>2
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.D4      net (fanout=1)        0.944   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    186.212ns (43.634ns logic, 142.578ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      186.209ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.565   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X37Y59.A6      net (fanout=9)        4.278   pll_Prog_AT/n0433<6>
    SLICE_X37Y59.A       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>2
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.D4      net (fanout=1)        0.944   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>5
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    186.209ns (43.631ns logic, 142.578ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point pll_Prog_AT/rom_do_10 (SLICE_X39Y58.A3), 2919909935096717122122428152595466016461198542741074165381979191640064 paths
--------------------------------------------------------------------------------
Slack (setup path):     -176.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.965ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.611 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y58.B1      net (fanout=9)        4.409   pll_Prog_AT/n0433<6>
    SLICE_X39Y58.B       Tilo                  0.259   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.A3      net (fanout=1)        0.564   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.CLK     Tas                   0.373   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>13
                                                       pll_Prog_AT/rom_do_10
    -------------------------------------------------  ---------------------------
    Total                                    185.965ns (43.636ns logic, 142.329ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.963ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.611 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.469   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y58.B1      net (fanout=9)        4.409   pll_Prog_AT/n0433<6>
    SLICE_X39Y58.B       Tilo                  0.259   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.A3      net (fanout=1)        0.564   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.CLK     Tas                   0.373   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>13
                                                       pll_Prog_AT/rom_do_10
    -------------------------------------------------  ---------------------------
    Total                                    185.963ns (43.634ns logic, 142.329ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.960ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.611 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.565   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y58.B1      net (fanout=9)        4.409   pll_Prog_AT/n0433<6>
    SLICE_X39Y58.B       Tilo                  0.259   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.A3      net (fanout=1)        0.564   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>5
    SLICE_X39Y58.CLK     Tas                   0.373   pll_Prog_AT/rom_do<11>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<10>13
                                                       pll_Prog_AT/rom_do_10
    -------------------------------------------------  ---------------------------
    Total                                    185.960ns (43.631ns logic, 142.329ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point pll_Prog_AT/rom_do_13 (SLICE_X37Y56.D2), 2919909935095492275061391090925423107599748658126066888138573947600896 paths
--------------------------------------------------------------------------------
Slack (setup path):     -176.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.933ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y56.C1      net (fanout=9)        4.209   pll_Prog_AT/n0433<6>
    SLICE_X39Y56.C       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.D2      net (fanout=1)        0.732   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    185.933ns (43.636ns logic, 142.297ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.931ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.469   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.570   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y56.C1      net (fanout=9)        4.209   pll_Prog_AT/n0433<6>
    SLICE_X39Y56.C       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.D2      net (fanout=1)        0.732   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    185.931ns (43.634ns logic, 142.297ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -176.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wi05/ep_dataout_10 (FF)
  Destination:          pll_Prog_AT/rom_do_13 (FF)
  Requirement:          9.920ns
  Data Path Delay:      185.928ns (Levels of Logic = 129)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.040ns (0.607 - 0.647)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wi05/ep_dataout_10 to pll_Prog_AT/rom_do_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.CQ      Tcko                  0.430   ep05wire<11>
                                                       wi05/ep_dataout_10
    SLICE_X32Y23.A1      net (fanout=4)        1.728   ep05wire<10>
    SLICE_X32Y23.BMUX    Topab                 0.519   pll_Prog_AT/Madd_n0273_Madd_cy<13>
                                                       pll_Prog_AT/Madd_n0273_Madd_lut<10>_INV_0
                                                       pll_Prog_AT/Madd_n0273_Madd_cy<13>
    SLICE_X36Y22.D3      net (fanout=3)        0.821   pll_Prog_AT/n0273<11>
    SLICE_X36Y22.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut<13>_INV_0
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<13>
    SLICE_X36Y23.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy<17>
    SLICE_X35Y23.B6      net (fanout=4)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT<23>
    SLICE_X35Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141
    SLICE_X38Y25.BX      net (fanout=2)        1.051   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1
    SLICE_X38Y25.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<25>
    SLICE_X38Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy<29>
    SLICE_X33Y24.A1      net (fanout=2)        1.041   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT<26>
    SLICE_X33Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151
    SLICE_X36Y27.BX      net (fanout=6)        0.950   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<26>
    SLICE_X36Y27.CMUX    Taxc                  0.340   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>
    SLICE_X33Y26.B2      net (fanout=4)        2.147   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT<27>
    SLICE_X33Y26.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141
    SLICE_X30Y25.DX      net (fanout=4)        1.466   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut<27>
    SLICE_X30Y25.COUT    Tdxcy                 0.109   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy<27>
    SLICE_X30Y26.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor<31>
    SLICE_X35Y27.D2      net (fanout=2)        1.011   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT<28>
    SLICE_X35Y27.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131
    SLICE_X35Y24.B1      net (fanout=6)        1.036   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut<28>
    SLICE_X35Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0
    SLICE_X35Y24.A5      net (fanout=11)       0.259   N327
    SLICE_X35Y24.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1
    SLICE_X37Y26.C1      net (fanout=35)       1.053   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o
    SLICE_X37Y26.C       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171
    SLICE_X37Y23.B4      net (fanout=3)        0.799   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<24>
    SLICE_X37Y23.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11
    SLICE_X39Y24.B1      net (fanout=21)       1.203   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1
    SLICE_X39Y24.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12
    SLICE_X41Y24.A2      net (fanout=12)       0.794   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o
    SLICE_X41Y24.A       Tilo                  0.259   FSM_SPADProbe/Mmux_dis_led_2240
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181
    SLICE_X39Y21.B1      net (fanout=6)        1.014   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut<23>
    SLICE_X39Y21.B       Tilo                  0.259   ep05wire<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12
    SLICE_X39Y23.C3      net (fanout=38)       0.814   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11
    SLICE_X39Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101
    SLICE_X39Y19.B6      net (fanout=2)        1.317   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut<21>
    SLICE_X39Y19.B       Tilo                  0.259   wi05/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12
    SLICE_X41Y18.B5      net (fanout=27)       0.542   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11
    SLICE_X41Y18.B       Tilo                  0.259   N477
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13
    SLICE_X47Y20.C1      net (fanout=8)        2.040   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2
    SLICE_X47Y20.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131
    SLICE_X40Y16.DX      net (fanout=4)        1.164   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut<18>
    SLICE_X40Y16.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<18>
    SLICE_X40Y17.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<22>
    SLICE_X40Y18.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy<26>
    SLICE_X43Y17.B1      net (fanout=2)        1.186   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT<25>
    SLICE_X43Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161
    SLICE_X47Y21.B1      net (fanout=5)        1.386   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o
    SLICE_X47Y21.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22
    SLICE_X45Y18.A4      net (fanout=8)        0.985   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21
    SLICE_X45Y18.A       Tilo                  0.259   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23
    SLICE_X49Y17.D2      net (fanout=53)       1.127   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o
    SLICE_X49Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151
    SLICE_X42Y17.DX      net (fanout=2)        0.904   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut<16>
    SLICE_X42Y17.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<16>
    SLICE_X42Y18.BMUX    Tcinb                 0.277   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy<20>
    SLICE_X39Y18.B2      net (fanout=2)        1.204   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT<18>
    SLICE_X39Y18.B       Tilo                  0.259   FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131
    SLICE_X45Y17.D5      net (fanout=5)        1.148   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut<18>
    SLICE_X45Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21
    SLICE_X47Y15.D1      net (fanout=28)       1.449   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2
    SLICE_X47Y15.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181
    SLICE_X46Y16.CX      net (fanout=3)        0.657   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o
    SLICE_X46Y16.COUT    Tcxcy                 0.134   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<14>
    SLICE_X46Y17.AMUX    Tcina                 0.210   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy<18>
    SLICE_X53Y13.B2      net (fanout=4)        1.912   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT<15>
    SLICE_X53Y13.B       Tilo                  0.259   fifoc_din<762>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161
    SLICE_X48Y12.BX      net (fanout=2)        1.218   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut<15>
    SLICE_X48Y12.COUT    Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<17>
    SLICE_X48Y13.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<21>
    SLICE_X48Y14.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<25>
    SLICE_X48Y15.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy<29>
    SLICE_X48Y16.BMUX    Tcinb                 0.310   fifoc_din<758>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor<31>
    SLICE_X49Y12.C1      net (fanout=5)        1.298   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT<31>
    SLICE_X49Y12.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231
    SLICE_X51Y9.B2       net (fanout=2)        1.390   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o
    SLICE_X51Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32
    SLICE_X49Y9.A6       net (fanout=6)        0.369   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31
    SLICE_X49Y9.A        Tilo                  0.259   wi19/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1
    SLICE_X45Y4.B6       net (fanout=6)        0.825   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341
    SLICE_X45Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191
    SLICE_X54Y12.A3      net (fanout=4)        1.956   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o
    SLICE_X54Y12.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<3>
    SLICE_X54Y13.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B3       net (fanout=85)       1.739   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy<4>
    SLICE_X49Y4.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151
    SLICE_X52Y10.B3      net (fanout=6)        1.769   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<16>
    SLICE_X52Y10.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<3>
    SLICE_X52Y11.AMUX    Tcina                 0.230   wi19/ep_datahold<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A2       net (fanout=72)       1.966   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy<4>
    SLICE_X57Y3.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201
    SLICE_X44Y4.BX       net (fanout=3)        1.526   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
    SLICE_X44Y4.COUT     Tbxcy                 0.156   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<13>
    SLICE_X44Y5.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<17>
    SLICE_X44Y6.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<21>
    SLICE_X44Y7.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.CIN      net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<25>
    SLICE_X44Y8.COUT     Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy<29>
    SLICE_X44Y9.AMUX     Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor<31>
    SLICE_X59Y7.B6       net (fanout=4)        2.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT<30>
    SLICE_X59Y7.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110
    SLICE_X46Y9.A2       net (fanout=2)        1.707   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o
    SLICE_X46Y9.AMUX     Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B2       net (fanout=83)       2.119   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy<4>
    SLICE_X59Y9.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141
    SLICE_X48Y10.A4      net (fanout=4)        1.655   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o
    SLICE_X48Y10.AMUX    Topaa                 0.471   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B1       net (fanout=102)      1.981   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy<4>
    SLICE_X41Y3.B        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181
    SLICE_X56Y4.D1       net (fanout=3)        2.622   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o
    SLICE_X56Y4.COUT     Topcyd                0.343   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<3>
    SLICE_X56Y5.BMUX     Tcinb                 0.286   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C4       net (fanout=106)      1.744   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy<5>
    SLICE_X53Y4.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<21>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141
    SLICE_X42Y3.D1       net (fanout=2)        1.509   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<21>
    SLICE_X42Y3.COUT     Topcyd                0.335   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<3>
    SLICE_X42Y4.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C1       net (fanout=83)       2.429   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy<5>
    SLICE_X57Y9.C        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211
    SLICE_X52Y3.A1       net (fanout=1)        1.623   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713<28>
    SLICE_X52Y3.BMUX     Topab                 0.590   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A2       net (fanout=29)       1.678   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy<5>
    SLICE_X45Y2.A        Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709<12>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341
    SLICE_X58Y4.B3       net (fanout=1)        1.626   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583<12>
    SLICE_X58Y4.COUT     Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.CIN      net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<3>
    SLICE_X58Y5.BMUX     Tcinb                 0.239   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.A2      net (fanout=2)        3.213   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>
    SLICE_X44Y23.COUT    Topcya                0.474   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy<5>_rt
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<3>
    SLICE_X44Y24.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<7>
    SLICE_X44Y25.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<11>
    SLICE_X44Y26.COUT    Tbyp                  0.093   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<15>
    SLICE_X44Y27.AMUX    Tcina                 0.220   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy<19>
    SLICE_X38Y18.C5      net (fanout=1)        1.495   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]<16>
    SLICE_X38Y18.CMUX    Tilo                  0.430   pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G
                                                       pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8
    DSP48_X1Y6.A16       net (fanout=1)        2.365   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<16>
    DSP48_X1Y6.P34       Tdspdo_A_P            3.926   pll_Prog_AT/Mmult_n0277
                                                       pll_Prog_AT/Mmult_n0277
    DSP48_X1Y7.C17       net (fanout=1)        1.467   pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771
    DSP48_X1Y7.P7        Tdspdo_C_P            3.141   pll_Prog_AT/Mmult_n02771
                                                       pll_Prog_AT/Mmult_n02771
    SLICE_X42Y35.A1      net (fanout=7)        2.534   pll_Prog_AT/n0277<24>
    SLICE_X42Y35.COUT    Topcya                0.495   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_lutdi3
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<3>
    SLICE_X42Y36.AMUX    Tcina                 0.240   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<23>_cy<4>
    SLICE_X47Y32.C2      net (fanout=37)       1.272   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<23>
    SLICE_X47Y32.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161
    SLICE_X42Y33.B4      net (fanout=2)        0.795   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o
    SLICE_X42Y33.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<3>
    SLICE_X42Y34.AMUX    Tcina                 0.240   FSM_SPADProbe/Mmux_dis_led_2120
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<22>_cy<4>
    SLICE_X49Y29.B2      net (fanout=35)       1.559   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<22>
    SLICE_X49Y29.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141
    SLICE_X46Y32.BX      net (fanout=3)        0.731   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o
    SLICE_X46Y32.COUT    Tbxcy                 0.197   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<24>
    SLICE_X46Y33.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy<28>
    SLICE_X46Y34.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor<31>
    SLICE_X55Y30.A1      net (fanout=4)        1.990   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT<31>
    SLICE_X55Y30.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241
    SLICE_X42Y30.A3      net (fanout=4)        1.204   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o
    SLICE_X42Y30.AMUX    Topaa                 0.456   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<20>_cy<4>
    SLICE_X55Y30.D2      net (fanout=44)       1.464   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<20>
    SLICE_X55Y30.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241
    SLICE_X42Y32.BX      net (fanout=2)        1.552   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o
    SLICE_X42Y32.BMUX    Tbxb                  0.283   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<19>_cy<5>
    SLICE_X53Y31.A3      net (fanout=43)       1.238   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<19>
    SLICE_X53Y31.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211
    SLICE_X40Y31.A5      net (fanout=4)        1.526   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o
    SLICE_X40Y31.BMUX    Topab                 0.565   FSM_SPADProbe/Mmux_dis_led_2024
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<18>_cy<5>
    SLICE_X49Y24.A2      net (fanout=51)       2.156   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<18>
    SLICE_X49Y24.A       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121
    SLICE_X50Y28.DX      net (fanout=6)        0.989   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut<20>
    SLICE_X50Y28.COUT    Tdxcy                 0.121   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<20>
    SLICE_X50Y29.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<24>
    SLICE_X50Y30.COUT    Tbyp                  0.091   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy<28>
    SLICE_X50Y31.CMUX    Tcinc                 0.289   pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT<24>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor<31>
    SLICE_X57Y27.A1      net (fanout=3)        1.732   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT<31>
    SLICE_X57Y27.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241
    SLICE_X46Y27.B2      net (fanout=5)        1.943   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o
    SLICE_X46Y27.BMUX    Topbb                 0.529   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<16>_cy<5>
    SLICE_X49Y22.D3      net (fanout=60)       1.148   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o<16>
    SLICE_X49Y22.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181
    SLICE_X48Y27.B4      net (fanout=2)        1.839   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o
    SLICE_X48Y27.COUT    Topcyb                0.483   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<3>
    SLICE_X48Y28.BMUX    Tcinb                 0.286   pll_Prog_AT/n0433<15>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<15>_cy<5>
    SLICE_X49Y24.C1      net (fanout=58)       1.364   pll_Prog_AT/n0433<15>
    SLICE_X49Y24.C       Tilo                  0.259   wi01/ep_datahold<23>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121
    SLICE_X58Y25.D2      net (fanout=6)        1.654   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut<20>
    SLICE_X58Y25.COUT    Topcyd                0.290   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_lut<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<3>
    SLICE_X58Y26.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<14>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<14>_cy<6>
    SLICE_X53Y20.A2      net (fanout=69)       1.690   pll_Prog_AT/n0433<14>
    SLICE_X53Y20.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171
    SLICE_X58Y23.B3      net (fanout=6)        1.519   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<16>
    SLICE_X58Y23.COUT    Topcyb                0.448   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_lut<1>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<3>
    SLICE_X58Y24.CMUX    Tcinc                 0.296   pll_Prog_AT/n0433<13>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<13>_cy<6>
    SLICE_X53Y17.B1      net (fanout=63)       2.125   pll_Prog_AT/n0433<13>
    SLICE_X53Y17.B       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121
    SLICE_X52Y20.A5      net (fanout=6)        0.676   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut<20>
    SLICE_X52Y20.CMUX    Topac                 0.630   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut<18>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_lut<4>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<12>_cy<6>
    SLICE_X53Y23.C6      net (fanout=77)       0.960   pll_Prog_AT/n0433<12>
    SLICE_X53Y23.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171
    SLICE_X54Y11.B1      net (fanout=2)        2.747   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o
    SLICE_X54Y11.CMUX    Topbc                 0.601   pll_Prog_AT/n0433<11>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<11>_cy<6>
    SLICE_X51Y16.A1      net (fanout=70)       1.581   pll_Prog_AT/n0433<11>
    SLICE_X51Y16.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131
    SLICE_X58Y11.A2      net (fanout=4)        2.303   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o
    SLICE_X58Y11.CMUX    Topac                 0.657   pll_Prog_AT/n0433<10>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<10>_cy<6>
    SLICE_X53Y17.D2      net (fanout=86)       1.793   pll_Prog_AT/n0433<10>
    SLICE_X53Y17.D       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121
    SLICE_X56Y14.A3      net (fanout=3)        1.673   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o
    SLICE_X56Y14.DMUX    Topad                 0.694   pll_Prog_AT/n0433<9>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_lutdi4
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<9>_cy<7>
    SLICE_X53Y15.A2      net (fanout=89)       1.552   pll_Prog_AT/n0433<9>
    SLICE_X53Y15.A       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121
    SLICE_X58Y13.B1      net (fanout=2)        1.391   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o
    SLICE_X58Y13.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<8>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<8>_cy<7>
    SLICE_X55Y21.C3      net (fanout=74)       1.759   pll_Prog_AT/n0433<8>
    SLICE_X55Y21.C       Tilo                  0.259   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231
    SLICE_X56Y12.D2      net (fanout=1)        2.049   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o
    SLICE_X56Y12.DMUX    Topdd                 0.555   pll_Prog_AT/n0433<7>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_lutdi7
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<7>_cy<7>
    SLICE_X51Y17.B1      net (fanout=27)       1.998   pll_Prog_AT/n0433<7>
    SLICE_X51Y17.B       Tilo                  0.259   wi01/ep_datahold<19>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131
    SLICE_X58Y22.B2      net (fanout=1)        1.700   pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o
    SLICE_X58Y22.DMUX    Topbd                 0.624   pll_Prog_AT/n0433<6>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_lut<5>
                                                       pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o<6>_cy<7>
    SLICE_X39Y56.C1      net (fanout=9)        4.209   pll_Prog_AT/n0433<6>
    SLICE_X39Y56.C       Tilo                  0.259   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.D2      net (fanout=1)        0.732   pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>8
    SLICE_X37Y56.CLK     Tas                   0.373   pll_Prog_AT/rom_do<13>
                                                       pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT<13>9
                                                       pll_Prog_AT/rom_do_13
    -------------------------------------------------  ---------------------------
    Total                                    185.928ns (43.631ns logic, 142.297ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/address_loop[10].pc_flop (FF)
  Destination:          okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/address_loop[10].pc_flop to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.CQ       Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_PC2
                                                       okHI/core0/core0/a0/pc0/address_loop[10].pc_flop
    RAMB16_X1Y2.DIA0     net (fanout=3)        0.142   okHI/core0/core0/a0/pico_addr<10>
    RAMB16_X1Y2.CLKA     Trckd_DIA   (-Th)     0.053   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.147ns logic, 0.142ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/address_loop[9].pc_flop (FF)
  Destination:          okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/address_loop[9].pc_flop to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.BQ       Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_PC2
                                                       okHI/core0/core0/a0/pc0/address_loop[9].pc_flop
    RAMB16_X1Y2.ADDRA13  net (fanout=3)        0.236   okHI/core0/core0/a0/pico_addr<9>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.134ns logic, 0.236ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y32.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_16 (FF)
  Destination:          FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_16 to FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.AQ      Tcko                  0.198   pipe_in_data<19>
                                                       ep80/ep_dataout_16
    RAMB16_X3Y32.DIA0    net (fanout=1)        0.233   pipe_in_data<16>
    RAMB16_X3Y32.CLKA    Trckd_DIA   (-Th)     0.053   FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.145ns logic, 0.233ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y0.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y2.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_SYSCLK /         0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19961 paths analyzed, 1732 endpoints analyzed, 46 failing endpoints
 46 timing errors detected. (46 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  55.760ns.
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X3Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      2.074ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.148ns (2.019 - 3.167)
  Source Clock:         MIG/c3_sysclk_2x_180 rising at 12.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                           MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y81.AX           net (fanout=1)        0.960   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X3Y81.CLK          Tdick                 0.114   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          2.074ns (1.114ns logic, 0.960ns route)
                                                           (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X36Y111.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      15.174ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.596 - 0.634)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.AQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X23Y102.C6     net (fanout=10)       4.676   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X23Y102.C      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D6     net (fanout=2)        0.561   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                     15.174ns (2.356ns logic, 12.818ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      14.248ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.596 - 0.622)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y105.DQ     Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
    SLICE_X23Y102.C1     net (fanout=12)       3.750   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
    SLICE_X23Y102.C      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D6     net (fanout=2)        0.561   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                     14.248ns (2.356ns logic, 11.892ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      14.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.596 - 0.636)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y110.DMUX    Tshcko                0.518   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_43_o_wide_mux_370_OUT<5>3
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57
    SLICE_X22Y99.B5      net (fanout=9)        3.540   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57
    SLICE_X22Y99.B       Tilo                  0.254   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2211
    SLICE_X23Y102.D4     net (fanout=2)        0.696   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                     14.210ns (2.393ns logic, 11.817ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X36Y111.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      15.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.596 - 0.634)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.AQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X23Y102.C6     net (fanout=10)       4.676   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X23Y102.C      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D6     net (fanout=2)        0.561   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.418   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                     15.163ns (2.345ns logic, 12.818ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      14.237ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.596 - 0.622)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y105.DQ     Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
    SLICE_X23Y102.C1     net (fanout=12)       3.750   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
    SLICE_X23Y102.C      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D6     net (fanout=2)        0.561   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.418   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                     14.237ns (2.345ns logic, 11.892ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      14.199ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.596 - 0.636)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y110.DMUX    Tshcko                0.518   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_43_o_wide_mux_370_OUT<5>3
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57
    SLICE_X22Y99.B5      net (fanout=9)        3.540   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57
    SLICE_X22Y99.B       Tilo                  0.254   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2211
    SLICE_X23Y102.D4     net (fanout=2)        0.696   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221
    SLICE_X23Y102.D      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222
    SLICE_X13Y101.B4     net (fanout=1)        2.890   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X13Y101.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X13Y101.A3     net (fanout=2)        0.370   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X13Y101.A      Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.B5     net (fanout=3)        2.817   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X23Y109.BMUX   Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X36Y111.SR     net (fanout=2)        1.504   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X36Y111.CLK    Tsrck                 0.418   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                     14.199ns (2.382ns logic, 11.817ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYSCLK /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0 (SLICE_X15Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.198   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.SR      net (fanout=86)       0.287   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.CLK     Tcksr       (-Th)     0.131   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<2>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.067ns logic, 0.287ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1 (SLICE_X15Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.198   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.SR      net (fanout=86)       0.287   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.CLK     Tcksr       (-Th)     0.128   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<2>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.070ns logic, 0.287ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2 (SLICE_X15Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.198   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.SR      net (fanout=86)       0.287   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y90.CLK     Tcksr       (-Th)     0.121   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<2>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.077ns logic, 0.287ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYSCLK /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP 
        "MIG_memc3_infrastructure_inst_clk_2x_180" TS_SYSCLK / 6.25 PHASE 0.8   
      ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_180" TS_SYSCLK / 6.25 PHASE 0.8
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: MIG/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP   
      "MIG_memc3_infrastructure_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          1.600ns
  Data Path Delay:      2.423ns (Levels of Logic = 0)
  Clock Path Skew:      1.219ns (3.640 - 2.421)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_sysclk_2x rising at 1.600ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.774   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Toscck_TRAIN          1.173   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.649ns logic, 0.774ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 0)
  Clock Path Skew:      1.283ns (2.156 - 0.873)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MIG/c3_sysclk_2x rising at 0.000ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.200   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.419   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Tosckc_TRAIN(-Th)    -0.403   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.603ns logic, 0.419ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: MIG/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "MIG_memc3_infrastructure_inst_clk0_bufg_in" TS_SYSCLK / 
0.390625 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23075 paths analyzed, 7064 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.208ns.
--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd3 (SLICE_X17Y74.B1), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.389ns (2.038 - 2.427)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X23Y90.C3      net (fanout=2)        0.372   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X17Y74.A2      net (fanout=2)        2.302   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X17Y74.A       Tilo                  0.259   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X17Y74.B1      net (fanout=1)        0.976   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X17Y74.CLK     Tas                   0.264   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.212ns logic, 3.650ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_14 (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          25.600ns
  Data Path Delay:      9.424ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.723 - 0.769)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_14 to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CQ      Tcko                  0.525   mcbcontroller/memoryCount<15>
                                                       mcbcontroller/memoryCount_14
    SLICE_X28Y65.B1      net (fanout=5)        1.693   mcbcontroller/memoryCount<14>
    SLICE_X28Y65.COUT    Topcyb                0.448   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lut<2>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.AMUX    Tcina                 0.240   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C2      net (fanout=1)        2.455   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X17Y74.A2      net (fanout=2)        2.302   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X17Y74.A       Tilo                  0.259   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X17Y74.B1      net (fanout=1)        0.976   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X17Y74.CLK     Tas                   0.264   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (1.995ns logic, 7.429ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_7 (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          25.600ns
  Data Path Delay:      9.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.723 - 0.765)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_7 to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.DQ      Tcko                  0.525   mcbcontroller/memoryCount<7>
                                                       mcbcontroller/memoryCount_7
    SLICE_X28Y65.A1      net (fanout=5)        1.534   mcbcontroller/memoryCount<7>
    SLICE_X28Y65.COUT    Topcya                0.495   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lutdi
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.AMUX    Tcina                 0.240   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C2      net (fanout=1)        2.455   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X17Y74.A2      net (fanout=2)        2.302   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X17Y74.A       Tilo                  0.259   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X17Y74.B1      net (fanout=1)        0.976   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X17Y74.CLK     Tas                   0.264   mcbcontroller/state_FSM_FFd3-In1
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.312ns (2.042ns logic, 7.270ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd1 (SLICE_X15Y67.A2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.385ns (2.042 - 2.427)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X23Y90.C3      net (fanout=2)        0.372   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X15Y67.A2      net (fanout=2)        2.984   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.062ns logic, 3.356ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_14 (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          25.600ns
  Data Path Delay:      8.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.727 - 0.769)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_14 to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CQ      Tcko                  0.525   mcbcontroller/memoryCount<15>
                                                       mcbcontroller/memoryCount_14
    SLICE_X28Y65.B1      net (fanout=5)        1.693   mcbcontroller/memoryCount<14>
    SLICE_X28Y65.COUT    Topcyb                0.448   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lut<2>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.AMUX    Tcina                 0.240   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C2      net (fanout=1)        2.455   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X15Y67.A2      net (fanout=2)        2.984   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.980ns (1.845ns logic, 7.135ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_7 (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          25.600ns
  Data Path Delay:      8.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.727 - 0.765)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_7 to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.DQ      Tcko                  0.525   mcbcontroller/memoryCount<7>
                                                       mcbcontroller/memoryCount_7
    SLICE_X28Y65.A1      net (fanout=5)        1.534   mcbcontroller/memoryCount<7>
    SLICE_X28Y65.COUT    Topcya                0.495   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lutdi
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<4>
    SLICE_X28Y66.AMUX    Tcina                 0.240   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C2      net (fanout=1)        2.455   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy<5>
    SLICE_X23Y90.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       mcbcontroller/state_FSM_FFd3-In213
    SLICE_X15Y67.A2      net (fanout=2)        2.984   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.868ns (1.892ns logic, 6.976ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd4 (SLICE_X15Y67.D5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.385ns (2.042 - 2.427)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.280ns

  Clock Uncertainty:          0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X15Y67.C3      net (fanout=2)        2.649   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X15Y67.C       Tilo                  0.259   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.D5      net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.062ns logic, 2.883ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          25.600ns
  Data Path Delay:      8.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.727 - 0.731)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X11Y68.A3      net (fanout=9)        4.088   c3_p0_wr_full
    SLICE_X11Y68.A       Tilo                  0.259   mcbcontroller/state_FSM_FFd4-In2
                                                       mcbcontroller/state_FSM_FFd4-In2
    SLICE_X15Y67.C2      net (fanout=1)        1.014   mcbcontroller/state_FSM_FFd4-In2
    SLICE_X15Y67.C       Tilo                  0.259   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.D5      net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (3.201ns logic, 5.336ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          25.600ns
  Data Path Delay:      7.168ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.727 - 0.736)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X9Y64.A3       net (fanout=3)        3.010   c3_p0_rd_empty
    SLICE_X9Y64.AMUX     Tilo                  0.337   mcbcontroller/p0_cmd_en
                                                       mcbcontroller/state_FSM_FFd4-In1
    SLICE_X15Y67.C5      net (fanout=1)        0.685   mcbcontroller/state_FSM_FFd4-In1
    SLICE_X15Y67.C       Tilo                  0.259   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.D5      net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X15Y67.CLK     Tas                   0.373   mcbcontroller/state_FSM_FFd4
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (3.239ns logic, 3.929ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk0_bufg_in" TS_SYSCLK / 0.390625 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcbcontroller/outputBufferData_73 (FF)
  Destination:          okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         c3_clk0 rising at 25.600ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcbcontroller/outputBufferData_73 to okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.198   mcbcontroller/outputBufferData<75>
                                                       mcbcontroller/outputBufferData_73
    RAMB16_X0Y28.DIA12   net (fanout=4)        0.131   mcbcontroller/outputBufferData<73>
    RAMB16_X0Y28.CLKA    Trckd_DIA   (-Th)     0.053   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcbcontroller/outputBufferData_74 (FF)
  Destination:          okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         c3_clk0 rising at 25.600ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcbcontroller/outputBufferData_74 to okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.198   mcbcontroller/outputBufferData<75>
                                                       mcbcontroller/outputBufferData_74
    RAMB16_X0Y28.DIA13   net (fanout=4)        0.134   mcbcontroller/outputBufferData<74>
    RAMB16_X0Y28.CLKA    Trckd_DIA   (-Th)     0.053   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.145ns logic, 0.134ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.DIA23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcbcontroller/outputBufferData_44 (FF)
  Destination:          okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         c3_clk0 rising at 25.600ns
  Destination Clock:    c3_clk0 rising at 25.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcbcontroller/outputBufferData_44 to okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.198   mcbcontroller/outputBufferData<47>
                                                       mcbcontroller/outputBufferData_44
    RAMB16_X0Y30.DIA23   net (fanout=4)        0.140   mcbcontroller/outputBufferData<44>
    RAMB16_X0Y30.CLKA    Trckd_DIA   (-Th)     0.053   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.145ns logic, 0.140ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk0_bufg_in" TS_SYSCLK / 0.390625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.839ns.
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          okHI/iob_regs[16].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to okHI/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       okHI/iob_regs[16].iobf0/IBUF
                                                       ProtoComp789.IMUX.29
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   okHI/okHC<21>
                                                       ProtoComp880.D2OFFBYP_SRC.12
                                                       okHI/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=773)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.849ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          okHI/iob_regs[25].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to okHI/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       okHI/iob_regs[25].iobf0/IBUF
                                                       ProtoComp789.IMUX.32
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   okHI/okHC<30>
                                                       ProtoComp880.D2OFFBYP_SRC.15
                                                       okHI/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=773)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.849ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          okHI/iob_regs[15].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to okHI/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       okHI/iob_regs[15].iobf0/IBUF
                                                       ProtoComp789.IMUX.26
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   okHI/okHC<20>
                                                       ProtoComp880.D2OFFBYP_SRC.9
                                                       okHI/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=773)      1.964   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.849ns logic, 6.639ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          okHI/iob_regs[28].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to okHI/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       okHI/iob_regs[28].iobf0/IBUF
                                                       ProtoComp789.IMUX.37
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   okHI/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<33>
                                                       ProtoComp880.D2OFFBYP_SRC.20
                                                       okHI/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=773)      1.009   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.373ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.143ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          okHI/iob_regs[29].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to okHI/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       okHI/iob_regs[29].iobf0/IBUF
                                                       ProtoComp789.IMUX.38
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   okHI/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<34>
                                                       ProtoComp880.D2OFFBYP_SRC.21
                                                       okHI/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=773)      0.990   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (-1.373ns logic, 3.237ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<3> (PAD)
  Destination:          okHI/iob_regs[3].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<3> to okHI/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.627   okUHU<3>
                                                       okUHU<3>
                                                       okHI/iob_regs[3].iobf0/IBUF
                                                       ProtoComp789.IMUX.44
    ILOGIC_X20Y2.D       net (fanout=1)        0.095   okHI/iobf0_o<3>
    ILOGIC_X20Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<8>
                                                       ProtoComp880.D2OFFBYP_SRC.29
                                                       okHI/iob_regs[3].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X20Y2.CLK0    net (fanout=773)      0.988   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.373ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.143ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=773)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.538ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   okHI/regout0_q<17>
                                                       okHI/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   okHI/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       okHI/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=773)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.538ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   okHI/regout0_q<17>
                                                       okHI/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   okHI/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       okHI/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.858ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=773)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.538ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   okHI/regout0_q<24>
                                                       okHI/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   okHI/regout0_q<24>
    T10.PAD              Tioop                 2.042   okUHU<24>
                                                       okHI/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=773)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.538ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   okHI/regout0_q<24>
                                                       okHI/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   okHI/regvalid_q<24>
    T10.PAD              Tiotp                 2.042   okUHU<24>
                                                       okHI/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<28> (V9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.858ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[28].regout0 (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[28].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=773)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.538ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[28].regout0 to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.OQ       Tockq                 1.080   okHI/regout0_q<28>
                                                       okHI/iob_regs[28].regout0
    V9.O                 net (fanout=1)        0.438   okHI/regout0_q<28>
    V9.PAD               Tioop                 2.042   okUHU<28>
                                                       okHI/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[28].regvalid (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[28].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=773)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.538ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[28].regvalid to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.TQ       Tockq                 0.699   okHI/regout0_q<28>
                                                       okHI/iob_regs[28].regvalid
    V9.T                 net (fanout=1)        0.438   okHI/regvalid_q<28>
    V9.PAD               Tiotp                 2.042   okUHU<28>
                                                       okHI/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   okHI/regout0_q<15>
                                                       okHI/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   okHI/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       okHI/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   okHI/regout0_q<15>
                                                       okHI/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   okHI/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       okHI/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   okHI/regout0_q<23>
                                                       okHI/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   okHI/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       okHI/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   okHI/regout0_q<23>
                                                       okHI/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   okHI/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       okHI/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   okHI/regout0_q<16>
                                                       okHI/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   okHI/regout0_q<16>
    T16.PAD              Tioop                 0.756   okUHU<16>
                                                       okHI/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=773)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   okHI/regout0_q<16>
                                                       okHI/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   okHI/regvalid_q<16>
    T16.PAD              Tiotp                 0.756   okUHU<16>
                                                       okHI/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.142ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.858ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=773)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.538ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=773)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=773)      0.954   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (-1.307ns logic, 3.047ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.947ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=773)      0.955   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (-1.307ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.818ns.
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp813.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   okHI/okHC<1>
                                                       ProtoComp880.D2OFFBYP_SRC.22
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=773)      1.984   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.849ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp813.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   okHI/okHC<3>
                                                       ProtoComp880.D2OFFBYP_SRC.24
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=773)      1.984   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.849ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.788ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp813.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   okHI/okHC<4>
                                                       ProtoComp880.D2OFFBYP_SRC.25
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=773)      1.962   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (-3.849ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp813.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<2>
                                                       ProtoComp880.D2OFFBYP_SRC.23
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=773)      1.009   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.373ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.861ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp813.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<4>
                                                       ProtoComp880.D2OFFBYP_SRC.25
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=773)      0.987   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (-1.373ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp813.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<3>
                                                       ProtoComp880.D2OFFBYP_SRC.24
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp813.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=773)      1.009   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.373ns logic, 3.256ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|    186.389ns|            0|          227|            0|107231719108942895925167501318482138137950358967804167898210099196329984|
| TS_okHI_dcm0_clk0             |      9.920ns|    186.389ns|          N/A|          227|            0|107231719108942895925167501318482138137950358967804167898210099196329984|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      3.334ns|     43.562ns|            0|           47|            0|        43037|
| TS_MIG_memc3_infrastructure_in|     12.800ns|     55.760ns|          N/A|           46|            0|        19961|            0|
| st_mcb_drp_clk_bufg_in        |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| st_clk_2x_180                 |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.599ns|          N/A|            1|            0|            1|            0|
| st_clk_2x_0                   |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|     25.600ns|     14.208ns|          N/A|            0|            0|        23075|            0|
| st_clk0_bufg_in               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |okClk             |  -0.930|
okUH<2>     |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |okClk             |  -0.930|
okUH<3>     |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |okClk             |  -0.930|
okUH<4>     |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.142(R)|      SLOW  |         1.947(R)|      FAST  |okClk             |  -0.930|
okHU<2>     |         6.141(R)|      SLOW  |         1.946(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |         6.119(R)|      SLOW  |         1.816(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |         6.119(R)|      SLOW  |         1.816(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |  186.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   15.355|         |         |         |
sys_clkp       |   15.355|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   15.355|         |         |         |
sys_clkp       |   15.355|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.982; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<1>          |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<4>          |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<5>          |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |    0.231|    2.206|       -0.988|
okUHU<6>          |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<7>          |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<8>          |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<9>          |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<10>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<11>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<12>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<13>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<14>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<15>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<16>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<17>         |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<18>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<19>         |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<20>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<21>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<22>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<23>         |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |    0.231|    2.206|       -0.988|
okUHU<24>         |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<25>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<26>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<27>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<28>         |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |    0.313|    2.124|       -0.906|
okUHU<29>         |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |    0.294|    2.143|       -0.924|
okUHU<30>         |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<31>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.839|         -  |      -0.124|         -  |    0.161|    2.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.694; Ideal Clock Offset To Actual Clock -0.029; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |    0.182|    0.214|       -0.016|
okUH<2>           |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |    0.313|    0.124|        0.095|
okUH<3>           |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    0.185|        0.034|
okUH<4>           |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    0.146|        0.073|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.818|         -  |      -0.124|         -  |    0.182|    0.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<1>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<2>                                       |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<3>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<4>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<5>                                       |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<6>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<7>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<8>                                       |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<9>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<10>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<11>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
okUHU<12>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
okUHU<13>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<14>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<15>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<16>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<17>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.073|
okUHU<18>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<19>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<20>                                      |        6.119|      SLOW  |        1.816|      FAST  |         0.049|
okUHU<21>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<22>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<23>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<24>                                      |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<25>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<26>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<27>                                      |        6.119|      SLOW  |        1.816|      FAST  |         0.049|
okUHU<28>                                      |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<29>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<30>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.071|
okUHU<31>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.142|      SLOW  |        1.947|      FAST  |         0.001|
okHU<2>                                        |        6.141|      SLOW  |        1.946|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 274  Score: 8436903  (Setup/Max: 8436379, Hold: 524)

Constraints cover 107231719108942895925167501318482138137950358967804167898210099196329984 paths, 0 nets, and 88525 connections

Design statistics:
   Minimum period: 186.389ns{1}   (Maximum frequency:   5.365MHz)
   Minimum input required time before clock:   1.839ns
   Minimum output required time after clock:   6.143ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 21 15:04:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



