INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:07:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 buffer2/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer22/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.442ns (25.654%)  route 4.179ns (74.346%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1034, unset)         0.508     0.508    buffer2/clk
                         FDRE                                         r  buffer2/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer2/outs_reg[2]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer4/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 f  buffer4/control/Memory[0][2]_i_1/O
                         net (fo=5, unplaced)         0.405     1.676    cmpi0/buffer4_outs[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.719 r  cmpi0/i__i_72/O
                         net (fo=1, unplaced)         0.459     2.178    cmpi0/i__i_72_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.423 r  cmpi0/i__i_53/CO[3]
                         net (fo=1, unplaced)         0.007     2.430    cmpi0/i__i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.480 r  cmpi0/i__i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.480    cmpi0/i__i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.530 r  cmpi0/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.530    cmpi0/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.580 r  cmpi0/i__i_11/CO[3]
                         net (fo=22, unplaced)        0.650     3.230    buffer10/fifo/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.273 f  buffer10/fifo/transmitValue_i_2__24/O
                         net (fo=11, unplaced)        0.290     3.563    control_merge2/tehb/control/Memory_reg[0][0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043     3.606 f  control_merge2/tehb/control/i___10_i_2/O
                         net (fo=20, unplaced)        0.304     3.910    control_merge2/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.953 r  control_merge2/tehb/control/dataReg[31]_i_5/O
                         net (fo=73, unplaced)        0.336     4.289    buffer11/control/p_1_in
                         LUT5 (Prop_lut5_I2_O)        0.043     4.332 f  buffer11/control/outs[3]_i_1__0/O
                         net (fo=3, unplaced)         0.262     4.594    cmpi1/outs[0]_i_9_0[3]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.637 r  cmpi1/outs[0]_i_49/O
                         net (fo=1, unplaced)         0.459     5.096    cmpi1/outs[0]_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.341 r  cmpi1/outs_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     5.348    cmpi1/outs_reg[0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.398 r  cmpi1/outs_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.398    cmpi1/outs_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.448 r  cmpi1/outs_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.448    cmpi1/outs_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.498 r  cmpi1/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     6.086    buffer24/fifo/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     6.129 r  buffer24/fifo/outs[0]_i_1__5/O
                         net (fo=1, unplaced)         0.000     6.129    buffer22/outs_reg[0]_6
                         FDRE                                         r  buffer22/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1034, unset)         0.483     9.183    buffer22/clk
                         FDRE                                         r  buffer22/outs_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_D)        0.041     9.188    buffer22/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.059    




