
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008061                       # Number of seconds simulated (Second)
simTicks                                   8061140295                       # Number of ticks simulated (Tick)
finalTick                                  8061140295                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    650.66                       # Real time elapsed on the host (Second)
hostTickRate                                 12389164                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2264804                       # Number of bytes of host memory used (Byte)
simInsts                                     21525015                       # Number of instructions simulated (Count)
simOps                                       36650967                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    33082                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      56329                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::mean               4252637430                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::gmean            4252637429.999997                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::0-2.68435e+08               0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.68435e+08-5.36871e+08            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::5.36871e+08-8.05306e+08            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::8.05306e+08-1.07374e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.07374e+09-1.34218e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.34218e+09-1.61061e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.61061e+09-1.87905e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.87905e+09-2.14748e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.14748e+09-2.41592e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.41592e+09-2.68435e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.68435e+09-2.95279e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.95279e+09-3.22123e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.22123e+09-3.48966e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.48966e+09-3.7581e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.7581e+09-4.02653e+09            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.02653e+09-4.29497e+09            1    100.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0 (Unspecified)
system.clk_domain.clock                           435                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         18531358                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.860922                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.161545                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      1                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    1                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        41249363                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   132391                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       39368924                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4090                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4730781                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          11373198                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 399                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            18292148                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.152231                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.180597                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5937620     32.46%     32.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3200945     17.50%     49.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2289055     12.51%     62.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1845503     10.09%     72.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1953508     10.68%     83.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1296861      7.09%     90.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    892647      4.88%     95.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    608931      3.33%     98.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    267078      1.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              18292148                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  123035     60.71%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     60.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    127      0.06%     60.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      3      0.00%     60.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     96      0.05%     60.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      0.01%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   17      0.01%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult            63264     31.21%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha3                     0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSm4e                     0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCrc                      0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDotProd                  0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     92.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   9659      4.77%     96.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4880      2.41%     99.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1424      0.70%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              151      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Add                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cmp                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Mult                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::System                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        129371      0.33%      0.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          23260007     59.08%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult              697      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv             39220      0.10%     59.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd         2328048      5.91%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt            1587      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult          65536      0.17%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd             7196      0.02%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           279399      0.71%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp               21      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt            15340      0.04%     66.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc           79493      0.20%     66.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     66.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     66.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     66.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift           1238      0.00%     66.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     66.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     66.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     66.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd      2195465      5.58%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt        98344      0.25%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv        32772      0.08%     72.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     72.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult      2188190      5.56%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          1292787      3.28%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite          441912      1.12%     82.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead      4668336     11.86%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite      2243965      5.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           39368924                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.124449                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              202673                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005148                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 68492568                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30894124                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        24652300                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  28744191                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 15218616                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         14219327                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25037627                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     14404599                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        8451035                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  65797973                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         3.55                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.79                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.46                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    403976                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2081                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          239210                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        6274974                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2891977                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2409142                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2245216                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                       3851481                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              3310378                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict               119153                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               1587                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                1256                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit              117897                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         2690      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         46877      1.22%      1.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        51831      1.35%      2.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1138      0.03%      2.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      3711181     96.36%     99.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        27491      0.71%     99.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        10273      0.27%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3851481                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2590      0.33%      0.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2406      0.30%      0.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         8010      1.01%      1.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          484      0.06%      1.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       765296     96.37%     98.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         9997      1.26%     99.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5315      0.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        794098                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          198      0.17%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           20      0.02%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          621      0.52%      0.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          243      0.20%      0.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       116593     97.85%     98.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          541      0.45%     99.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          937      0.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       119153                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          621     49.44%     49.44% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     49.44% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           94      7.48%     56.93% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond          541     43.07%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total         1256                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          100      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        44471      1.45%      1.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        43821      1.43%      2.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          654      0.02%      2.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2945884     96.35%     99.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        17494      0.57%     99.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         4958      0.16%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3057382                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          100      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          413      0.36%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          220      0.19%      0.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       113596     98.35%     98.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          321      0.28%     99.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          854      0.74%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       115504                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch          100      0.09%      0.09% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.09% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.09% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.09% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       112642     99.91%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       112742                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          413     14.95%     14.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          220      7.97%     22.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          954     34.54%     57.46% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          321     11.62%     69.08% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     69.08% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          854     30.92%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         2762                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       541103     14.05%     14.05% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3258472     84.60%     98.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        46869      1.22%     99.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5037      0.13%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3851481                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        25323     21.57%     21.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        91984     78.35%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           20      0.02%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           72      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       117399                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           3711181                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      3180434                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            115504                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1582                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              3851481                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                25311                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3530893                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.916762                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2358                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11411                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5037                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6374                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2690      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        46877      1.22%      1.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        51831      1.35%      2.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1138      0.03%      2.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      3711181     96.36%     99.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        27491      0.71%     99.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        10273      0.27%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3851481                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          147      0.05%      0.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        46877     14.62%     14.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          918      0.29%     14.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1138      0.35%     15.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       260467     81.25%     96.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          768      0.24%     96.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        10273      3.20%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        320588                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          198      0.78%      0.78% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.78% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          621      2.45%      3.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        23951     94.63%     97.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          541      2.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        25311                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          198      0.78%      0.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          621      2.45%      3.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        23951     94.63%     97.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          541      2.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        25311                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11411                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5037                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6374                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1180                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        12591                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                55375                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  55371                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              10900                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  44471                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               44471                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.status::running            18284237     99.96%     99.96% # Number of cycles commit is running (Cycle)
system.cpu.commit.status::idle                      1      0.00%     99.96% # Number of cycles commit is idle (Cycle)
system.cpu.commit.status::trapPending            7910      0.04%    100.00% # Number of cycles commit is processing a trap (Cycle)
system.cpu.commit.commitSquashedInsts         4729039                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          131992                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            118726                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     18172664                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.016819                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.858475                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7616300     41.91%     41.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4588572     25.25%     67.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1872612     10.30%     77.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          590379      3.25%     80.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          173145      0.95%     81.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          134890      0.74%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          101934      0.56%     82.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          191256      1.05%     84.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2903576     15.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     18172664                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          36                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       115502      0.32%      0.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     21103304     57.58%     57.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          683      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36495      0.10%     58.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2233939      6.10%     64.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1536      0.00%     64.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        65536      0.18%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6858      0.02%     64.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       274574      0.75%     65.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     65.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14072      0.04%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        77842      0.21%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          718      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2195456      5.99%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        98307      0.27%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        32769      0.09%     71.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2162688      5.90%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha3            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSm4e            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCrc            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDotProd            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1032081      2.82%     80.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       383830      1.05%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4572608     12.48%     93.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2242163      6.12%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     36650967                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2903576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             21525015                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               36650967                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       21525015                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         36650967                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         21525015                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           36650967                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.860922                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.161545                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8230682                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           14112928                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          29237197                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          5604689                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2625993                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       115502      0.32%      0.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     21103304     57.58%     57.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          683      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36495      0.10%     58.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2233939      6.10%     64.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     64.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1536      0.00%     64.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        65536      0.18%     64.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     64.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     64.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6858      0.02%     64.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       274574      0.75%     65.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     65.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        14072      0.04%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        77842      0.21%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          718      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      2195456      5.99%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        98307      0.27%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        32769      0.09%     71.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      2162688      5.90%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1032081      2.82%     80.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       383830      1.05%     81.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      4572608     12.48%     93.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2242163      6.12%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     36650967                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3057382                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      3007199                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        50083                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2945884                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       111398                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        44475                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        44471                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls           44475                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns         88946                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        7824799                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7824799                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7824799                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7824799                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       626200                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          626200                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       626200                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         626200                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9799872260                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9799872260                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9799872260                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9799872260                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8450999                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8450999                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8450999                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8450999                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.074098                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.074098                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.074098                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.074098                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 15649.748100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 15649.748100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 15649.748100                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 15649.748100                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        56621                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          355                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1268                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.653785                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    39.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        23994                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             23994                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       480106                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        480106                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       480106                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       480106                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       146094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       146094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       146094                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       146094                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3396625715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3396625715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3396625715                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3396625715                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 23249.590777                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 23249.590777                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 23249.590777                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 23249.590777                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 145581                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           18                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           18                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        65250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        65250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5210229                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5210229                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       614785                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        614785                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9102520290                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9102520290                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5825014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5825014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.105542                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.105542                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 14806.022089                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 14806.022089                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       480089                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       480089                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       134696                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       134696                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2709750720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2709750720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.023124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.023124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20117.529251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20117.529251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2614570                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2614570                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        11415                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        11415                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    697351970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    697351970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2625985                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2625985                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004347                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004347                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61090.842751                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61090.842751                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           17                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           17                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        11398                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        11398                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    686874995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    686874995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60262.764959                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60262.764959                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.768885                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7970929                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             146093                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              54.560650                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              161820                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.768885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          330                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           67754373                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          67754373                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             3508558     19.18%     19.18% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                1294136      7.07%     26.26% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing            119484      0.65%     26.91% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked            11171716     61.07%     87.98% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking          2198254     12.02%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              3000501                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1281                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               42874091                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6225                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            38964948                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3201375                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         5920484                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2666639                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.102649                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       16224340                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      14527717                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses     14277543                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       16655957                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      11934285                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     31463738                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      39558234                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     17959599                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           8587123                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     15519103                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       263008                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.status::running             17470917     94.89%     94.89% # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.status::squashing             241480      1.31%     96.20% # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.status::trapPending            13081      0.07%     96.27% # Number of cycles fetch is waiting for a trap to be processed (Cycle)
system.cpu.fetch.status::icacheWaitResponse       686533      3.73%    100.00% # Number of cycles fetch is waiting for the Icache to respond (Cycle)
system.cpu.fetch.predictedBranches            3334165                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.miscStallCycles                  877                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.cacheLines                    590404                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4796                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           18292148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.516246                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.328208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10915831     59.67%     59.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   116081      0.63%     60.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   132761      0.73%     61.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   101498      0.55%     61.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2413319     13.19%     74.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   101544      0.56%     75.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   320687      1.75%     77.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   267080      1.46%     78.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3923347     21.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             18292148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples           17470917                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                 17470917    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total             17470917                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              27118688                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.463395                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3851481                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.207836                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       686533                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst         586641                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            586641                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        586641                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           586641                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3763                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3763                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3763                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3763                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    242141010                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    242141010                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    242141010                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    242141010                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       590404                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        590404                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       590404                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       590404                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006374                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006374                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006374                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006374                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64347.863407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64347.863407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64347.863407                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64347.863407                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          273                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      68.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          668                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           668                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          668                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          668                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3095                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3095                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3095                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3095                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    203502135                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    203502135                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    203502135                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    203502135                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005242                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005242                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65751.901454                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65751.901454                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65751.901454                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65751.901454                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2583                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       586641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          586641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3763                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3763                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    242141010                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    242141010                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       590404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       590404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006374                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006374                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64347.863407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64347.863407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          668                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          668                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3095                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3095                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    203502135                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    203502135                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005242                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005242                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65751.901454                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65751.901454                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           501.973099                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               589735                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3094                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             190.606012                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80040                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   501.973099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.980416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.980416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          244                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4726326                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4726326                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.dispatchStatus::running       17357923     94.89%     94.89% # Number of cycles dispatch is running (Cycle)
system.cpu.iew.dispatchStatus::blocked         767075      4.19%     99.09% # Number of cycles dispatch is blocked (Cycle)
system.cpu.iew.dispatchStatus::squashing       119484      0.65%     99.74% # Number of cycles dispatch is squashing (Cycle)
system.cpu.iew.dispatchStatus::unblocking        47666      0.26%    100.00% # Number of cycles dispatch is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               41381754                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               396778                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6274974                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2891977                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                132290                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7492                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    34950                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            207                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          93603                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        26984                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               120587                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 38875061                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                38871627                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  29170846                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  44999437                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.097614                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648249                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           6960                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91005                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  670285                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  542                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 207                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 265984                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   23                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1049                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            5604689                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              6.423638                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            17.611389                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                5042429     89.97%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19               123645      2.21%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29               382683      6.83%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                 3473      0.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                  305      0.01%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                  274      0.00%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                  363      0.01%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                  355      0.01%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                  730      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                  491      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109               1080      0.02%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119               1662      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129               2938      0.05%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139               4243      0.08%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149              23839      0.43%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159               1694      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169               1025      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179               4115      0.07%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189               1065      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                569      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209               1669      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219               3175      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                449      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                 95      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 80      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 94      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 98      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                162      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                107      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                137      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows             1645      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value              981                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total              5604689                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           9166951                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq0.lqAvgOccupancy                   0.52                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq0.sqAvgOccupancy                   0.31                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.mmu.dtb.rdAccesses                 5917817                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2666655                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                      4145                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       623                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                  591309                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1290                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             4748912     25.96%     25.96% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                1960465     10.72%     36.68% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing            119484      0.65%     37.33% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked             3157328     17.26%     54.59% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking          4025972     22.01%     76.60% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall      4279987     23.40%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               42202456                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1743565                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 820447                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 582853                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 327558                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             820                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            78042855                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   142732825                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44235419                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  17448285                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              65331181                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 12711665                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  132424                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              132407                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12267849                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                16186231                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                 11829263                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         56641749                       # The number of ROB reads (Count)
system.cpu.rob.writes                        82879506                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 21525015                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   36650967                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                8230682                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    81                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               137790                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          36235                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             140508                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               11397                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              11397                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          137791                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         8769                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       437769                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   446538                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       197824                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     10885568                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  11083392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             28582                       # Total snoops (Count)
system.l2bus.snoopTraffic                      783616                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              177768                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.006919                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.082893                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    176538     99.31%     99.31% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1230      0.69%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                177768                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            150223335                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4038104                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           190651800                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          297353                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       148168                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1205                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               398                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            116137                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               116535                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              398                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           116137                       # number of overall hits (Count)
system.l2cache.overallHits::total              116535                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2694                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           29956                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              32650                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2694                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          29956                       # number of overall misses (Count)
system.l2cache.overallMisses::total             32650                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    195793065                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   2140602375                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    2336395440                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    195793065                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   2140602375                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   2336395440                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          3092                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        146093                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           149185                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         3092                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       146093                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          149185                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.871281                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.205047                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.218856                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.871281                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.205047                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.218856                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72677.455457                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 71458.217886                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 71558.818989                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72677.455457                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 71458.217886                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 71558.818989                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           12241                       # number of writebacks (Count)
system.l2cache.writebacks::total                12241                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2694                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        29956                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          32650                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2694                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        29956                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         32650                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    172363965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   1879985175                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   2052349140                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    172363965                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   1879985175                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   2052349140                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.871281                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.205047                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.218856                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.871281                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.205047                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.218856                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 63980.684855                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 62758.217886                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 62859.085452                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 63980.684855                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 62758.217886                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 62859.085452                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     28579                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         1013                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         1013                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          2194                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             2194                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         9203                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           9203                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    650328915                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    650328915                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        11397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        11397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.807493                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.807493                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 70664.882647                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 70664.882647                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         9203                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         9203                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    570262815                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    570262815                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.807493                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.807493                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 61964.882647                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 61964.882647                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          398                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       113943                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       114341                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         2694                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        20753                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        23447                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    195793065                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   1490273460                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1686066525                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         3092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       134696                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       137788                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.871281                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.154073                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.170167                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72677.455457                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 71810.025538                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 71909.691005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2694                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        20753                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        23447                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    172363965                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   1309722360                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1482086325                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.871281                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.154073                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.170167                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 63980.684855                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 63110.025538                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 63210.062055                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        23994                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        23994                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        23994                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        23994                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4043.113154                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  296318                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 32675                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  9.068646                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  70905                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     8.006274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   216.630861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3818.476019                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.052888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.932245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.987088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             184                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            1061                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1410                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1441                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               4789987                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              4789987                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     12241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2693.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     29563.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000782820220                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           727                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           727                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                77410                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               11496                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        32649                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       12241                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      32649                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     12241                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     393                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  32649                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 12241                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    26533                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4382                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1018                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      305                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     281                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     641                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     724                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     733                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     737                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     748                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     740                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     737                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     734                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     727                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     728                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     727                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       44.325997                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.637956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     153.274730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            682     93.81%     93.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           40      5.50%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            4      0.55%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.14%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          727                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.799175                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.770203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.996329                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               438     60.25%     60.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      0.96%     61.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               272     37.41%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                10      1.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            727                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    25152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2089536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                783424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               259210970.59879419                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               97185258.08140646                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8061072435                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      179573.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       172352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1892032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       781632                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 21380597.991440862417                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 234710218.500173121691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 96962957.025424152613                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2693                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        29956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        12241                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     81287890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    870531170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 190105881880                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30184.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29060.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  15530257.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       172352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1917184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2089536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       172352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       172352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       783424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       783424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2693                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         29956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            32649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        12241                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           12241                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        21380598                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       237830373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          259210971                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     21380598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       21380598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     97185258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          97185258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     97185258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       21380598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      237830373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         356396229                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 32256                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                12213                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1820                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2002                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           697                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          724                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                347019060                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              161280000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           951819060                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10758.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29508.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                24893                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9339                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            76.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        10226                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   278.067671                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   178.538854                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   278.349380                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3437     33.61%     33.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2733     26.73%     60.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1385     13.54%     73.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          759      7.42%     81.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          480      4.69%     86.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          340      3.32%     89.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          275      2.69%     92.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          279      2.73%     94.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          538      5.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        10226                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2064384                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          781632                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               256.090816                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                96.962957                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         35550060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         18880125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       116489100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       32181300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 636152400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2412645840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1063776480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4315675305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.367845                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2744426680                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    269100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   5047613615                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         37542120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         19927545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       113818740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       31570560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 636152400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2431129230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1048211520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4318352115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.699908                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2703638035                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    269100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5088402260                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               23446                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12241                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16145                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9203                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9203                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          23446                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        93684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        93684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   93684                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      2872960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      2872960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2872960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              32649                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    32649    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                32649                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8061140295                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            47849565                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           82020215                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          61035                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        28388                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
