Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 10 23:59:44 2024
| Host         : PC_HP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -file timing_impl.log
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.702        0.000                      0                84368        0.050        0.000                      0                84229        0.264        0.000                       0                 40651  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 5.000}        10.000          100.000         
clk_fpga_1                            {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0  {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0  {0.000 22.500}       45.000          22.222          
  mmcm_clk_0_s                        {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s                       {0.000 27.500}       55.000          18.182          
rx1_dclk_out                          {0.000 6.250}        12.500          80.000          
  adc_clk_div_s                       {0.000 25.000}       50.000          20.000          
rx2_dclk_out                          {0.000 6.250}        12.500          80.000          
  adc_clk_div_s_1                     {0.000 25.000}       50.000          20.000          
spi0_clk                              {0.000 20.000}       40.000          25.000          
spi1_clk                              {0.000 20.000}       40.000          25.000          
tx1_dclk_out                          {0.000 6.250}        12.500          80.000          
  dac_clk_div_s                       {0.000 25.000}       50.000          20.000          
tx2_dclk_out                          {0.000 6.250}        12.500          80.000          
  dac_clk_div_s_1                     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  0.702        0.000                      0                54020        0.050        0.000                      0                54020        2.500        0.000                       0                 20715  
clk_fpga_1                                  3.454        0.000                      0                    4        0.160        0.000                      0                    4        0.264        0.000                       0                    10  
  clk_out1_system_sys_audio_clkgen_0       78.123        0.000                      0                   61        0.116        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                   43.751        0.000                       0                     2  
  mmcm_clk_0_s                              0.780        0.000                      0                 1229        0.122        0.000                      0                 1229        2.387        0.000                       0                   615  
  mmcm_fb_clk_s                                                                                                                                                                        45.000        0.000                       0                     3  
rx1_dclk_out                                                                                                                                                                           10.833        0.000                       0                    12  
  adc_clk_div_s                            33.129        0.000                      0                 3290        0.059        0.000                      0                 3290       23.750        0.000                       0                  2418  
rx2_dclk_out                                                                                                                                                                           10.833        0.000                       0                    12  
  adc_clk_div_s_1                          27.563        0.000                      0                 2681        0.058        0.000                      0                 2681       23.750        0.000                       0                  2011  
tx1_dclk_out                                                                                                                                                                           10.833        0.000                       0                     8  
  dac_clk_div_s                            38.714        0.000                      0                11210        0.050        0.000                      0                11210       24.020        0.000                       0                  9752  
tx2_dclk_out                                                                                                                                                                           10.833        0.000                       0                     8  
  dac_clk_div_s_1                          40.194        0.000                      0                 5843        0.051        0.000                      0                 5843       24.020        0.000                       0                  5048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                7.726        0.000                      0                    4                                                                        
adc_clk_div_s                       clk_fpga_0                                6.267        0.000                      0                   49                                                                        
adc_clk_div_s_1                     clk_fpga_0                                6.184        0.000                      0                   51                                                                        
dac_clk_div_s                       clk_fpga_0                                8.907        0.000                      0                   11                                                                        
dac_clk_div_s_1                     clk_fpga_0                                8.769        0.000                      0                   11                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       78.917        0.000                      0                    5                                                                        
clk_fpga_0                          adc_clk_div_s                             8.485        0.000                      0                  116                                                                        
adc_clk_div_s_1                     adc_clk_div_s                            28.712        0.000                      0                   34        0.286        0.000                      0                   34  
dac_clk_div_s                       adc_clk_div_s                            34.765        0.000                      0                   65        0.365        0.000                      0                   65  
clk_fpga_0                          adc_clk_div_s_1                           8.716        0.000                      0                  120                                                                        
adc_clk_div_s                       adc_clk_div_s_1                          32.623        0.000                      0                    2        1.249        0.000                      0                    2  
dac_clk_div_s_1                     adc_clk_div_s_1                          33.901        0.000                      0                   33        0.200        0.000                      0                   33  
clk_fpga_0                          dac_clk_div_s                             8.128        0.000                      0                   13                                                                        
adc_clk_div_s                       dac_clk_div_s                            40.152        0.000                      0                    1        2.731        0.000                      0                    1  
clk_fpga_0                          dac_clk_div_s_1                           8.556        0.000                      0                   14                                                                        
adc_clk_div_s_1                     dac_clk_div_s_1                          41.367        0.000                      0                    1        2.209        0.000                      0                    1  
dac_clk_div_s                       dac_clk_div_s_1                          45.101        0.000                      0                   33        0.186        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_div_s      adc_clk_div_s           33.062        0.000                      0                  607        0.345        0.000                      0                  607  
**async_default**  adc_clk_div_s_1    adc_clk_div_s_1         42.045        0.000                      0                  548        0.440        0.000                      0                  548  
**async_default**  clk_fpga_0         clk_fpga_0               2.628        0.000                      0                 3539        0.408        0.000                      0                 3539  
**async_default**  dac_clk_div_s      dac_clk_div_s           36.903        0.000                      0                  523        0.444        0.000                      0                  523  
**async_default**  dac_clk_div_s_1    dac_clk_div_s_1         37.693        0.000                      0                  283        0.471        0.000                      0                  283  
**async_default**  mmcm_clk_0_s       mmcm_clk_0_s             1.397        0.000                      0                  228        0.414        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_wdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_on_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.518ns (5.629%)  route 8.684ns (94.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       1.707     3.001    i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/s_axi_aclk
    SLICE_X58Y86         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_wdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.518     3.519 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_wdata_int_reg[15]/Q
                         net (fo=106, routed)         8.684    12.203    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_scratch_reg[31]_1[15]
    SLICE_X96Y138        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_on_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       1.779    12.958    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X96Y138        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_on_1_reg[15]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y138        FDCE (Setup_fdce_C_D)       -0.028    12.905    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_on_1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  0.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.404%)  route 0.246ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       0.550     0.886    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X53Y88         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[13]/Q
                         net (fo=2, routed)           0.246     1.273    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[140]_0[81]
    SLICE_X44Y88         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       0.822     1.188    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.478ns (37.884%)  route 0.784ns (62.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.851     3.145    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478     3.623 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.784     4.407    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.674     7.853    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.292     8.145    
                         clock uncertainty           -0.083     8.062    
    SLICE_X112Y78        FDPE (Setup_fdpe_C_D)       -0.201     7.861    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.626     0.962    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164     1.126 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.056     1.181    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.896     1.262    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
    SLICE_X112Y78        FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.300     0.962    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060     1.022    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.737ns (27.191%)  route 1.973ns (72.809%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 87.629 - 81.380 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.806     3.100    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.733     6.911    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X25Y20         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.419     7.330 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.164     8.494    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X26Y18         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     8.812 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.810     9.621    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    82.468    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    82.559 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.612    84.172    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.255 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    85.980    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.071 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.558    87.629    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.639    88.268    
                         clock uncertainty           -0.215    88.053    
    SLICE_X25Y19         FDRE (Setup_fdre_C_D)       -0.309    87.744    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.744    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 78.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580     2.117    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_clk_i
    SLICE_X27Y20         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     2.258 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[3]/Q
                         net (fo=1, routed)           0.112     2.370    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB1
    SLICE_X26Y20         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X26Y20         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.604     2.130    
    SLICE_X26Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.254    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X26Y20     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X26Y20     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.374ns (44.646%)  route 2.943ns (55.354%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.470 - 6.735 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         1.729     3.026    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/reference_clk
    SLICE_X63Y2          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[178]/Q
                         net (fo=2, routed)           0.579     4.061    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[235]_0[161]
    SLICE_X62Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.185 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s_carry_i_3/O
                         net (fo=1, routed)           0.000     4.185    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/S[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.718 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.835    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.150 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/O[3]
                         net (fo=2, routed)           0.715     5.865    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[12]
    SLICE_X63Y5          LUT4 (Prop_lut4_I2_O)        0.307     6.172 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.172    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_6_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.570 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          0.994     7.564    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.655     8.343    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X64Y7          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         1.553     9.470    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
    SLICE_X64Y7          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.229     9.700    
                         clock uncertainty           -0.147     9.552    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.429     9.123    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         0.588     0.926    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
    SLICE_X31Y4          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/Q
                         net (fo=1, routed)           0.056     1.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d
    SLICE_X31Y4          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         0.856     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
    SLICE_X31Y4          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/C
                         clock pessimism             -0.298     0.926    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.075     1.001    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y0      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         55.000      52.845     BUFGCTRL_X0Y2    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       55.000      45.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  rx1_dclk_out
  To Clock:  rx1_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx1_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { rx1_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         12.500      10.833     ILOGIC_X1Y67  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[0].i_iserdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       33.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.129ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/tdd_sync_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        16.178ns  (logic 0.642ns (3.968%)  route 15.536ns (96.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.827ns = ( 56.827 - 50.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    3.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.431    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     7.462 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.945     8.407    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     8.508 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.978    10.486    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[121]_0
    SLICE_X102Y100       FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDCE (Prop_fdce_C_Q)         0.518    11.004 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=45, routed)          2.032    13.036    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/Q[0]
    SLICE_X112Y68        LUT1 (Prop_lut1_I0_O)        0.124    13.160 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/adc_1_rst_INST_0/O
                         net (fo=780, routed)        13.504    26.665    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/counter_at_tdd_tx_off_1_reg_0
    SLICE_X82Y133        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/tdd_sync_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.247    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    54.165 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.858    55.023    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    55.114 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.713    56.827    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/out_reg[0]
    SLICE_X82Y133        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/tdd_sync_d1_reg/C
                         clock pessimism              3.526    60.353    
                         clock uncertainty           -0.035    60.318    
    SLICE_X82Y133        FDRE (Setup_fdre_C_R)       -0.524    59.794    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/tdd_sync_d1_reg
  -------------------------------------------------------------------
                         required time                         59.794    
                         arrival time                         -26.665    
  -------------------------------------------------------------------
                         slack                                 33.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_d2_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.064%)  route 0.273ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.349ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    3.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.357    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     2.627 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.294     2.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.947 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.637     3.584    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[95]_1
    SLICE_X47Y142        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDCE (Prop_fdce_C_Q)         0.141     3.725 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[10]/Q
                         net (fo=1, routed)           0.273     3.998    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]_0[10]
    SLICE_X50Y148        SRL16E                                       r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_d2_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.650    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     6.081 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.332     6.413    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.442 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.907     7.349    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_reg[0]_0
    SLICE_X50Y148        SRL16E                                       r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_d2_reg[10]_srl3/CLK
                         clock pessimism             -3.504     3.845    
    SLICE_X50Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.939    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_d2_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -3.939    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div_s
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y9   i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y18  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y18  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx2_dclk_out
  To Clock:  rx2_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx2_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { rx2_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         12.500      10.833     ILOGIC_X1Y105  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[0].i_iserdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       27.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.563ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        21.875ns  (logic 1.078ns (4.928%)  route 20.797ns (95.072%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.095ns = ( 57.095 - 50.000 ) 
    Source Clock Delay      (SCD):    10.780ns
    Clock Pessimism Removal (CPR):    3.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.471    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     7.502 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.262     8.764    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     8.865 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.915    10.780    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage1_reg[5]_0
    SLICE_X89Y100        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456    11.236 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/Q
                         net (fo=7, routed)           5.801    17.038    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx1_r1_mode
    SLICE_X110Y101       LUT3 (Prop_lut3_I1_O)        0.150    17.188 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx_data_valid_i_3/O
                         net (fo=33, routed)          2.820    20.008    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx2_single_lane
    SLICE_X110Y101       LUT6 (Prop_lut6_I4_O)        0.326    20.334 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/i_rx_2_link/rx_data_valid/O
                         net (fo=2, routed)           5.838    26.173    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx2_data_valid
    SLICE_X94Y100        LUT3 (Prop_lut3_I1_O)        0.146    26.319 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_i_1__1/O
                         net (fo=1, routed)           6.337    32.656    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_A0
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.287    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    54.205 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.145    55.350    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    55.441 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.654    57.095    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/C
                         clock pessimism              3.456    60.551    
                         clock uncertainty           -0.035    60.516    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.297    60.219    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         60.219    
                         arrival time                         -32.656    
  -------------------------------------------------------------------
                         slack                                 27.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/packed_fifo_wr_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.164ns (24.698%)  route 0.500ns (75.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.526ns
    Source Clock Delay      (SCD):    3.712ns
    Clock Pessimism Removal (CPR):    3.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.396    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.666 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.462     3.128    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     3.154 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.558     3.712    i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/clk
    SLICE_X34Y56         FDRE                                         r  i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/packed_fifo_wr_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     3.876 r  i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/packed_fifo_wr_data_reg[30]/Q
                         net (fo=1, routed)           0.500     4.376    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[30]
    RAMB36_X2Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.690    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     6.121 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.508     6.629    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.658 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.867     7.526    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism             -3.504     4.021    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.296     4.317    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.317    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div_s_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y7   i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y18  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y18  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx1_dclk_out
  To Clock:  tx1_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx1_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { tx1_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         12.500      10.833     OLOGIC_X1Y83  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       38.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.714ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        10.646ns  (logic 0.580ns (5.448%)  route 10.066ns (94.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 54.669 - 50.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.461    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.492 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.945     3.437    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.538 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.720     5.258    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X89Y90         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDCE (Prop_fdce_C_Q)         0.456     5.714 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=44, routed)          3.627     9.341    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/Q[0]
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.465 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/dac_1_rst_INST_0/O
                         net (fo=590, routed)         6.439    15.904    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[15]_1
    SLICE_X54Y69         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.277    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    52.195 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.858    53.053    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.144 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.525    54.669    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[0]_0
    SLICE_X54Y69         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[10]/C
                         clock pessimism              0.509    55.177    
                         clock uncertainty           -0.035    55.142    
    SLICE_X54Y69         FDSE (Setup_fdse_C_S)       -0.524    54.618    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/PN15_gen/pn_state_reg[10]
  -------------------------------------------------------------------
                         required time                         54.618    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 38.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.386    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.656 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.294     0.950    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.976 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.584     1.560    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X87Y51         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/Q
                         net (fo=1, routed)           0.252     1.953    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]_0[6]
    SLICE_X88Y42         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.680    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.111 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.332     1.443    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.472 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.857     2.329    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/result_y_reg[19]
    SLICE_X88Y42         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]/C
                         clock pessimism             -0.496     1.833    
    SLICE_X88Y42         FDRE (Hold_fdre_C_D)         0.070     1.903    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_div_s
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y6   i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X98Y42  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X98Y42  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx2_dclk_out
  To Clock:  tx2_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx2_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { tx2_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         12.500      10.833     OLOGIC_X1Y143  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       40.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.194ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        9.738ns  (logic 1.418ns (14.562%)  route 8.320ns (85.438%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 55.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.474    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.505 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.262     3.767    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.868 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.733     5.601    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X80Y35         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.456     6.057 f  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.025     7.082    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg_bram_0
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.206 f  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           2.947    10.153    i_system_wrapper/system_i/util_dac_2_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.153    10.306 f  i_system_wrapper/system_i/util_dac_2_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          3.605    13.911    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_ready
    SLICE_X80Y35         LUT2 (Prop_lut2_I0_O)        0.353    14.264 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_mem_data_last_i_2/O
                         net (fo=1, routed)           0.743    15.007    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg_0
    SLICE_X79Y35         LUT6 (Prop_lut6_I5_O)        0.332    15.339 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_i_1/O
                         net (fo=1, routed)           0.000    15.339    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_i_1_n_0
    SLICE_X79Y35         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.290    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    52.208 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.145    53.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.444 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.556    55.000    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X79Y35         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg/C
                         clock pessimism              0.539    55.539    
                         clock uncertainty           -0.035    55.504    
    SLICE_X79Y35         FDRE (Setup_fdre_C_D)        0.029    55.533    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg
  -------------------------------------------------------------------
                         required time                         55.533    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 40.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.288ns (68.023%)  route 0.135ns (31.977%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.399    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.669 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.462     1.131    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.157 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.632     1.789    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_y_reg[19]_0
    SLICE_X50Y110        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.953 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_z_reg[4]/Q
                         net (fo=2, routed)           0.135     2.088    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/dataa_z[4]
    SLICE_X48Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.212 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.212    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg0_carry__0_n_6
    SLICE_X48Y110        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.693    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.124 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.508     1.632    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.661 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.908     2.569    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[17]_0
    SLICE_X48Y110        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[5]/C
                         clock pessimism             -0.513     2.056    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.105     2.161    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_div_s_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y7    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y120  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y120  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.989ns  (logic 1.343ns (67.511%)  route 0.646ns (32.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X26Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.646     1.989    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X27Y18         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.285     9.715    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  7.726    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.101ns  (logic 1.463ns (47.175%)  route 1.638ns (52.825%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X62Y18         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.964     2.273    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.154     2.427 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.674     3.101    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X61Y22         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y22         FDSE (Setup_fdse_C_S)       -0.632     9.368    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.267    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.184ns  (logic 1.463ns (45.945%)  route 1.721ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y18         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.150     2.459    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.154     2.613 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.571     3.184    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X29Y19         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y19         FDSE (Setup_fdse_C_S)       -0.632     9.368    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  6.184    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.907ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.778%)  route 0.544ns (51.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, routed)           0.544     1.062    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo_n_8
    SLICE_X98Y16         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y16         FDRE (Setup_fdre_C_D)       -0.031     9.969    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.907    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.769ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.164ns  (logic 0.456ns (39.173%)  route 0.708ns (60.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, routed)           0.708     1.164    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo_n_8
    SLICE_X81Y20         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y20         FDRE (Setup_fdre_C_D)       -0.067     9.933    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  8.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.917ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        2.154ns  (logic 1.344ns (62.399%)  route 0.810ns (37.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X26Y18         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.810     2.154    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X25Y19         FDRE (Setup_fdre_C_D)       -0.309    81.071    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.071    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 78.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.454ns  (logic 0.456ns (31.364%)  route 0.998ns (68.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=16, routed)          0.998     1.454    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X64Y19         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)       -0.061     9.939    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  8.485    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       28.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.712ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        17.021ns  (logic 0.932ns (5.476%)  route 16.089ns (94.524%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    10.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.471    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     7.502 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.262     8.764    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     8.865 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.915    10.780    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage1_reg[5]_0
    SLICE_X89Y100        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456    11.236 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/cdc_sync_stage2_reg[5]/Q
                         net (fo=7, routed)           5.801    17.038    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx1_r1_mode
    SLICE_X110Y101       LUT3 (Prop_lut3_I1_O)        0.150    17.188 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx_data_valid_i_3/O
                         net (fo=33, routed)          2.863    20.051    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/rx2_single_lane
    SLICE_X107Y103       LUT4 (Prop_lut4_I2_O)        0.326    20.377 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/adc_data_in_d[7]_i_1__0/O
                         net (fo=2, routed)           7.425    27.802    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[15]_0[7]
    SLICE_X48Y97         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.247    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    54.165 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.858    55.023    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    55.114 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.478    56.592    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/d_acc_data_reg[34]
    SLICE_X48Y97         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[7]/C
                         clock pessimism              0.000    56.592    
                         clock uncertainty           -0.035    56.557    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)       -0.043    56.514    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[7]
  -------------------------------------------------------------------
                         required time                         56.514    
                         arrival time                         -27.802    
  -------------------------------------------------------------------
                         slack                                 28.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.186ns (4.801%)  route 3.688ns (95.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.353ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.396    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.666 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.462     3.128    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     3.154 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.717     3.871    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/dest_clk
    SLICE_X106Y104       FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141     4.012 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[3]/Q
                         net (fo=1, routed)           0.610     4.622    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0_n_29
    SLICE_X106Y104       LUT4 (Prop_lut4_I0_O)        0.045     4.667 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/adc_data_in_d[3]_i_1__0/O
                         net (fo=2, routed)           3.078     7.745    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[15]_0[3]
    SLICE_X44Y100        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.650    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     6.081 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.332     6.413    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.442 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.911     7.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/d_acc_data_reg[34]
    SLICE_X44Y100        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[3]/C
                         clock pessimism              0.000     7.353    
                         clock uncertainty            0.035     7.388    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.071     7.459    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/adc_data_in_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.459    
                         arrival time                           7.745    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       34.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.765ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/dac_data_iq_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/dac_data_in_d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        16.505ns  (logic 0.456ns (2.763%)  route 16.049ns (97.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.461    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.492 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.945     3.437    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.538 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.697     5.235    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/d_xfer_toggle_reg
    SLICE_X55Y71         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/dac_data_iq_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/dac_data_iq_out_reg[11]/Q
                         net (fo=2, routed)          16.049    21.741    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/dac_data_in_d_reg[15]_0[11]
    SLICE_X48Y88         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/dac_data_in_d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.247    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    54.165 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.858    55.023    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    55.114 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.474    56.588    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/d_acc_data_reg[34]
    SLICE_X48Y88         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/dac_data_in_d_reg[11]/C
                         clock pessimism              0.000    56.588    
                         clock uncertainty           -0.035    56.553    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.047    56.506    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/dac_data_in_d_reg[11]
  -------------------------------------------------------------------
                         required time                         56.506    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                 34.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_data_in_d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 0.164ns (2.651%)  route 6.021ns (97.349%))
  Logic Levels:           0  
  Clock Path Skew:        5.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.266ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.386    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.656 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.294     0.950    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.976 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.577     1.553    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/d_xfer_toggle_reg
    SLICE_X58Y93         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[11]/Q
                         net (fo=2, routed)           6.021     7.738    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_data_in_d_reg[15]_0[11]
    SLICE_X40Y94         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_data_in_d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.650    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     6.081 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.332     6.413    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.442 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.824     7.266    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/d_acc_data_reg[34]
    SLICE_X40Y94         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_data_in_d_reg[11]/C
                         clock pessimism              0.000     7.266    
                         clock uncertainty            0.035     7.301    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.072     7.373    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_data_in_d_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.373    
                         arrival time                           7.738    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack        8.716ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.292%)  route 0.800ns (63.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.800     1.256    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X36Y17         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y17         FDRE (Setup_fdre_C_D)       -0.028     9.972    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  8.716    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       32.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.623ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 0.805ns (5.814%)  route 13.041ns (94.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.095ns = ( 57.095 - 50.000 ) 
    Source Clock Delay      (SCD):    10.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.431    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     7.462 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.945     8.407    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     8.508 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.785    10.293    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_data_cntrl_int_reg[95]
    SLICE_X98Y94         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y94         FDRE (Prop_fdre_C_Q)         0.478    10.771 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/Q
                         net (fo=4, routed)           6.704    17.475    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_reg
    SLICE_X94Y100        LUT3 (Prop_lut3_I0_O)        0.327    17.802 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_i_1__1/O
                         net (fo=1, routed)           6.337    24.140    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_A0
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.287    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    54.205 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.145    55.350    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    55.441 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.654    57.095    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/C
                         clock pessimism              0.000    57.095    
                         clock uncertainty           -0.035    57.060    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.297    56.763    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         56.763    
                         arrival time                         -24.140    
  -------------------------------------------------------------------
                         slack                                 32.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.254ns (4.760%)  route 5.082ns (95.240%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        3.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.610ns
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.357    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     2.627 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.294     2.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.947 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.682     3.629    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
    SLICE_X90Y132        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_fdre_C_Q)         0.164     3.793 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/Q
                         net (fo=1, routed)           0.566     4.358    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr1
    SLICE_X90Y131        LUT2 (Prop_lut2_I0_O)        0.045     4.403 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_INST_0/O
                         net (fo=2, routed)           2.550     6.953    i_system_wrapper/tdd_sync_TRI
    SLICE_X26Y124        LUT3 (Prop_lut3_I0_O)        0.045     6.998 r  i_system_wrapper/system_i_i_1/O
                         net (fo=2, routed)           1.967     8.965    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync
    SLICE_X91Y130        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.690    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     6.121 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.508     6.629    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.658 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.952     7.610    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/out_reg[0]
    SLICE_X91Y130        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/C
                         clock pessimism              0.000     7.610    
                         clock uncertainty            0.035     7.645    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.070     7.715    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg
  -------------------------------------------------------------------
                         required time                         -7.715    
                         arrival time                           8.965    
  -------------------------------------------------------------------
                         slack                                  1.249    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       33.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.901ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        17.210ns  (logic 0.456ns (2.650%)  route 16.754ns (97.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.921ns = ( 56.921 - 50.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.474    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.505 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.262     3.767    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.868 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.844     5.712    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/d_xfer_toggle_reg
    SLICE_X44Y101        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     6.168 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[4]/Q
                         net (fo=2, routed)          16.754    22.922    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[15]_0[4]
    SLICE_X43Y99         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.287    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    54.205 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.145    55.350    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    55.441 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.480    56.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
    SLICE_X43Y99         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[4]/C
                         clock pessimism              0.000    56.921    
                         clock uncertainty           -0.035    56.885    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.062    56.823    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[4]
  -------------------------------------------------------------------
                         required time                         56.823    
                         arrival time                         -22.922    
  -------------------------------------------------------------------
                         slack                                 33.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/dac_data_iq_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/dac_data_in_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 0.141ns (2.327%)  route 5.918ns (97.673%))
  Logic Levels:           0  
  Clock Path Skew:        5.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.568ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.399    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.669 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.462     1.131    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.157 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.662     1.819    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/d_xfer_toggle_reg
    SLICE_X60Y101        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/dac_data_iq_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.141     1.960 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/dac_data_iq_out_reg[3]/Q
                         net (fo=2, routed)           5.918     7.878    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/dac_data_in_d_reg[15]_0[3]
    SLICE_X41Y106        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/dac_data_in_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.690    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     6.121 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.508     6.629    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.658 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.910     7.568    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/d_xfer_data_reg[34]
    SLICE_X41Y106        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/dac_data_in_d_reg[3]/C
                         clock pessimism              0.000     7.568    
                         clock uncertainty            0.035     7.603    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.075     7.678    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/dac_data_in_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.678    
                         arrival time                           7.878    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack        8.128ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.146%)  route 1.259ns (70.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/Q
                         net (fo=5, routed)           1.259     1.777    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X93Y22         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y22         FDRE (Setup_fdre_C_D)       -0.095     9.905    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  8.128    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       40.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.152ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.718ns (17.770%)  route 3.322ns (82.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 54.688 - 50.000 ) 
    Source Clock Delay      (SCD):    10.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.431    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     7.462 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.945     8.407    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     8.508 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.905    10.413    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
    SLICE_X63Y142        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.419    10.832 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/Q
                         net (fo=1, routed)           2.852    13.684    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/tdd_tx1_valid
    SLICE_X83Y90         LUT5 (Prop_lut5_I4_O)        0.299    13.983 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_1__0/O
                         net (fo=1, routed)           0.471    14.454    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int0
    SLICE_X84Y90         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.277    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    52.195 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.858    53.053    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.144 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.544    54.688    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
    SLICE_X84Y90         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000    54.688    
                         clock uncertainty           -0.035    54.652    
    SLICE_X84Y90         FDRE (Setup_fdre_C_D)       -0.047    54.605    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         54.605    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                 40.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.731ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.226ns (14.511%)  route 1.331ns (85.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.357    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     2.627 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.294     2.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.947 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.660     3.607    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
    SLICE_X63Y142        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.128     3.735 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/Q
                         net (fo=1, routed)           1.170     4.905    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/tdd_tx1_valid
    SLICE_X83Y90         LUT5 (Prop_lut5_I4_O)        0.098     5.003 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_1__0/O
                         net (fo=1, routed)           0.162     5.164    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int0
    SLICE_X84Y90         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.680    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.111 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.332     1.443    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.472 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.851     2.323    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
    SLICE_X84Y90         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000     2.323    
                         clock uncertainty            0.035     2.359    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.075     2.434    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           5.164    
  -------------------------------------------------------------------
                         slack                                  2.731    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack        8.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.202ns  (logic 0.419ns (34.869%)  route 0.783ns (65.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
    SLICE_X80Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/Q
                         net (fo=5, routed)           0.783     1.202    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X80Y23         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y23         FDRE (Setup_fdre_C_D)       -0.242     9.758    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  8.556    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       41.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.367ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.718ns (24.851%)  route 2.171ns (75.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 55.154 - 50.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.471    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     7.502 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.262     8.764    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     8.865 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.966    10.831    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/d_xfer_toggle_reg
    SLICE_X101Y118       FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.419    11.250 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/Q
                         net (fo=1, routed)           1.468    12.719    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/tdd_tx2_valid
    SLICE_X83Y113        LUT5 (Prop_lut5_I4_O)        0.299    13.018 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_2__0/O
                         net (fo=1, routed)           0.703    13.721    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int0
    SLICE_X66Y113        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.290    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    52.208 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.145    53.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.444 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.710    55.154    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
    SLICE_X66Y113        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000    55.154    
                         clock uncertainty           -0.035    55.119    
    SLICE_X66Y113        FDRE (Setup_fdre_C_D)       -0.031    55.088    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         55.088    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 41.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.227ns (21.492%)  route 0.829ns (78.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.396    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.666 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.462     3.128    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     3.154 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.683     3.837    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/d_xfer_toggle_reg
    SLICE_X101Y118       FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.128     3.965 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/Q
                         net (fo=1, routed)           0.586     4.551    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/tdd_tx2_valid
    SLICE_X83Y113        LUT5 (Prop_lut5_I4_O)        0.099     4.650 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_2__0/O
                         net (fo=1, routed)           0.243     4.893    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int0
    SLICE_X66Y113        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.693    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.124 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.508     1.632    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.661 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.929     2.590    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
    SLICE_X66Y113        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty            0.035     2.625    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.059     2.684    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           4.893    
  -------------------------------------------------------------------
                         slack                                  2.209    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       45.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.101ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.419ns (9.646%)  route 3.925ns (90.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 54.980 - 50.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.461    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.492 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.945     3.437    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.538 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.719     5.257    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
    SLICE_X84Y90         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.419     5.676 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/Q
                         net (fo=230, routed)         3.925     9.601    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/core_enabled.dac_valid_int_reg
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.290    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    52.208 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.145    53.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.444 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.536    54.980    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_xfer_count_reg[0]_0
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/C
                         clock pessimism              0.000    54.980    
                         clock uncertainty           -0.035    54.944    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)       -0.242    54.702    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg
  -------------------------------------------------------------------
                         required time                         54.702    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 45.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.141ns (11.577%)  route 1.077ns (88.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.386    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.656 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.294     0.950    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.976 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.579     1.555    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/d_xfer_toggle_reg
    SLICE_X60Y93         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[12]/Q
                         net (fo=2, routed)           1.077     2.773    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B[12]
    SLICE_X51Y99         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.693    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.124 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.508     1.632    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.661 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.821     2.482    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_xfer_count_reg[0]_0
    SLICE_X51Y99         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[12]/C
                         clock pessimism              0.000     2.482    
                         clock uncertainty            0.035     2.517    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.070     2.587    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       33.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[93]/CLR
                            (recovery check against rising-edge clock adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 0.642ns (3.896%)  route 15.836ns (96.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 56.896 - 50.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    3.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.431    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     7.462 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.945     8.407    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     8.508 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.978    10.486    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[121]_0
    SLICE_X102Y100       FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDCE (Prop_fdce_C_Q)         0.518    11.004 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=45, routed)          2.032    13.036    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/Q[0]
    SLICE_X112Y68        LUT1 (Prop_lut1_I0_O)        0.124    13.160 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/adc_1_rst_INST_0/O
                         net (fo=780, routed)        13.804    26.965    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[0]_0
    SLICE_X94Y145        FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.247    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    54.165 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.858    55.023    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    55.114 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        1.782    56.896    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[95]_1
    SLICE_X94Y145        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[93]/C
                         clock pessimism              3.526    60.422    
                         clock uncertainty           -0.035    60.387    
    SLICE_X94Y145        FDCE (Recov_fdce_C_CLR)     -0.361    60.026    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[93]
  -------------------------------------------------------------------
                         required time                         60.026    
                         arrival time                         -26.965    
  -------------------------------------------------------------------
                         slack                                 33.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.248%)  route 0.296ns (67.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    3.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.357    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     2.627 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.294     2.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.947 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.690     3.637    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_sync_d_reg_0
    SLICE_X105Y103       FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141     3.778 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=27, routed)          0.296     4.074    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X105Y95        FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.650    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     6.081 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.332     6.413    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.442 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2417, routed)        0.879     7.321    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X105Y95        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -3.500     3.821    
    SLICE_X105Y95        FDCE (Remov_fdce_C_CLR)     -0.092     3.729    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       42.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[28]/CLR
                            (recovery check against rising-edge clock adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.572ns (7.897%)  route 6.671ns (92.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.297ns = ( 57.297 - 50.000 ) 
    Source Clock Delay      (SCD):    10.921ns
    Clock Pessimism Removal (CPR):    3.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     6.471    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     7.502 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.262     8.764    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     8.865 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        2.056    10.921    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X107Y101       FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDCE (Prop_fdce_C_Q)         0.456    11.377 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=22, routed)          1.431    12.808    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/Q[0]
    SLICE_X104Y119       LUT1 (Prop_lut1_I0_O)        0.116    12.924 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int[75]_i_2/O
                         net (fo=586, routed)         5.240    18.165    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/AR[0]
    SLICE_X107Y142       FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    53.287    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    54.205 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           1.145    55.350    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    55.441 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        1.856    57.297    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_reg_0
    SLICE_X107Y142       FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[28]/C
                         clock pessimism              3.556    60.853    
                         clock uncertainty           -0.035    60.818    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.609    60.209    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[28]
  -------------------------------------------------------------------
                         required time                         60.209    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                 42.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.821%)  route 0.219ns (57.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.650ns
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    3.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     2.396    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.666 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.462     3.128    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     3.154 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.719     3.873    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg_0
    SLICE_X112Y100       FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.164     4.037 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=26, routed)          0.219     4.256    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X107Y101       FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     5.690    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     6.121 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, routed)           0.508     6.629    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.658 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2010, routed)        0.992     7.650    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X107Y101       FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -3.742     3.908    
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.092     3.816    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.642ns (9.486%)  route 6.126ns (90.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       1.711     3.005    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X58Y58         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=247, routed)         2.305     5.828    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X88Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.952 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=5731, routed)        3.821     9.773    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_xfer_data_reg[0]
    SLICE_X44Y145        FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       1.652    12.831    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X44Y145        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[2]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X44Y145        FDCE (Recov_fdce_C_CLR)     -0.405    12.401    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.557%)  route 0.213ns (56.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X22Y1          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.213     1.308    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X20Y1          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20720, routed)       0.865     1.231    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/vdma_clk
    SLICE_X20Y1          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.263     0.968    
    SLICE_X20Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.901    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       36.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.903ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/CLR
                            (recovery check against rising-edge clock dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 0.580ns (4.636%)  route 11.930ns (95.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 54.618 - 50.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.461    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.492 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.945     3.437    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.538 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.720     5.258    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X89Y90         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDCE (Prop_fdce_C_Q)         0.456     5.714 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=44, routed)          3.627     9.341    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/Q[0]
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.465 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/dac_1_rst_INST_0/O
                         net (fo=590, routed)         8.303    17.769    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]_1
    SLICE_X38Y86         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.277    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    52.195 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.858    53.053    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.144 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        1.474    54.618    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X38Y86         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/C
                         clock pessimism              0.408    55.026    
                         clock uncertainty           -0.035    54.991    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.319    54.672    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]
  -------------------------------------------------------------------
                         required time                         54.672    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                 36.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.244%)  route 0.207ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.386    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.656 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.294     0.950    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.976 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.606     1.582    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg_0
    SLICE_X93Y93         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE (Prop_fdre_C_Q)         0.128     1.710 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=43, routed)          0.207     1.917    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X91Y94         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.680    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.111 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.332     1.443    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.472 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=9751, routed)        0.876     2.348    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X91Y94         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.730     1.618    
    SLICE_X91Y94         FDCE (Remov_fdce_C_CLR)     -0.145     1.473    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dac_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       37.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/CLR
                            (recovery check against rising-edge clock dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 0.642ns (5.478%)  route 11.078ns (94.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 55.085 - 50.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.510     1.474    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.505 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.262     3.767    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.868 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.905     5.773    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X66Y109        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_fdce_C_Q)         0.518     6.291 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=24, routed)          1.248     7.540    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/Q[0]
    SLICE_X50Y103        LUT1 (Prop_lut1_I0_O)        0.124     7.664 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_valid_int_i_1/O
                         net (fo=301, routed)         9.830    17.494    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/tx2_rst_loc
    SLICE_X38Y121        FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.459    51.290    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    52.208 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           1.145    53.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.444 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        1.641    55.085    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X38Y121        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]/C
                         clock pessimism              0.456    55.541    
                         clock uncertainty           -0.035    55.506    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.319    55.187    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[139]
  -------------------------------------------------------------------
                         required time                         55.187    
                         arrival time                         -17.494    
  -------------------------------------------------------------------
                         slack                                 37.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.088%)  route 0.273ns (65.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.206     0.399    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.669 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.462     1.131    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.157 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.665     1.822    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg_0
    SLICE_X84Y106        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.141     1.963 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=43, routed)          0.273     2.235    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X89Y107        FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, routed)           0.311     0.693    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.124 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, routed)           0.508     1.632    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.661 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5047, routed)        0.938     2.599    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X89Y107        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.742     1.857    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.471    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.518ns (11.061%)  route 4.165ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.467 - 6.735 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         1.667     2.964    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/reference_clk
    SLICE_X32Y1          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.482 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         4.165     7.647    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X56Y7          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         1.550     9.467    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/reference_clk
    SLICE_X56Y7          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism              0.129     9.596    
                         clock uncertainty           -0.147     9.449    
    SLICE_X56Y7          FDCE (Recov_fdce_C_CLR)     -0.405     9.044    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[216]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.298%)  route 0.198ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         0.563     0.901    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/reference_clk
    SLICE_X32Y1          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.198     1.263    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X32Y4          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, routed)         0.828     1.196    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/reference_clk
    SLICE_X32Y4          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[216]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.849    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[216]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.414    





