Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr  3 16:59:22 2019
| Host         : lsriw running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file ald_wrapper_control_sets_placed.rpt
| Design       : ald_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   459 |
| Unused register locations in slices containing registers |  1353 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      2 |           13 |
|      3 |           15 |
|      4 |           40 |
|      5 |           22 |
|      6 |           10 |
|      7 |           11 |
|      8 |           61 |
|      9 |           11 |
|     10 |           11 |
|     11 |           39 |
|     12 |           22 |
|     13 |            4 |
|     14 |            3 |
|     15 |            3 |
|    16+ |          172 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2386 |          711 |
| No           | No                    | Yes                    |             157 |           59 |
| No           | Yes                   | No                     |            1022 |          384 |
| Yes          | No                    | No                     |            2097 |          523 |
| Yes          | No                    | Yes                    |              82 |           16 |
| Yes          | Yes                   | No                     |            3015 |          883 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                                                                                                                                |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                       | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                      |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                 |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                  |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  ald_i/clk_wiz_1/inst/clk_out1                                |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  ald_i/clk_wiz_1/inst/clk_out1                                |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                 |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                   |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ald_i/clk_wiz_1/inst/clk_out1                                |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                1 |              2 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                    |                2 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                     |                2 |              3 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                  |                3 |              3 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                              | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                         |                3 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                        | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              4 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                             |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                               | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                   | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                 | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                              | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                     | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                      | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                       | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                                                                                        | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                       | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                        | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                  |                2 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/all_lock_d0                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                1 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                   | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                             |                1 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                              |                2 |              4 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                          |                3 |              4 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                2 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                           | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                  |                1 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                             | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                       | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                     |                1 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                           | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                  |                1 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                       | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                     |                1 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                           | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                  |                1 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                       | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                     |                1 |              5 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_4[0]                                                                                                                                                                     | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                  | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                 | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                         | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                        |                2 |              5 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                2 |              5 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/draw_bbox_0/inst/genblk1[0].bbox_i/r_r1                                                                                                                                                                                           |                2 |              5 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                  | ald_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                1 |              5 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                4 |              6 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                  |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |              6 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              6 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | ald_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | ald_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/intr_error_int                                                                                                                                                                                                                  | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                2 |              7 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                       |                1 |              7 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              7 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                      |                2 |              7 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                      |                3 |              7 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                      |                2 |              7 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                          | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                          | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                          | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                  | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                         |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                4 |              8 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                                                                                                            |                4 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                             | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                1 |              8 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                          |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                           | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                 | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                                                                                     | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                   | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                  | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                4 |              8 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                      | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                     |                2 |              8 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                       | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                     |                2 |              8 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                            | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                       | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                    | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                         | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                            | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                      | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                              |                2 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                    |                3 |              9 |
|  ald_i/clk_wiz_1/inst/clk_out1                                |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                              |                6 |              9 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             10 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                3 |             10 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                     | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                  |                4 |             10 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/draw_bbox_0/inst/r_frameH[10]_i_2_n_0                                                                                                                                                                                                              | ald_i/draw_bbox_0/inst/r_frameH[10]_i_1_n_0                                                                                                                                                                                             |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                              | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                               |                3 |             10 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                5 |             10 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                5 |             11 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                          |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                    | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/draw_bbox_0/inst/genblk1[0].bbox_i/r_r                                                                                                                                                                                            |                6 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                        | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                        | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                        | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[10]_i_1_n_0                                                                                                                                                     |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                        | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                      | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                      | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                   | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                                                                                                                  | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[10]_i_1_n_0                                                                                                                                                     |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/write_video_bram_0/inst/r_frameH[10]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                              | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                       |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[10]_i_1_n_0                                                                                                                                                     |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1__0_n_0                                                                                                                                                                  |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                            | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1__0_n_0                                                                                                                                                                  |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                6 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                              | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                              | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[10]_i_1_n_0                                                                                                                                                       |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/write_video_bram_0/inst/addr[10]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                  | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[10]_i_1_n_0                                                                                                                                                                     |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                     |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                            | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                           |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_active_video                                                                                                                                                                                             | ald_i/write_video_bram_0/inst/we                                                                                                                                                                                                        |                4 |             11 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                            | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                           |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_active_video                                                                                                                                                                                             | ald_i/draw_bbox_0/inst/r_frameW                                                                                                                                                                                                         |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                               | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                           |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                2 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                       | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                    | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                                                                                                              | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[10]_i_1_n_0                                                                                                                                                 |                3 |             11 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                                                                                                       | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[10]_i_1_n_0                                                                                                                                              |                3 |             11 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             12 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                5 |             12 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                              |                6 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                              | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                              | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                              | ald_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                5 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                              | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                4 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                2 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0                                                                     |                                                                                                                                                                                                                                         |                4 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                           | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             12 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |             12 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                   | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                          |                4 |             13 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             13 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             13 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                  | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                         |                3 |             13 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             14 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             14 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             14 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             15 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             15 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             15 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                7 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                            | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                  |                6 |             16 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             19 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             19 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                               | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                6 |             21 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                      | ald_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                6 |             21 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                5 |             21 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             21 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                       | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                6 |             21 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                  |                5 |             21 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             21 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             21 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_289[0]                                                                                                                                                               | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               11 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               10 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                4 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                3 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                4 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                                                                                                                             | ald_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                5 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               12 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                                                                                                       | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                5 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                   | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                5 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                5 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                9 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                  | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                5 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               14 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                                                                                                     | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                4 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                       | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_288[0]                                                                                                                                                               | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                8 |             22 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |             22 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |                7 |             23 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | ald_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                8 |             23 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                    | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                       |                6 |             24 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                              | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                  |                5 |             24 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                       | ald_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                       |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  ald_i/clk_wiz_1/inst/clk_out1                                | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                    | ald_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                       |                6 |             24 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                              | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[10]_i_1_n_0                                                                                                                             |                7 |             24 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             24 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/write_video_bram_0/inst/data                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             24 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               11 |             25 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               10 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                8 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               11 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               10 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                8 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                8 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |                7 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                      | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               10 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               10 |             26 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                 | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               11 |             26 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             27 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |                8 |             29 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |             29 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                         |               15 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                         |               16 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                           | ald_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                      |                8 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                     | ald_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                               |               22 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                           | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                     |                5 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                         | ald_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                         |                5 |             32 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                8 |             33 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             33 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             33 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             34 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               10 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                         |                9 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                      | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                     |                6 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             34 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             35 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             36 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             37 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                         |                                                                                                                                                                                                                                         |               10 |             37 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             37 |
|  ald_i/clk_wiz_1/inst/clk_out1                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             38 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |               22 |             39 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               11 |             40 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               10 |             40 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |               18 |             43 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             47 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             47 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             47 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | ald_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             48 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             48 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             48 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                      |                                                                                                                                                                                                                                         |               10 |             48 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             48 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             48 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                |               19 |             48 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             49 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             52 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             52 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             52 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             52 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             56 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    | ald_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/overflow                                                                                                                    |               20 |             81 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |            103 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               54 |            109 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          | ald_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                   |               34 |            130 |
|  ald_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            145 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | ald_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                  | ald_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                    |               41 |            159 |
|  ald_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              133 |            394 |
|  ald_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              495 |           1801 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


