#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 15 03:45:39 2025
# Process ID: 2076
# Current directory: C:/embeding_system/project_2_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 C:\embeding_system\project_2_final\project_1.xpr
# Log file: C:/embeding_system/project_2_final/vivado.log
# Journal file: C:/embeding_system/project_2_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/embeding_system/project_2_final/project_1.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/embeding_system/ip_repo/myhwip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/embeding_system/ip_repo/myhwip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_myhwip_0_0

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.773 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:myhwip:1.0 - myhwip_0
Successfully read diagram <system> from block design file <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1248.598 ; gain = 106.824
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets btn_0_1] [get_bd_nets switch_0_1] [get_bd_nets myhwip_0_led] [get_bd_nets myhwip_0_intr] [get_bd_cells myhwip_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/embeding_system/ip_repo/myhwip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/embeding_system/project_2_final/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embeding_system/project_2_final/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inter_ip:1.0 inter_ip_0
endgroup
set_property location {1 136 23} [get_bd_cells inter_ip_0]
connect_bd_net [get_bd_ports btn] [get_bd_pins inter_ip_0/btn]
connect_bd_net [get_bd_ports switch] [get_bd_pins inter_ip_0/switch]
connect_bd_net [get_bd_ports LED] [get_bd_pins inter_ip_0/intr]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/inter_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins inter_ip_0/S00_AXI]
Slave segment '/inter_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets inter_ip_0_intr]
connect_bd_net [get_bd_ports LED] [get_bd_pins inter_ip_0/led]
connect_bd_net [get_bd_pins inter_ip_0/intr] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files C:/embeding_system/project_2_final/project_1.srcs/constrs_1/new/lab1_2.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/embeding_system/project_2_final/project_1.srcs/constrs_1/new/lab1_2.xdc
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inter_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_inter_ip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = ac1167c76961c748; cache size = 8.982 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 35725c0547d67d7e; cache size = 8.982 MB.
[Sun Jun 15 03:57:10 2025] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_inter_ip_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_xbar_0_synth_1/runme.log
system_inter_ip_0_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_inter_ip_0_0_synth_1/runme.log
synth_1: C:/embeding_system/project_2_final/project_1.runs/synth_1/runme.log
[Sun Jun 15 03:57:11 2025] Launched impl_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1752.457 ; gain = 220.645
delete_bd_objs [get_bd_nets inter_ip_0_led] [get_bd_ports LED]
startgroup
make_bd_pins_external  [get_bd_pins inter_ip_0/led]
endgroup
delete_bd_objs [get_bd_nets switch_1] [get_bd_ports switch]
startgroup
make_bd_pins_external  [get_bd_pins inter_ip_0/switch]
endgroup
delete_bd_objs [get_bd_nets btn_1] [get_bd_ports btn]
startgroup
make_bd_pins_external  [get_bd_pins inter_ip_0/btn]
endgroup
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = ac1167c76961c748; cache size = 11.642 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 35725c0547d67d7e; cache size = 11.642 MB.
[Sun Jun 15 04:09:47 2025] Launched synth_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/synth_1/runme.log
[Sun Jun 15 04:09:47 2025] Launched impl_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1829.656 ; gain = 0.000
set_property location {-30 473} [get_bd_ports switch_0]
regenerate_bd_layout
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_100M_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_0_synth_1]
set_property needs_refresh false [get_runs system_inter_ip_0_0_synth_1]
report_ports
invalid command name "report_ports"
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 15 04:16:24 2025] Launched impl_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/impl_1/runme.log
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jun 15 04:18:44 2025] Launched synth_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/synth_1/runme.log
delete_bd_objs [get_bd_nets inter_ip_0_led] [get_bd_ports led_0]
startgroup
make_bd_pins_external  [get_bd_pins inter_ip_0/led]
endgroup
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name btn [get_bd_ports btn_0]
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name switch [get_bd_ports switch_0]
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name led [get_bd_ports led_0]
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = ac1167c76961c748; cache size = 11.642 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 35725c0547d67d7e; cache size = 11.642 MB.
[Sun Jun 15 04:21:38 2025] Launched synth_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/synth_1/runme.log
[Sun Jun 15 04:21:38 2025] Launched impl_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1920.656 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/embeding_system/project_2_final/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/embeding_system/project_2_final/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/embeding_system/project_2_final/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2002.020 ; gain = 81.363
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embeding_system/project_2_final/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AES_ip:10.0 AES_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AES_ip_0/S00_AXI]
Slave segment '/AES_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:gcdip:1.0 gcdip_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:desip:1.0 desip_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/desip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins desip_0/S00_AXI]
Slave segment '/desip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/gcdip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins gcdip_0/S00_AXI]
Slave segment '/gcdip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
reset_run system_xbar_0_synth_1
save_bd_design
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/embeding_system/project_2_final/project_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\embeding_system\project_2_final\project_1.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gcdip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block desip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_AES_ip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_desip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_gcdip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 11.642 MB.
[Sun Jun 15 04:41:53 2025] Launched system_xbar_0_synth_1, system_AES_ip_0_0_synth_1, system_desip_0_0_synth_1, system_gcdip_0_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_xbar_0_synth_1/runme.log
system_AES_ip_0_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1/runme.log
system_desip_0_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_desip_0_0_synth_1/runme.log
system_gcdip_0_0_synth_1: C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1/runme.log
[Sun Jun 15 04:41:53 2025] Launched synth_1...
Run output will be captured here: C:/embeding_system/project_2_final/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2002.852 ; gain = 0.832
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 04:45:30 2025...
