// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SimpleSineReconstruction_reconstructSines (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_phases_s_address0,
        this_phases_s_ce0,
        this_phases_s_we0,
        this_phases_s_d0,
        this_amplitudes_s_address0,
        this_amplitudes_s_ce0,
        this_amplitudes_s_we0,
        this_amplitudes_s_d0,
        sine_data_sliding_window_front_ptr_s,
        sine_data_sliding_window_back_ptr_s,
        sine_data_sliding_window_buffer_max_val_times_11_address0,
        sine_data_sliding_window_buffer_max_val_times_11_ce0,
        sine_data_sliding_window_buffer_max_val_times_11_q0,
        sine_data_sliding_window_buffer_max_val_times_10_address0,
        sine_data_sliding_window_buffer_max_val_times_10_ce0,
        sine_data_sliding_window_buffer_max_val_times_10_q0,
        sine_data_sliding_window_buffer_max_val_times_9_address0,
        sine_data_sliding_window_buffer_max_val_times_9_ce0,
        sine_data_sliding_window_buffer_max_val_times_9_q0,
        sine_data_sliding_window_buffer_max_val_times_8_address0,
        sine_data_sliding_window_buffer_max_val_times_8_ce0,
        sine_data_sliding_window_buffer_max_val_times_8_q0,
        sine_data_sliding_window_buffer_max_val_times_7_address0,
        sine_data_sliding_window_buffer_max_val_times_7_ce0,
        sine_data_sliding_window_buffer_max_val_times_7_q0,
        sine_data_sliding_window_buffer_max_val_times_6_address0,
        sine_data_sliding_window_buffer_max_val_times_6_ce0,
        sine_data_sliding_window_buffer_max_val_times_6_q0,
        sine_data_sliding_window_buffer_max_val_times_5_address0,
        sine_data_sliding_window_buffer_max_val_times_5_ce0,
        sine_data_sliding_window_buffer_max_val_times_5_q0,
        sine_data_sliding_window_buffer_max_val_times_4_address0,
        sine_data_sliding_window_buffer_max_val_times_4_ce0,
        sine_data_sliding_window_buffer_max_val_times_4_q0,
        sine_data_sliding_window_buffer_max_val_times_3_address0,
        sine_data_sliding_window_buffer_max_val_times_3_ce0,
        sine_data_sliding_window_buffer_max_val_times_3_q0,
        sine_data_sliding_window_buffer_max_val_times_2_address0,
        sine_data_sliding_window_buffer_max_val_times_2_ce0,
        sine_data_sliding_window_buffer_max_val_times_2_q0,
        sine_data_sliding_window_buffer_max_val_times_1_address0,
        sine_data_sliding_window_buffer_max_val_times_1_ce0,
        sine_data_sliding_window_buffer_max_val_times_1_q0,
        sine_data_sliding_window_buffer_max_val_times_0_address0,
        sine_data_sliding_window_buffer_max_val_times_0_ce0,
        sine_data_sliding_window_buffer_max_val_times_0_q0,
        sine_data_sliding_window_buffer_amplitudes_V_11_address0,
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_11_q0,
        sine_data_sliding_window_buffer_amplitudes_V_10_address0,
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_10_q0,
        sine_data_sliding_window_buffer_amplitudes_V_9_address0,
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_9_q0,
        sine_data_sliding_window_buffer_amplitudes_V_8_address0,
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_8_q0,
        sine_data_sliding_window_buffer_amplitudes_V_7_address0,
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_7_q0,
        sine_data_sliding_window_buffer_amplitudes_V_6_address0,
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_6_q0,
        sine_data_sliding_window_buffer_amplitudes_V_5_address0,
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_5_q0,
        sine_data_sliding_window_buffer_amplitudes_V_4_address0,
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_4_q0,
        sine_data_sliding_window_buffer_amplitudes_V_3_address0,
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_3_q0,
        sine_data_sliding_window_buffer_amplitudes_V_2_address0,
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_2_q0,
        sine_data_sliding_window_buffer_amplitudes_V_1_address0,
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_1_q0,
        sine_data_sliding_window_buffer_amplitudes_V_0_address0,
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_0_q0
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_pp1_stage0 = 50'd262144;
parameter    ap_ST_fsm_state23 = 50'd524288;
parameter    ap_ST_fsm_state24 = 50'd1048576;
parameter    ap_ST_fsm_state25 = 50'd2097152;
parameter    ap_ST_fsm_state26 = 50'd4194304;
parameter    ap_ST_fsm_state27 = 50'd8388608;
parameter    ap_ST_fsm_state28 = 50'd16777216;
parameter    ap_ST_fsm_state29 = 50'd33554432;
parameter    ap_ST_fsm_state30 = 50'd67108864;
parameter    ap_ST_fsm_state31 = 50'd134217728;
parameter    ap_ST_fsm_state32 = 50'd268435456;
parameter    ap_ST_fsm_state33 = 50'd536870912;
parameter    ap_ST_fsm_state34 = 50'd1073741824;
parameter    ap_ST_fsm_state35 = 50'd2147483648;
parameter    ap_ST_fsm_state36 = 50'd4294967296;
parameter    ap_ST_fsm_state37 = 50'd8589934592;
parameter    ap_ST_fsm_state38 = 50'd17179869184;
parameter    ap_ST_fsm_state39 = 50'd34359738368;
parameter    ap_ST_fsm_state40 = 50'd68719476736;
parameter    ap_ST_fsm_state41 = 50'd137438953472;
parameter    ap_ST_fsm_state42 = 50'd274877906944;
parameter    ap_ST_fsm_state43 = 50'd549755813888;
parameter    ap_ST_fsm_state44 = 50'd1099511627776;
parameter    ap_ST_fsm_state45 = 50'd2199023255552;
parameter    ap_ST_fsm_state46 = 50'd4398046511104;
parameter    ap_ST_fsm_state47 = 50'd8796093022208;
parameter    ap_ST_fsm_state48 = 50'd17592186044416;
parameter    ap_ST_fsm_state49 = 50'd35184372088832;
parameter    ap_ST_fsm_state50 = 50'd70368744177664;
parameter    ap_ST_fsm_state51 = 50'd140737488355328;
parameter    ap_ST_fsm_state52 = 50'd281474976710656;
parameter    ap_ST_fsm_state53 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] this_phases_s_address0;
output   this_phases_s_ce0;
output   this_phases_s_we0;
output  [31:0] this_phases_s_d0;
output  [3:0] this_amplitudes_s_address0;
output   this_amplitudes_s_ce0;
output   this_amplitudes_s_we0;
output  [31:0] this_amplitudes_s_d0;
input  [4:0] sine_data_sliding_window_front_ptr_s;
input  [4:0] sine_data_sliding_window_back_ptr_s;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_11_address0;
output   sine_data_sliding_window_buffer_max_val_times_11_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_11_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_10_address0;
output   sine_data_sliding_window_buffer_max_val_times_10_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_10_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_9_address0;
output   sine_data_sliding_window_buffer_max_val_times_9_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_9_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_8_address0;
output   sine_data_sliding_window_buffer_max_val_times_8_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_8_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_7_address0;
output   sine_data_sliding_window_buffer_max_val_times_7_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_7_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_6_address0;
output   sine_data_sliding_window_buffer_max_val_times_6_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_6_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_5_address0;
output   sine_data_sliding_window_buffer_max_val_times_5_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_5_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_4_address0;
output   sine_data_sliding_window_buffer_max_val_times_4_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_4_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_3_address0;
output   sine_data_sliding_window_buffer_max_val_times_3_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_3_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_2_address0;
output   sine_data_sliding_window_buffer_max_val_times_2_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_2_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_1_address0;
output   sine_data_sliding_window_buffer_max_val_times_1_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_1_q0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_0_address0;
output   sine_data_sliding_window_buffer_max_val_times_0_ce0;
input  [20:0] sine_data_sliding_window_buffer_max_val_times_0_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_11_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_11_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_11_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_10_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_10_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_10_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_9_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_9_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_9_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_8_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_8_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_8_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_7_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_7_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_7_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_6_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_6_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_6_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_5_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_5_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_5_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_4_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_4_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_4_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_3_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_3_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_3_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_2_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_2_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_2_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_1_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_1_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_1_q0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_0_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_0_ce0;
input  [11:0] sine_data_sliding_window_buffer_amplitudes_V_0_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] this_phases_s_address0;
reg this_phases_s_ce0;
reg this_phases_s_we0;
reg[31:0] this_phases_s_d0;
reg[3:0] this_amplitudes_s_address0;
reg this_amplitudes_s_ce0;
reg this_amplitudes_s_we0;
reg[31:0] this_amplitudes_s_d0;
reg sine_data_sliding_window_buffer_max_val_times_11_ce0;
reg sine_data_sliding_window_buffer_max_val_times_10_ce0;
reg sine_data_sliding_window_buffer_max_val_times_9_ce0;
reg sine_data_sliding_window_buffer_max_val_times_8_ce0;
reg sine_data_sliding_window_buffer_max_val_times_7_ce0;
reg sine_data_sliding_window_buffer_max_val_times_6_ce0;
reg sine_data_sliding_window_buffer_max_val_times_5_ce0;
reg sine_data_sliding_window_buffer_max_val_times_4_ce0;
reg sine_data_sliding_window_buffer_max_val_times_3_ce0;
reg sine_data_sliding_window_buffer_max_val_times_2_ce0;
reg sine_data_sliding_window_buffer_max_val_times_1_ce0;
reg sine_data_sliding_window_buffer_max_val_times_0_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_11_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_10_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_9_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_8_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_7_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_6_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_5_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_4_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_3_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_2_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_1_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_0_ce0;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i_5_reg_998;
reg   [3:0] i_5_reg_998_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state19_pp1_stage0_iter0;
wire    ap_block_state20_pp1_stage0_iter1;
wire    ap_block_state21_pp1_stage0_iter2;
wire    ap_block_state22_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
reg   [3:0] i_5_reg_998_pp1_iter2_reg;
reg   [31:0] max_amplitude_index_reg_1010;
reg   [59:0] max_amplitude_V_reg_1022;
wire   [59:0] mean_amplitudes_V_q1;
reg   [59:0] reg_1178;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] icmp_ln326_reg_5184;
wire    ap_CS_fsm_state27;
wire   [59:0] mean_phases_V_q1;
reg   [59:0] reg_1182;
wire    ap_CS_fsm_state24;
wire   [59:0] grp_fu_1129_p3;
reg   [59:0] reg_1186;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln935_2_fu_2512_p2;
wire    ap_CS_fsm_state43;
reg   [0:0] icmp_ln935_2_reg_5414;
wire   [0:0] and_ln375_1_fu_3156_p2;
wire   [59:0] grp_fu_1160_p3;
reg   [59:0] reg_1190;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln935_3_fu_2801_p2;
reg   [0:0] icmp_ln935_3_reg_5461;
wire   [31:0] grp_fu_1079_p2;
reg   [31:0] reg_1194;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state49;
wire   [3:0] add_ln286_fu_1198_p2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire  signed [5:0] sext_ln26_fu_1220_p1;
reg  signed [5:0] sext_ln26_reg_4912;
wire   [3:0] trunc_ln22_fu_1228_p1;
reg   [3:0] trunc_ln22_reg_4917;
wire   [3:0] i_6_fu_1232_p2;
reg   [3:0] i_6_reg_4922;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln293_fu_1242_p2;
wire   [63:0] zext_ln34_fu_1292_p1;
reg   [63:0] zext_ln34_reg_4931;
wire   [0:0] cmp33_fu_1300_p2;
reg   [0:0] cmp33_reg_4975;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [3:0] add_ln298_fu_1306_p2;
reg   [3:0] add_ln298_reg_5079;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln298_fu_1312_p1;
reg   [63:0] zext_ln298_reg_5084;
wire   [0:0] icmp_ln298_fu_1319_p2;
reg   [3:0] mean_amplitudes_V_addr_2_reg_5098;
wire   [59:0] start_val_offset_fu_1352_p2;
reg   [59:0] start_val_offset_reg_5108;
wire    ap_CS_fsm_state12;
reg   [0:0] tmp_47_reg_5113;
wire   [198:0] mul_ln1148_2_fu_1377_p2;
reg   [198:0] mul_ln1148_2_reg_5119;
wire    ap_CS_fsm_state13;
wire   [98:0] phase_V_8_fu_1428_p3;
reg   [98:0] phase_V_8_reg_5125;
wire    ap_CS_fsm_state14;
reg   [46:0] phase_V_reg_5130;
wire    ap_CS_fsm_state15;
reg   [0:0] tmp_50_reg_5135;
wire   [47:0] phase_V_9_fu_1468_p2;
reg  signed [47:0] phase_V_9_reg_5140;
wire    ap_CS_fsm_state16;
wire  signed [59:0] sext_ln304_1_fu_1475_p1;
reg  signed [59:0] sext_ln304_1_reg_5147;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln1494_1_fu_1492_p2;
wire   [0:0] icmp_ln1495_fu_1504_p2;
reg   [3:0] mean_phases_V_addr_3_reg_5174;
wire   [3:0] add_ln326_fu_1571_p2;
reg   [3:0] add_ln326_reg_5179;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln326_fu_1577_p2;
reg   [0:0] icmp_ln326_reg_5184_pp1_iter1_reg;
reg   [0:0] icmp_ln326_reg_5184_pp1_iter2_reg;
reg   [3:0] mean_amplitudes_V_addr_1_reg_5188;
reg   [3:0] mean_amplitudes_V_addr_1_reg_5188_pp1_iter1_reg;
reg   [3:0] mean_amplitudes_V_addr_1_reg_5188_pp1_iter2_reg;
reg   [3:0] mean_phases_V_addr_2_reg_5194;
reg   [3:0] mean_phases_V_addr_2_reg_5194_pp1_iter1_reg;
reg   [3:0] mean_phases_V_addr_2_reg_5194_pp1_iter2_reg;
wire   [0:0] grp_fu_1101_p3;
reg   [0:0] tmp_33_reg_5200;
reg   [0:0] tmp_33_reg_5200_pp1_iter2_reg;
wire   [0:0] grp_fu_1109_p3;
reg   [0:0] tmp_42_reg_5206;
reg   [0:0] tmp_42_reg_5206_pp1_iter2_reg;
wire   [198:0] mul_ln1148_fu_1601_p2;
reg   [198:0] mul_ln1148_reg_5212;
reg   [56:0] tmp_41_reg_5217;
wire   [198:0] mul_ln1148_1_fu_1629_p2;
reg   [198:0] mul_ln1148_1_reg_5222;
reg   [56:0] tmp_44_reg_5227;
wire   [59:0] max_amplitude_V_1_fu_1690_p3;
reg    ap_enable_reg_pp1_iter3;
wire   [31:0] max_amplitude_index_1_fu_1702_p3;
wire   [63:0] zext_ln338_fu_1749_p1;
reg   [63:0] zext_ln338_reg_5242;
wire    ap_CS_fsm_state23;
reg   [0:0] p_Repl2_5_reg_5258;
wire   [59:0] p_Val2_16_fu_1761_p3;
reg   [59:0] p_Val2_16_reg_5263;
wire   [31:0] sub_ln944_fu_1799_p2;
reg   [31:0] sub_ln944_reg_5269;
wire   [0:0] icmp_ln954_fu_1897_p2;
reg   [0:0] icmp_ln954_reg_5275;
wire   [0:0] select_ln954_fu_1917_p3;
reg   [0:0] select_ln954_reg_5280;
wire   [7:0] trunc_ln943_fu_1925_p1;
reg   [7:0] trunc_ln943_reg_5285;
wire   [0:0] icmp_ln935_1_fu_1929_p2;
reg   [0:0] icmp_ln935_1_reg_5290;
reg   [0:0] p_Result_61_reg_5295;
wire   [59:0] tmp_V_16_fu_1941_p3;
reg   [59:0] tmp_V_16_reg_5300;
wire   [31:0] sub_ln944_1_fu_1979_p2;
reg   [31:0] sub_ln944_1_reg_5306;
wire   [0:0] icmp_ln954_1_fu_2077_p2;
reg   [0:0] icmp_ln954_1_reg_5312;
wire   [0:0] select_ln954_2_fu_2097_p3;
reg   [0:0] select_ln954_2_reg_5317;
wire   [7:0] trunc_ln943_1_fu_2105_p1;
reg   [7:0] trunc_ln943_1_reg_5322;
wire   [31:0] select_ln935_fu_2243_p3;
reg   [31:0] select_ln935_reg_5327;
wire    ap_CS_fsm_state25;
wire   [0:0] tobool_i_i701_fu_2376_p2;
reg   [0:0] tobool_i_i701_reg_5333;
wire   [0:0] p_Result_79_fu_2382_p3;
reg   [0:0] p_Result_79_reg_5338;
wire   [0:0] tobool_i_i295_fu_2396_p2;
reg   [0:0] tobool_i_i295_reg_5343;
wire   [0:0] p_Result_85_fu_2402_p3;
reg   [0:0] p_Result_85_reg_5348;
wire   [59:0] tmp_V_20_fu_2416_p3;
reg   [59:0] tmp_V_20_reg_5353;
wire   [59:0] tmp_V_21_fu_2424_p3;
reg   [59:0] tmp_V_21_reg_5362;
wire   [3:0] i_8_fu_2432_p2;
reg   [3:0] i_8_reg_5371;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln355_fu_2468_p1;
reg   [63:0] zext_ln355_reg_5379;
wire   [0:0] icmp_ln345_fu_2438_p2;
reg   [3:0] mean_phases_V_addr_4_reg_5385;
reg   [3:0] mean_amplitudes_V_addr_4_reg_5390;
wire   [98:0] add_ln365_fu_2496_p2;
reg   [98:0] add_ln365_reg_5400;
wire    ap_CS_fsm_state28;
reg   [59:0] phase_V_10_reg_5405;
wire   [0:0] grp_fu_1117_p3;
reg   [0:0] p_Result_65_reg_5419;
wire   [31:0] sub_ln944_2_fu_2537_p2;
reg   [31:0] sub_ln944_2_reg_5424;
wire   [0:0] icmp_ln954_2_fu_2635_p2;
reg   [0:0] icmp_ln954_2_reg_5430;
wire   [0:0] select_ln954_4_fu_2655_p3;
reg   [0:0] select_ln954_4_reg_5435;
wire   [7:0] trunc_ln943_2_fu_2663_p1;
reg   [7:0] trunc_ln943_2_reg_5440;
wire   [31:0] bitcast_ln744_2_fu_2781_p1;
wire    ap_CS_fsm_state30;
wire   [31:0] data_V_fu_2785_p1;
reg   [31:0] data_V_reg_5450;
wire   [31:0] bitcast_ln351_fu_2797_p1;
reg   [31:0] bitcast_ln351_reg_5456;
wire   [0:0] grp_fu_1146_p3;
reg   [0:0] p_Result_70_reg_5466;
wire   [31:0] sub_ln944_3_fu_2827_p2;
reg   [31:0] sub_ln944_3_reg_5471;
wire   [0:0] icmp_ln954_3_fu_2925_p2;
reg   [0:0] icmp_ln954_3_reg_5477;
wire   [0:0] select_ln954_6_fu_2945_p3;
reg   [0:0] select_ln954_6_reg_5482;
wire   [7:0] trunc_ln943_3_fu_2953_p1;
reg   [7:0] trunc_ln943_3_reg_5487;
wire   [31:0] bitcast_ln744_3_fu_3071_p1;
wire    ap_CS_fsm_state36;
wire   [0:0] icmp_ln375_fu_3087_p2;
reg   [0:0] icmp_ln375_reg_5497;
wire   [0:0] icmp_ln375_1_fu_3093_p2;
reg   [0:0] icmp_ln375_1_reg_5502;
wire   [31:0] bitcast_ln351_1_fu_3111_p1;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln375_2_fu_3130_p2;
reg   [0:0] icmp_ln375_2_reg_5512;
wire   [0:0] icmp_ln375_3_fu_3136_p2;
reg   [0:0] icmp_ln375_3_reg_5517;
reg   [0:0] p_Result_75_reg_5525;
wire   [31:0] sub_ln944_4_fu_3182_p2;
reg   [31:0] sub_ln944_4_reg_5530;
wire   [0:0] icmp_ln954_4_fu_3280_p2;
reg   [0:0] icmp_ln954_4_reg_5536;
wire   [0:0] select_ln954_8_fu_3300_p3;
reg   [0:0] select_ln954_8_reg_5541;
wire   [7:0] trunc_ln943_4_fu_3308_p1;
reg   [7:0] trunc_ln943_4_reg_5546;
reg   [59:0] m_9_reg_5551;
reg   [0:0] p_Result_36_reg_5556;
wire   [7:0] trunc_ln943_5_fu_3535_p1;
reg   [7:0] trunc_ln943_5_reg_5561;
reg   [59:0] m_10_reg_5566;
reg   [0:0] p_Result_45_reg_5571;
wire   [7:0] trunc_ln943_6_fu_3762_p1;
reg   [7:0] trunc_ln943_6_reg_5576;
reg   [0:0] p_Result_94_reg_5581;
wire   [31:0] sub_ln944_8_fu_3786_p2;
reg   [31:0] sub_ln944_8_reg_5586;
wire   [0:0] icmp_ln954_8_fu_3884_p2;
reg   [0:0] icmp_ln954_8_reg_5592;
wire   [0:0] select_ln954_16_fu_3904_p3;
reg   [0:0] select_ln954_16_reg_5597;
wire   [7:0] trunc_ln943_8_fu_3912_p1;
reg   [7:0] trunc_ln943_8_reg_5602;
wire   [31:0] select_ln935_2_fu_4034_p3;
reg   [31:0] select_ln935_2_reg_5607;
wire    ap_CS_fsm_state44;
wire   [31:0] retval_0_i_i767_fu_4089_p3;
reg   [31:0] retval_0_i_i767_reg_5614;
wire   [31:0] retval_0_i_i361_fu_4144_p3;
reg   [31:0] retval_0_i_i361_reg_5619;
wire   [31:0] grp_fu_1085_p2;
reg   [31:0] dc_3_reg_5624;
wire   [31:0] grp_fu_1089_p2;
reg   [31:0] dc_4_reg_5629;
wire   [31:0] bitcast_ln351_2_fu_4289_p1;
wire    ap_CS_fsm_state50;
wire   [31:0] bitcast_ln351_3_fu_4305_p1;
wire   [0:0] icmp_ln385_fu_4339_p2;
reg   [0:0] icmp_ln385_reg_5645;
wire   [0:0] icmp_ln385_1_fu_4345_p2;
reg   [0:0] icmp_ln385_1_reg_5650;
wire   [0:0] or_ln385_1_fu_4363_p2;
reg   [0:0] or_ln385_1_reg_5655;
wire   [0:0] icmp_ln390_fu_4399_p2;
reg   [0:0] icmp_ln390_reg_5666;
wire   [0:0] icmp_ln390_1_fu_4405_p2;
reg   [0:0] icmp_ln390_1_reg_5671;
wire   [59:0] amplitude_V_4_fu_4467_p3;
reg   [59:0] amplitude_V_4_reg_5676;
wire    ap_CS_fsm_state51;
reg   [0:0] p_Result_90_reg_5683;
wire   [0:0] icmp_ln935_4_fu_4484_p2;
reg   [0:0] icmp_ln935_4_reg_5689;
wire    ap_CS_fsm_state52;
wire   [59:0] tmp_V_22_fu_4494_p3;
reg   [59:0] tmp_V_22_reg_5694;
wire   [31:0] sub_ln944_7_fu_4530_p2;
reg   [31:0] sub_ln944_7_reg_5700;
wire   [0:0] icmp_ln954_7_fu_4628_p2;
reg   [0:0] icmp_ln954_7_reg_5706;
wire   [0:0] select_ln954_14_fu_4648_p3;
reg   [0:0] select_ln954_14_reg_5711;
wire   [7:0] trunc_ln943_7_fu_4656_p1;
reg   [7:0] trunc_ln943_7_reg_5716;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
reg    ap_enable_reg_pp1_iter2;
reg   [3:0] mean_amplitudes_V_address0;
reg    mean_amplitudes_V_ce0;
reg    mean_amplitudes_V_we0;
reg   [59:0] mean_amplitudes_V_d0;
wire   [59:0] mean_amplitudes_V_q0;
reg   [3:0] mean_amplitudes_V_address1;
reg    mean_amplitudes_V_ce1;
reg    mean_amplitudes_V_we1;
reg   [3:0] mean_phases_V_address0;
reg    mean_phases_V_ce0;
reg    mean_phases_V_we0;
reg   [59:0] mean_phases_V_d0;
wire   [59:0] mean_phases_V_q0;
reg   [3:0] mean_phases_V_address1;
reg    mean_phases_V_ce1;
reg    mean_phases_V_we1;
wire   [3:0] first_phases_V_address0;
reg    first_phases_V_ce0;
reg    first_phases_V_we0;
wire   [47:0] first_phases_V_q0;
reg   [3:0] psd_amplitudes_V_address0;
reg    psd_amplitudes_V_ce0;
reg    psd_amplitudes_V_we0;
reg   [11:0] psd_amplitudes_V_d0;
wire   [11:0] psd_amplitudes_V_q0;
reg   [3:0] psd_amplitudes_V_address1;
reg    psd_amplitudes_V_ce1;
reg    psd_amplitudes_V_we1;
reg   [11:0] psd_amplitudes_V_d1;
reg   [3:0] psd_max_val_times_address0;
reg    psd_max_val_times_ce0;
reg    psd_max_val_times_we0;
reg   [20:0] psd_max_val_times_d0;
wire   [20:0] psd_max_val_times_q0;
reg   [3:0] psd_max_val_times_address1;
reg    psd_max_val_times_ce1;
reg    psd_max_val_times_we1;
reg   [20:0] psd_max_val_times_d1;
reg   [3:0] i_reg_952;
wire   [0:0] icmp_ln286_fu_1204_p2;
reg   [3:0] i_4_reg_963;
reg   [3:0] j_reg_974;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state18;
reg   [59:0] phase_V_5_reg_985;
reg   [3:0] ap_phi_mux_i_5_phi_fu_1002_p4;
wire    ap_block_pp1_stage0;
reg   [3:0] idx_8_reg_1034;
wire    ap_CS_fsm_state53;
reg   [59:0] current_phase_V_2_reg_1045;
reg   [31:0] retval_0_i_i1152_reg_1055;
reg   [31:0] retval_0_i_i997_reg_1067;
wire   [63:0] i_cast_fu_1210_p1;
wire   [63:0] trunc_ln329_cast_fu_1583_p1;
wire   [59:0] add_ln703_fu_1337_p2;
wire   [59:0] select_ln1148_1_fu_1676_p3;
wire   [59:0] add_ln703_2_fu_1564_p2;
wire   [59:0] select_ln1148_3_fu_1741_p3;
wire   [31:0] select_ln935_4_fu_4269_p3;
wire   [31:0] select_ln935_1_fu_2368_p3;
wire   [31:0] select_ln935_3_fu_4776_p3;
reg   [31:0] grp_fu_1079_p0;
reg   [31:0] grp_fu_1079_p1;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state45;
reg   [31:0] grp_fu_1093_p0;
reg   [31:0] grp_fu_1093_p1;
wire   [31:0] grp_fu_1097_p0;
wire   [31:0] grp_fu_1097_p1;
wire   [59:0] grp_fu_1124_p2;
wire   [59:0] grp_fu_1154_p2;
wire   [5:0] zext_ln293_fu_1238_p1;
wire   [5:0] buffer_idx_fu_1248_p2;
wire   [3:0] trunc_ln22_2_fu_1253_p1;
wire   [0:0] tmp_5_fu_1263_p3;
wire   [3:0] add_ln30_fu_1271_p2;
wire   [0:0] icmp_ln24_fu_1257_p2;
wire   [3:0] buffer_idx_5_fu_1277_p3;
wire   [3:0] buffer_idx_6_fu_1285_p3;
wire   [50:0] shl_ln_fu_1325_p3;
wire   [59:0] zext_ln703_fu_1333_p1;
wire   [59:0] max_val_offset_1_fu_1344_p3;
wire  signed [98:0] t_4_fu_1366_p3;
wire   [100:0] mul_ln1148_2_fu_1377_p1;
wire   [198:0] sub_ln1148_4_fu_1383_p2;
wire   [43:0] tmp_48_fu_1388_p4;
wire   [43:0] tmp_49_fu_1402_p4;
wire  signed [98:0] sext_ln1148_5_fu_1398_p1;
wire  signed [98:0] sext_ln1148_6_fu_1411_p1;
wire   [98:0] select_ln1148_4_fu_1415_p3;
wire   [98:0] sub_ln1148_5_fu_1422_p2;
wire  signed [45:0] r_V_fu_1438_p0;
wire   [81:0] r_V_fu_1438_p1;
wire   [124:0] r_V_fu_1438_p2;
wire   [47:0] zext_ln415_fu_1465_p1;
wire  signed [47:0] sext_ln304_fu_1462_p1;
wire  signed [48:0] sext_ln1192_fu_1479_p1;
wire  signed [48:0] sext_ln1494_fu_1489_p1;
wire   [48:0] ret_V_fu_1483_p2;
wire   [48:0] ret_V_2_fu_1498_p2;
wire   [86:0] tmp_52_fu_1510_p3;
wire  signed [98:0] lhs_V_3_fu_1517_p1;
wire   [98:0] ret_V_3_fu_1521_p2;
wire   [86:0] tmp_51_fu_1537_p3;
wire  signed [98:0] lhs_V_2_fu_1544_p1;
wire   [98:0] ret_V_1_fu_1548_p2;
wire  signed [98:0] t_fu_1589_p3;
wire   [100:0] mul_ln1148_fu_1601_p1;
wire  signed [98:0] t_3_fu_1617_p3;
wire   [100:0] mul_ln1148_1_fu_1629_p1;
wire   [198:0] sub_ln1148_fu_1645_p2;
wire   [56:0] tmp_37_fu_1650_p4;
wire   [56:0] select_ln1148_fu_1660_p3;
wire  signed [59:0] sext_ln1148_1_fu_1666_p1;
wire   [59:0] sub_ln1148_1_fu_1670_p2;
wire   [0:0] icmp_ln1494_fu_1684_p2;
wire   [31:0] zext_ln329_fu_1698_p1;
wire   [198:0] sub_ln1148_2_fu_1710_p2;
wire   [56:0] tmp_43_fu_1715_p4;
wire   [56:0] select_ln1148_2_fu_1725_p3;
wire  signed [59:0] sext_ln1148_3_fu_1731_p1;
wire   [59:0] sub_ln1148_3_fu_1735_p2;
wire   [59:0] tmp_V_fu_1755_p2;
reg   [59:0] p_Result_s_fu_1769_p4;
wire   [63:0] t_9_fu_1779_p3;
reg   [63:0] tmp_fu_1787_p3;
wire   [31:0] l_fu_1795_p1;
wire   [31:0] lsb_index_fu_1805_p2;
wire   [30:0] tmp_8_fu_1811_p4;
wire   [5:0] trunc_ln947_fu_1827_p1;
wire   [5:0] sub_ln947_fu_1831_p2;
wire   [59:0] zext_ln947_fu_1837_p1;
wire   [59:0] zext_ln949_fu_1847_p1;
wire   [59:0] lshr_ln947_fu_1841_p2;
wire   [59:0] shl_ln949_fu_1851_p2;
wire   [59:0] or_ln949_9_fu_1857_p2;
wire   [59:0] and_ln949_fu_1863_p2;
wire   [0:0] tmp_10_fu_1875_p3;
wire   [0:0] p_Result_60_fu_1889_p3;
wire   [0:0] xor_ln949_fu_1883_p2;
wire   [0:0] icmp_ln946_fu_1821_p2;
wire   [0:0] icmp_ln949_fu_1869_p2;
wire   [0:0] select_ln946_fu_1909_p3;
wire   [0:0] and_ln949_1_fu_1903_p2;
wire   [59:0] tmp_V_2_fu_1935_p2;
reg   [59:0] p_Result_7_fu_1949_p4;
wire   [63:0] p_Result_62_fu_1959_p3;
reg   [63:0] tmp_s_fu_1967_p3;
wire   [31:0] l_1_fu_1975_p1;
wire   [31:0] lsb_index_1_fu_1985_p2;
wire   [30:0] tmp_13_fu_1991_p4;
wire   [5:0] trunc_ln947_1_fu_2007_p1;
wire   [5:0] sub_ln947_1_fu_2011_p2;
wire   [59:0] zext_ln947_1_fu_2017_p1;
wire   [59:0] zext_ln949_1_fu_2027_p1;
wire   [59:0] lshr_ln947_1_fu_2021_p2;
wire   [59:0] shl_ln949_1_fu_2031_p2;
wire   [59:0] or_ln949_fu_2037_p2;
wire   [59:0] and_ln949_2_fu_2043_p2;
wire   [0:0] tmp_15_fu_2055_p3;
wire   [0:0] p_Result_63_fu_2069_p3;
wire   [0:0] xor_ln949_1_fu_2063_p2;
wire   [0:0] icmp_ln946_1_fu_2001_p2;
wire   [0:0] icmp_ln949_1_fu_2049_p2;
wire   [0:0] select_ln946_1_fu_2089_p3;
wire   [0:0] and_ln949_3_fu_2083_p2;
wire   [31:0] sub_ln955_fu_2127_p2;
wire   [59:0] zext_ln955_fu_2132_p1;
wire   [31:0] add_ln954_fu_2141_p2;
wire   [59:0] zext_ln954_fu_2146_p1;
wire   [59:0] lshr_ln954_fu_2150_p2;
wire   [59:0] shl_ln955_fu_2136_p2;
wire   [59:0] m_fu_2155_p3;
wire   [60:0] zext_ln951_fu_2162_p1;
wire   [60:0] zext_ln961_fu_2166_p1;
wire   [60:0] m_1_fu_2169_p2;
wire   [59:0] p_Val2_s_fu_2175_p4;
wire   [0:0] p_Result_4_fu_2189_p3;
wire   [7:0] sub_ln964_fu_2205_p2;
wire   [7:0] select_ln943_fu_2197_p3;
wire   [7:0] add_ln964_fu_2210_p2;
wire   [63:0] zext_ln968_fu_2185_p1;
wire   [8:0] tmp_2_fu_2216_p3;
wire   [63:0] m_41_fu_2223_p5;
wire   [31:0] LD_fu_2235_p1;
wire   [0:0] icmp_ln935_fu_2121_p2;
wire   [31:0] bitcast_ln744_fu_2239_p1;
wire   [31:0] sub_ln955_1_fu_2252_p2;
wire   [59:0] zext_ln955_1_fu_2257_p1;
wire   [31:0] add_ln954_1_fu_2266_p2;
wire   [59:0] zext_ln954_1_fu_2271_p1;
wire   [59:0] lshr_ln954_1_fu_2275_p2;
wire   [59:0] shl_ln955_1_fu_2261_p2;
wire   [59:0] m_8_fu_2280_p3;
wire   [60:0] zext_ln951_1_fu_2287_p1;
wire   [60:0] zext_ln961_1_fu_2291_p1;
wire   [60:0] m_12_fu_2294_p2;
wire   [59:0] m_s_fu_2300_p4;
wire   [0:0] p_Result_10_fu_2314_p3;
wire   [7:0] sub_ln964_1_fu_2330_p2;
wire   [7:0] select_ln943_1_fu_2322_p3;
wire   [7:0] add_ln964_1_fu_2335_p2;
wire   [63:0] zext_ln951_2_fu_2310_p1;
wire   [8:0] tmp_3_fu_2341_p3;
wire   [63:0] p_Result_64_fu_2348_p5;
wire   [31:0] LD_1_fu_2360_p1;
wire   [31:0] bitcast_ln744_1_fu_2364_p1;
wire   [59:0] ref_phase_m_pi_fu_2115_p2;
wire   [59:0] ref_phase_p_pi_fu_2109_p2;
wire   [59:0] sub_i_i705_fu_2390_p2;
wire   [59:0] sub_i_i299_fu_2410_p2;
wire   [31:0] idx_8_cast_fu_2444_p1;
wire   [0:0] icmp_ln349_fu_2448_p2;
wire   [0:0] xor_ln349_fu_2454_p2;
wire   [3:0] idx_fu_2460_p3;
wire   [0:0] icmp_ln1494_2_fu_2474_p2;
wire   [98:0] lhs_1_fu_2480_p3;
wire   [98:0] select_ln365_fu_2488_p3;
reg   [59:0] grp_fu_1136_p4;
wire   [63:0] p_Result_66_fu_2517_p3;
reg   [63:0] tmp_1_fu_2525_p3;
wire   [31:0] l_2_fu_2533_p1;
wire   [31:0] lsb_index_2_fu_2543_p2;
wire   [30:0] tmp_54_fu_2549_p4;
wire   [5:0] trunc_ln947_2_fu_2565_p1;
wire   [5:0] sub_ln947_2_fu_2569_p2;
wire   [59:0] zext_ln947_2_fu_2575_p1;
wire   [59:0] zext_ln949_2_fu_2585_p1;
wire   [59:0] lshr_ln947_2_fu_2579_p2;
wire   [59:0] shl_ln949_2_fu_2589_p2;
wire   [59:0] or_ln949_10_fu_2595_p2;
wire   [59:0] and_ln949_4_fu_2601_p2;
wire   [0:0] tmp_55_fu_2613_p3;
wire   [0:0] p_Result_67_fu_2627_p3;
wire   [0:0] xor_ln949_2_fu_2621_p2;
wire   [0:0] icmp_ln946_2_fu_2559_p2;
wire   [0:0] icmp_ln949_2_fu_2607_p2;
wire   [0:0] select_ln946_2_fu_2647_p3;
wire   [0:0] and_ln949_5_fu_2641_p2;
wire   [31:0] sub_ln955_2_fu_2667_p2;
wire   [59:0] zext_ln955_2_fu_2672_p1;
wire   [31:0] add_ln954_2_fu_2682_p2;
wire   [59:0] zext_ln954_2_fu_2687_p1;
wire   [59:0] lshr_ln954_2_fu_2691_p2;
wire   [59:0] shl_ln955_2_fu_2676_p2;
wire   [59:0] m_20_fu_2697_p3;
wire   [60:0] zext_ln951_3_fu_2704_p1;
wire   [60:0] zext_ln961_2_fu_2708_p1;
wire   [60:0] m_21_fu_2711_p2;
wire   [59:0] m_2_fu_2717_p4;
wire   [0:0] p_Result_16_fu_2731_p3;
wire   [7:0] sub_ln964_2_fu_2747_p2;
wire   [7:0] select_ln943_2_fu_2739_p3;
wire   [7:0] add_ln964_2_fu_2752_p2;
wire   [63:0] zext_ln951_4_fu_2727_p1;
wire   [8:0] tmp_7_fu_2758_p3;
wire   [63:0] p_Result_68_fu_2765_p5;
wire   [31:0] LD_2_fu_2777_p1;
wire   [30:0] p_Result_69_fu_2789_p1;
wire   [31:0] zext_ln368_fu_2793_p1;
reg   [59:0] grp_fu_1168_p4;
wire   [63:0] p_Result_71_fu_2807_p3;
reg   [63:0] tmp_6_fu_2815_p3;
wire   [31:0] l_3_fu_2823_p1;
wire   [31:0] lsb_index_3_fu_2833_p2;
wire   [30:0] tmp_58_fu_2839_p4;
wire   [5:0] trunc_ln947_3_fu_2855_p1;
wire   [5:0] sub_ln947_3_fu_2859_p2;
wire   [59:0] zext_ln947_3_fu_2865_p1;
wire   [59:0] zext_ln949_3_fu_2875_p1;
wire   [59:0] lshr_ln947_3_fu_2869_p2;
wire   [59:0] shl_ln949_3_fu_2879_p2;
wire   [59:0] or_ln949_11_fu_2885_p2;
wire   [59:0] and_ln949_6_fu_2891_p2;
wire   [0:0] tmp_59_fu_2903_p3;
wire   [0:0] p_Result_72_fu_2917_p3;
wire   [0:0] xor_ln949_3_fu_2911_p2;
wire   [0:0] icmp_ln946_3_fu_2849_p2;
wire   [0:0] icmp_ln949_3_fu_2897_p2;
wire   [0:0] select_ln946_3_fu_2937_p3;
wire   [0:0] and_ln949_7_fu_2931_p2;
wire   [31:0] sub_ln955_3_fu_2957_p2;
wire   [59:0] zext_ln955_3_fu_2962_p1;
wire   [31:0] add_ln954_3_fu_2972_p2;
wire   [59:0] zext_ln954_3_fu_2977_p1;
wire   [59:0] lshr_ln954_3_fu_2981_p2;
wire   [59:0] shl_ln955_3_fu_2966_p2;
wire   [59:0] m_29_fu_2987_p3;
wire   [60:0] zext_ln951_5_fu_2994_p1;
wire   [60:0] zext_ln961_3_fu_2998_p1;
wire   [60:0] m_33_fu_3001_p2;
wire   [59:0] m_6_fu_3007_p4;
wire   [0:0] p_Result_23_fu_3021_p3;
wire   [7:0] sub_ln964_3_fu_3037_p2;
wire   [7:0] select_ln943_3_fu_3029_p3;
wire   [7:0] add_ln964_3_fu_3042_p2;
wire   [63:0] zext_ln951_6_fu_3017_p1;
wire   [8:0] tmp_11_fu_3048_p3;
wire   [63:0] p_Result_73_fu_3055_p5;
wire   [31:0] LD_3_fu_3067_p1;
wire   [7:0] tmp_12_fu_3075_p4;
wire   [22:0] trunc_ln375_fu_3084_p1;
wire   [31:0] data_V_1_fu_3099_p1;
wire   [30:0] p_Result_74_fu_3103_p1;
wire   [31:0] zext_ln368_1_fu_3107_p1;
wire   [7:0] tmp_16_fu_3116_p4;
wire   [22:0] trunc_ln375_1_fu_3126_p1;
wire   [0:0] or_ln375_fu_3142_p2;
wire   [0:0] or_ln375_1_fu_3146_p2;
wire   [0:0] and_ln375_fu_3150_p2;
wire   [0:0] grp_fu_1093_p2;
wire   [63:0] p_Result_76_fu_3162_p3;
reg   [63:0] tmp_9_fu_3170_p3;
wire   [31:0] l_4_fu_3178_p1;
wire   [31:0] lsb_index_4_fu_3188_p2;
wire   [30:0] tmp_62_fu_3194_p4;
wire   [5:0] trunc_ln947_4_fu_3210_p1;
wire   [5:0] sub_ln947_4_fu_3214_p2;
wire   [59:0] zext_ln947_4_fu_3220_p1;
wire   [59:0] zext_ln949_4_fu_3230_p1;
wire   [59:0] lshr_ln947_4_fu_3224_p2;
wire   [59:0] shl_ln949_4_fu_3234_p2;
wire   [59:0] or_ln949_12_fu_3240_p2;
wire   [59:0] and_ln949_8_fu_3246_p2;
wire   [0:0] tmp_63_fu_3258_p3;
wire   [0:0] p_Result_77_fu_3272_p3;
wire   [0:0] xor_ln949_4_fu_3266_p2;
wire   [0:0] icmp_ln946_4_fu_3204_p2;
wire   [0:0] icmp_ln949_4_fu_3252_p2;
wire   [0:0] select_ln946_4_fu_3292_p3;
wire   [0:0] and_ln949_9_fu_3286_p2;
reg   [59:0] p_Result_33_fu_3312_p4;
wire   [63:0] p_Result_80_fu_3321_p3;
reg   [63:0] tmp_4_fu_3329_p3;
wire   [31:0] l_5_fu_3337_p1;
wire   [31:0] sub_ln944_5_fu_3341_p2;
wire   [31:0] lsb_index_5_fu_3347_p2;
wire   [30:0] tmp_65_fu_3353_p4;
wire   [5:0] trunc_ln947_5_fu_3369_p1;
wire   [5:0] sub_ln947_5_fu_3373_p2;
wire   [59:0] zext_ln947_5_fu_3379_p1;
wire   [59:0] zext_ln949_5_fu_3389_p1;
wire   [59:0] lshr_ln947_5_fu_3383_p2;
wire   [59:0] shl_ln949_5_fu_3393_p2;
wire   [59:0] or_ln949_13_fu_3399_p2;
wire   [59:0] and_ln949_10_fu_3405_p2;
wire   [0:0] tmp_66_fu_3416_p3;
wire   [0:0] p_Result_81_fu_3430_p3;
wire   [0:0] xor_ln949_5_fu_3424_p2;
wire   [31:0] sub_ln955_5_fu_3449_p2;
wire   [59:0] zext_ln955_5_fu_3455_p1;
wire   [0:0] icmp_ln946_5_fu_3363_p2;
wire   [0:0] icmp_ln949_5_fu_3410_p2;
wire   [31:0] add_ln954_5_fu_3472_p2;
wire   [59:0] zext_ln954_5_fu_3478_p1;
wire   [0:0] icmp_ln954_5_fu_3437_p2;
wire   [0:0] select_ln946_5_fu_3464_p3;
wire   [0:0] and_ln949_11_fu_3443_p2;
wire   [59:0] lshr_ln954_5_fu_3482_p2;
wire   [59:0] shl_ln955_5_fu_3459_p2;
wire   [59:0] m_38_fu_3495_p3;
wire   [0:0] select_ln954_10_fu_3487_p3;
wire   [60:0] zext_ln951_9_fu_3503_p1;
wire   [60:0] zext_ln961_5_fu_3507_p1;
wire   [60:0] m_39_fu_3511_p2;
reg   [59:0] p_Result_42_fu_3539_p4;
wire   [63:0] p_Result_86_fu_3548_p3;
reg   [63:0] tmp_14_fu_3556_p3;
wire   [31:0] l_6_fu_3564_p1;
wire   [31:0] sub_ln944_6_fu_3568_p2;
wire   [31:0] lsb_index_6_fu_3574_p2;
wire   [30:0] tmp_68_fu_3580_p4;
wire   [5:0] trunc_ln947_6_fu_3596_p1;
wire   [5:0] sub_ln947_6_fu_3600_p2;
wire   [59:0] zext_ln947_6_fu_3606_p1;
wire   [59:0] zext_ln949_6_fu_3616_p1;
wire   [59:0] lshr_ln947_6_fu_3610_p2;
wire   [59:0] shl_ln949_6_fu_3620_p2;
wire   [59:0] or_ln949_14_fu_3626_p2;
wire   [59:0] and_ln949_12_fu_3632_p2;
wire   [0:0] tmp_69_fu_3643_p3;
wire   [0:0] p_Result_87_fu_3657_p3;
wire   [0:0] xor_ln949_6_fu_3651_p2;
wire   [31:0] sub_ln955_6_fu_3676_p2;
wire   [59:0] zext_ln955_6_fu_3682_p1;
wire   [0:0] icmp_ln946_6_fu_3590_p2;
wire   [0:0] icmp_ln949_6_fu_3637_p2;
wire   [31:0] add_ln954_6_fu_3699_p2;
wire   [59:0] zext_ln954_6_fu_3705_p1;
wire   [0:0] icmp_ln954_6_fu_3664_p2;
wire   [0:0] select_ln946_6_fu_3691_p3;
wire   [0:0] and_ln949_13_fu_3670_p2;
wire   [59:0] lshr_ln954_6_fu_3709_p2;
wire   [59:0] shl_ln955_6_fu_3686_p2;
wire   [59:0] m_42_fu_3722_p3;
wire   [0:0] select_ln954_12_fu_3714_p3;
wire   [60:0] zext_ln951_11_fu_3730_p1;
wire   [60:0] zext_ln961_6_fu_3734_p1;
wire   [60:0] m_43_fu_3738_p2;
wire   [63:0] p_Result_95_fu_3766_p3;
reg   [63:0] tmp_20_fu_3774_p3;
wire   [31:0] l_8_fu_3782_p1;
wire   [31:0] lsb_index_8_fu_3792_p2;
wire   [30:0] tmp_76_fu_3798_p4;
wire   [5:0] trunc_ln947_8_fu_3814_p1;
wire   [5:0] sub_ln947_8_fu_3818_p2;
wire   [59:0] zext_ln947_8_fu_3824_p1;
wire   [59:0] zext_ln949_8_fu_3834_p1;
wire   [59:0] lshr_ln947_8_fu_3828_p2;
wire   [59:0] shl_ln949_8_fu_3838_p2;
wire   [59:0] or_ln949_16_fu_3844_p2;
wire   [59:0] and_ln949_16_fu_3850_p2;
wire   [0:0] tmp_77_fu_3862_p3;
wire   [0:0] p_Result_96_fu_3876_p3;
wire   [0:0] xor_ln949_8_fu_3870_p2;
wire   [0:0] icmp_ln946_8_fu_3808_p2;
wire   [0:0] icmp_ln949_8_fu_3856_p2;
wire   [0:0] select_ln946_8_fu_3896_p3;
wire   [0:0] and_ln949_17_fu_3890_p2;
wire   [31:0] sub_ln955_4_fu_3916_p2;
wire   [59:0] zext_ln955_4_fu_3921_p1;
wire   [31:0] add_ln954_4_fu_3931_p2;
wire   [59:0] zext_ln954_4_fu_3936_p1;
wire   [59:0] lshr_ln954_4_fu_3940_p2;
wire   [59:0] shl_ln955_4_fu_3925_p2;
wire   [59:0] m_35_fu_3946_p3;
wire   [60:0] zext_ln951_7_fu_3953_p1;
wire   [60:0] zext_ln961_4_fu_3957_p1;
wire   [60:0] m_36_fu_3960_p2;
wire   [59:0] m_7_fu_3966_p4;
wire   [0:0] p_Result_30_fu_3980_p3;
wire   [7:0] sub_ln964_4_fu_3996_p2;
wire   [7:0] select_ln943_4_fu_3988_p3;
wire   [7:0] add_ln964_4_fu_4001_p2;
wire   [63:0] zext_ln951_8_fu_3976_p1;
wire   [8:0] tmp_18_fu_4007_p3;
wire   [63:0] p_Result_78_fu_4014_p5;
wire   [31:0] LD_4_fu_4026_p1;
wire   [31:0] bitcast_ln744_4_fu_4030_p1;
wire   [7:0] sub_ln964_5_fu_4051_p2;
wire   [7:0] select_ln943_5_fu_4044_p3;
wire   [7:0] add_ln964_5_fu_4056_p2;
wire   [63:0] zext_ln951_10_fu_4041_p1;
wire   [8:0] tmp_21_fu_4062_p3;
wire   [63:0] p_Result_82_fu_4069_p5;
wire   [31:0] LD_5_fu_4081_p1;
wire   [31:0] bitcast_ln744_5_fu_4085_p1;
wire   [7:0] sub_ln964_6_fu_4106_p2;
wire   [7:0] select_ln943_6_fu_4099_p3;
wire   [7:0] add_ln964_6_fu_4111_p2;
wire   [63:0] zext_ln951_12_fu_4096_p1;
wire   [8:0] tmp_25_fu_4117_p3;
wire   [63:0] p_Result_88_fu_4124_p5;
wire   [31:0] LD_6_fu_4136_p1;
wire   [31:0] bitcast_ln744_6_fu_4140_p1;
wire   [31:0] sub_ln955_8_fu_4151_p2;
wire   [59:0] zext_ln955_8_fu_4156_p1;
wire   [31:0] add_ln954_8_fu_4166_p2;
wire   [59:0] zext_ln954_8_fu_4171_p1;
wire   [59:0] lshr_ln954_8_fu_4175_p2;
wire   [59:0] shl_ln955_8_fu_4160_p2;
wire   [59:0] m_48_fu_4181_p3;
wire   [60:0] zext_ln951_15_fu_4188_p1;
wire   [60:0] zext_ln961_8_fu_4192_p1;
wire   [60:0] m_49_fu_4195_p2;
wire   [59:0] m_13_fu_4201_p4;
wire   [0:0] p_Result_58_fu_4215_p3;
wire   [7:0] sub_ln964_8_fu_4231_p2;
wire   [7:0] select_ln943_8_fu_4223_p3;
wire   [7:0] add_ln964_8_fu_4236_p2;
wire   [63:0] zext_ln951_16_fu_4211_p1;
wire   [8:0] tmp_29_fu_4242_p3;
wire   [63:0] p_Result_97_fu_4249_p5;
wire   [31:0] LD_8_fu_4261_p1;
wire   [31:0] bitcast_ln744_8_fu_4265_p1;
wire   [31:0] data_V_2_fu_4277_p1;
wire   [30:0] p_Result_83_fu_4281_p1;
wire   [31:0] zext_ln368_2_fu_4285_p1;
wire   [31:0] data_V_3_fu_4294_p1;
wire   [30:0] p_Result_84_fu_4297_p1;
wire   [31:0] zext_ln368_3_fu_4301_p1;
wire   [7:0] tmp_22_fu_4311_p4;
wire   [22:0] trunc_ln385_fu_4321_p1;
wire   [7:0] tmp_23_fu_4325_p4;
wire   [22:0] trunc_ln385_1_fu_4335_p1;
wire   [0:0] icmp_ln385_3_fu_4357_p2;
wire   [0:0] icmp_ln385_2_fu_4351_p2;
wire   [31:0] data_V_4_fu_4369_p1;
wire   [30:0] p_Result_89_fu_4372_p1;
wire   [31:0] zext_ln368_4_fu_4376_p1;
wire   [7:0] tmp_26_fu_4385_p4;
wire   [22:0] trunc_ln390_fu_4395_p1;
wire   [0:0] or_ln385_fu_4411_p2;
wire   [0:0] and_ln385_fu_4415_p2;
wire   [0:0] or_ln390_fu_4432_p2;
wire   [0:0] and_ln390_fu_4436_p2;
wire   [0:0] grp_fu_1097_p2;
wire   [0:0] and_ln385_1_fu_4420_p2;
wire   [59:0] amplitude_V_1_fu_4426_p2;
wire   [0:0] and_ln390_1_fu_4441_p2;
wire   [0:0] xor_ln385_fu_4455_p2;
wire   [0:0] and_ln390_2_fu_4461_p2;
wire   [59:0] amplitude_V_2_fu_4447_p3;
wire   [59:0] tmp_V_12_fu_4489_p2;
reg   [59:0] p_Result_49_fu_4500_p4;
wire   [63:0] p_Result_91_fu_4510_p3;
reg   [63:0] tmp_19_fu_4518_p3;
wire   [31:0] l_7_fu_4526_p1;
wire   [31:0] lsb_index_7_fu_4536_p2;
wire   [30:0] tmp_72_fu_4542_p4;
wire   [5:0] trunc_ln947_7_fu_4558_p1;
wire   [5:0] sub_ln947_7_fu_4562_p2;
wire   [59:0] zext_ln947_7_fu_4568_p1;
wire   [59:0] zext_ln949_7_fu_4578_p1;
wire   [59:0] lshr_ln947_7_fu_4572_p2;
wire   [59:0] shl_ln949_7_fu_4582_p2;
wire   [59:0] or_ln949_15_fu_4588_p2;
wire   [59:0] and_ln949_14_fu_4594_p2;
wire   [0:0] tmp_73_fu_4606_p3;
wire   [0:0] p_Result_92_fu_4620_p3;
wire   [0:0] xor_ln949_7_fu_4614_p2;
wire   [0:0] icmp_ln946_7_fu_4552_p2;
wire   [0:0] icmp_ln949_7_fu_4600_p2;
wire   [0:0] select_ln946_7_fu_4640_p3;
wire   [0:0] and_ln949_15_fu_4634_p2;
wire   [31:0] sub_ln955_7_fu_4660_p2;
wire   [59:0] zext_ln955_7_fu_4665_p1;
wire   [31:0] add_ln954_7_fu_4674_p2;
wire   [59:0] zext_ln954_7_fu_4679_p1;
wire   [59:0] lshr_ln954_7_fu_4683_p2;
wire   [59:0] shl_ln955_7_fu_4669_p2;
wire   [59:0] m_45_fu_4688_p3;
wire   [60:0] zext_ln951_13_fu_4695_p1;
wire   [60:0] zext_ln961_7_fu_4699_p1;
wire   [60:0] m_46_fu_4702_p2;
wire   [59:0] m_11_fu_4708_p4;
wire   [0:0] p_Result_52_fu_4722_p3;
wire   [7:0] sub_ln964_7_fu_4738_p2;
wire   [7:0] select_ln943_7_fu_4730_p3;
wire   [7:0] add_ln964_7_fu_4743_p2;
wire   [63:0] zext_ln951_14_fu_4718_p1;
wire   [8:0] tmp_28_fu_4749_p3;
wire   [63:0] p_Result_93_fu_4756_p5;
wire   [31:0] LD_7_fu_4768_p1;
wire   [31:0] bitcast_ln744_7_fu_4772_p1;
reg   [4:0] grp_fu_1093_opcode;
reg   [49:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

SimpleSineReconstruction_reconstructSines_mean_amplitudes_V #(
    .DataWidth( 60 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
mean_amplitudes_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean_amplitudes_V_address0),
    .ce0(mean_amplitudes_V_ce0),
    .we0(mean_amplitudes_V_we0),
    .d0(mean_amplitudes_V_d0),
    .q0(mean_amplitudes_V_q0),
    .address1(mean_amplitudes_V_address1),
    .ce1(mean_amplitudes_V_ce1),
    .we1(mean_amplitudes_V_we1),
    .d1(amplitude_V_4_fu_4467_p3),
    .q1(mean_amplitudes_V_q1)
);

SimpleSineReconstruction_reconstructSines_mean_amplitudes_V #(
    .DataWidth( 60 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
mean_phases_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean_phases_V_address0),
    .ce0(mean_phases_V_ce0),
    .we0(mean_phases_V_we0),
    .d0(mean_phases_V_d0),
    .q0(mean_phases_V_q0),
    .address1(mean_phases_V_address1),
    .ce1(mean_phases_V_ce1),
    .we1(mean_phases_V_we1),
    .d1(phase_V_10_reg_5405),
    .q1(mean_phases_V_q1)
);

SimpleSineReconstruction_reconstructSines_first_phases_V #(
    .DataWidth( 48 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
first_phases_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(first_phases_V_address0),
    .ce0(first_phases_V_ce0),
    .we0(first_phases_V_we0),
    .d0(phase_V_9_fu_1468_p2),
    .q0(first_phases_V_q0)
);

SimpleSineReconstruction_writeSamplesToRAM_sample_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
psd_amplitudes_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psd_amplitudes_V_address0),
    .ce0(psd_amplitudes_V_ce0),
    .we0(psd_amplitudes_V_we0),
    .d0(psd_amplitudes_V_d0),
    .q0(psd_amplitudes_V_q0),
    .address1(psd_amplitudes_V_address1),
    .ce1(psd_amplitudes_V_ce1),
    .we1(psd_amplitudes_V_we1),
    .d1(psd_amplitudes_V_d1)
);

SimpleSineReconstruction_reconstructSines_psd_max_val_times #(
    .DataWidth( 21 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
psd_max_val_times_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psd_max_val_times_address0),
    .ce0(psd_max_val_times_ce0),
    .we0(psd_max_val_times_we0),
    .d0(psd_max_val_times_d0),
    .q0(psd_max_val_times_q0),
    .address1(psd_max_val_times_address1),
    .ce1(psd_max_val_times_ce1),
    .we1(psd_max_val_times_we1),
    .d1(psd_max_val_times_d1)
);

SimpleSineReconstruction_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U1607(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .ce(1'b1),
    .dout(grp_fu_1079_p2)
);

SimpleSineReconstruction_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U1608(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln935_2_reg_5607),
    .din1(select_ln935_reg_5327),
    .ce(1'b1),
    .dout(grp_fu_1085_p2)
);

SimpleSineReconstruction_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U1609(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln935_2_reg_5607),
    .din1(retval_0_i_i361_reg_5619),
    .ce(1'b1),
    .dout(grp_fu_1089_p2)
);

SimpleSineReconstruction_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U1610(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1093_p0),
    .din1(grp_fu_1093_p1),
    .ce(1'b1),
    .opcode(grp_fu_1093_opcode),
    .dout(grp_fu_1093_p2)
);

SimpleSineReconstruction_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U1611(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1097_p0),
    .din1(grp_fu_1097_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_1097_p2)
);

SimpleSineReconstruction_mul_99s_101ns_199_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 99 ),
    .din1_WIDTH( 101 ),
    .dout_WIDTH( 199 ))
mul_99s_101ns_199_1_1_U1612(
    .din0(t_4_fu_1366_p3),
    .din1(mul_ln1148_2_fu_1377_p1),
    .dout(mul_ln1148_2_fu_1377_p2)
);

SimpleSineReconstruction_mul_46s_82ns_125_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 82 ),
    .dout_WIDTH( 125 ))
mul_46s_82ns_125_1_1_U1613(
    .din0(r_V_fu_1438_p0),
    .din1(r_V_fu_1438_p1),
    .dout(r_V_fu_1438_p2)
);

SimpleSineReconstruction_mul_99s_101ns_199_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 99 ),
    .din1_WIDTH( 101 ),
    .dout_WIDTH( 199 ))
mul_99s_101ns_199_1_1_U1614(
    .din0(t_fu_1589_p3),
    .din1(mul_ln1148_fu_1601_p1),
    .dout(mul_ln1148_fu_1601_p2)
);

SimpleSineReconstruction_mul_99s_101ns_199_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 99 ),
    .din1_WIDTH( 101 ),
    .dout_WIDTH( 199 ))
mul_99s_101ns_199_1_1_U1615(
    .din0(t_3_fu_1617_p3),
    .din1(mul_ln1148_1_fu_1629_p1),
    .dout(mul_ln1148_1_fu_1629_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln293_fu_1242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state19)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((icmp_ln293_fu_1242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        current_phase_V_2_reg_1045 <= phase_V_10_reg_5405;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        current_phase_V_2_reg_1045 <= mean_phases_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_1319_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        i_4_reg_963 <= i_6_reg_4922;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_4_reg_963 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln293_fu_1242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_5_reg_998 <= 4'd0;
    end else if (((icmp_ln326_reg_5184 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_5_reg_998 <= add_ln326_reg_5179;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln286_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_952 <= add_ln286_fu_1198_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_952 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        idx_8_reg_1034 <= i_8_reg_5371;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        idx_8_reg_1034 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j_reg_974 <= add_ln298_reg_5079;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_reg_974 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln293_fu_1242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        max_amplitude_V_reg_1022 <= 60'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln326_reg_5184_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        max_amplitude_V_reg_1022 <= max_amplitude_V_1_fu_1690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1495_fu_1504_p2 == 1'd0) & (icmp_ln1494_1_fu_1492_p2 == 1'd0) & (cmp33_reg_4975 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        phase_V_5_reg_985 <= sext_ln304_1_reg_5147;
    end else if (((icmp_ln1495_fu_1504_p2 == 1'd1) & (icmp_ln1494_1_fu_1492_p2 == 1'd0) & (cmp33_reg_4975 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        phase_V_5_reg_985 <= {{ret_V_3_fu_1521_p2[98:39]}};
    end else if (((icmp_ln1494_1_fu_1492_p2 == 1'd1) & (cmp33_reg_4975 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        phase_V_5_reg_985 <= {{ret_V_1_fu_1548_p2[98:39]}};
    end else if (((cmp33_reg_4975 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phase_V_5_reg_985 <= sext_ln304_1_fu_1475_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_2_fu_2512_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        retval_0_i_i1152_reg_1055 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        retval_0_i_i1152_reg_1055 <= bitcast_ln744_2_fu_2781_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_3_fu_2801_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        retval_0_i_i997_reg_1067 <= 32'd0;
    end else if (((icmp_ln935_3_reg_5461 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        retval_0_i_i997_reg_1067 <= bitcast_ln744_3_fu_3071_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln298_reg_5079 <= add_ln298_fu_1306_p2;
        zext_ln298_reg_5084[3 : 0] <= zext_ln298_fu_1312_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln326_reg_5179 <= add_ln326_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln365_reg_5400[98 : 39] <= add_ln365_fu_2496_p2[98 : 39];
        phase_V_10_reg_5405 <= {{add_ln365_fu_2496_p2[98:39]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        amplitude_V_4_reg_5676 <= amplitude_V_4_fu_4467_p3;
        p_Result_90_reg_5683 <= amplitude_V_4_fu_4467_p3[32'd59];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        bitcast_ln351_reg_5456[30 : 0] <= bitcast_ln351_fu_2797_p1[30 : 0];
        data_V_reg_5450 <= data_V_fu_2785_p1;
        icmp_ln935_3_reg_5461 <= icmp_ln935_3_fu_2801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln293_fu_1242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cmp33_reg_4975 <= cmp33_fu_1300_p2;
        zext_ln34_reg_4931[3 : 0] <= zext_ln34_fu_1292_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dc_3_reg_5624 <= grp_fu_1085_p2;
        dc_4_reg_5629 <= grp_fu_1089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_5_reg_998_pp1_iter1_reg <= i_5_reg_998;
        icmp_ln326_reg_5184 <= icmp_ln326_fu_1577_p2;
        icmp_ln326_reg_5184_pp1_iter1_reg <= icmp_ln326_reg_5184;
        mean_amplitudes_V_addr_1_reg_5188_pp1_iter1_reg <= mean_amplitudes_V_addr_1_reg_5188;
        mean_phases_V_addr_2_reg_5194_pp1_iter1_reg <= mean_phases_V_addr_2_reg_5194;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        i_5_reg_998_pp1_iter2_reg <= i_5_reg_998_pp1_iter1_reg;
        icmp_ln326_reg_5184_pp1_iter2_reg <= icmp_ln326_reg_5184_pp1_iter1_reg;
        mean_amplitudes_V_addr_1_reg_5188_pp1_iter2_reg <= mean_amplitudes_V_addr_1_reg_5188_pp1_iter1_reg;
        mean_phases_V_addr_2_reg_5194_pp1_iter2_reg <= mean_phases_V_addr_2_reg_5194_pp1_iter1_reg;
        tmp_33_reg_5200_pp1_iter2_reg <= tmp_33_reg_5200;
        tmp_42_reg_5206_pp1_iter2_reg <= tmp_42_reg_5206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_6_reg_4922 <= i_6_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_8_reg_5371 <= i_8_fu_2432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        icmp_ln375_1_reg_5502 <= icmp_ln375_1_fu_3093_p2;
        icmp_ln375_reg_5497 <= icmp_ln375_fu_3087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        icmp_ln375_2_reg_5512 <= icmp_ln375_2_fu_3130_p2;
        icmp_ln375_3_reg_5517 <= icmp_ln375_3_fu_3136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        icmp_ln385_1_reg_5650 <= icmp_ln385_1_fu_4345_p2;
        icmp_ln385_reg_5645 <= icmp_ln385_fu_4339_p2;
        icmp_ln390_1_reg_5671 <= icmp_ln390_1_fu_4405_p2;
        icmp_ln390_reg_5666 <= icmp_ln390_fu_4399_p2;
        or_ln385_1_reg_5655 <= or_ln385_1_fu_4363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        icmp_ln935_1_reg_5290 <= icmp_ln935_1_fu_1929_p2;
        icmp_ln954_1_reg_5312 <= icmp_ln954_1_fu_2077_p2;
        icmp_ln954_reg_5275 <= icmp_ln954_fu_1897_p2;
        p_Repl2_5_reg_5258 <= mean_phases_V_q1[32'd59];
        p_Result_61_reg_5295 <= mean_amplitudes_V_q1[32'd59];
        p_Val2_16_reg_5263 <= p_Val2_16_fu_1761_p3;
        select_ln954_2_reg_5317 <= select_ln954_2_fu_2097_p3;
        select_ln954_reg_5280 <= select_ln954_fu_1917_p3;
        sub_ln944_1_reg_5306 <= sub_ln944_1_fu_1979_p2;
        sub_ln944_reg_5269 <= sub_ln944_fu_1799_p2;
        tmp_V_16_reg_5300 <= tmp_V_16_fu_1941_p3;
        trunc_ln943_1_reg_5322 <= trunc_ln943_1_fu_2105_p1;
        trunc_ln943_reg_5285 <= trunc_ln943_fu_1925_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp_ln935_2_reg_5414 <= icmp_ln935_2_fu_2512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        icmp_ln935_4_reg_5689 <= icmp_ln935_4_fu_4484_p2;
        icmp_ln954_7_reg_5706 <= icmp_ln954_7_fu_4628_p2;
        select_ln954_14_reg_5711 <= select_ln954_14_fu_4648_p3;
        sub_ln944_7_reg_5700 <= sub_ln944_7_fu_4530_p2;
        tmp_V_22_reg_5694 <= tmp_V_22_fu_4494_p3;
        trunc_ln943_7_reg_5716 <= trunc_ln943_7_fu_4656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_2_fu_2512_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        icmp_ln954_2_reg_5430 <= icmp_ln954_2_fu_2635_p2;
        p_Result_65_reg_5419 <= add_ln365_reg_5400[32'd98];
        select_ln954_4_reg_5435 <= select_ln954_4_fu_2655_p3;
        sub_ln944_2_reg_5424 <= sub_ln944_2_fu_2537_p2;
        trunc_ln943_2_reg_5440 <= trunc_ln943_2_fu_2663_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_3_fu_2801_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        icmp_ln954_3_reg_5477 <= icmp_ln954_3_fu_2925_p2;
        p_Result_70_reg_5466 <= current_phase_V_2_reg_1045[32'd59];
        select_ln954_6_reg_5482 <= select_ln954_6_fu_2945_p3;
        sub_ln944_3_reg_5471 <= sub_ln944_3_fu_2827_p2;
        trunc_ln943_3_reg_5487 <= trunc_ln943_3_fu_2953_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_3_reg_5461 == 1'd1) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln954_4_reg_5536 <= icmp_ln954_4_fu_3280_p2;
        p_Result_75_reg_5525 <= current_phase_V_2_reg_1045[32'd59];
        select_ln954_8_reg_5541 <= select_ln954_8_fu_3300_p3;
        sub_ln944_4_reg_5530 <= sub_ln944_4_fu_3182_p2;
        trunc_ln943_4_reg_5546 <= trunc_ln943_4_fu_3308_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_2_reg_5414 == 1'd1) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln954_8_reg_5592 <= icmp_ln954_8_fu_3884_p2;
        p_Result_94_reg_5581 <= add_ln365_reg_5400[32'd98];
        select_ln954_16_reg_5597 <= select_ln954_16_fu_3904_p3;
        sub_ln944_8_reg_5586 <= sub_ln944_8_fu_3786_p2;
        trunc_ln943_8_reg_5602 <= trunc_ln943_8_fu_3912_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tobool_i_i295_reg_5343 == 1'd0) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        m_10_reg_5566 <= {{m_43_fu_3738_p2[60:1]}};
        p_Result_45_reg_5571 <= m_43_fu_3738_p2[32'd25];
        trunc_ln943_6_reg_5576 <= trunc_ln943_6_fu_3762_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tobool_i_i701_reg_5333 == 1'd0) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        m_9_reg_5551 <= {{m_39_fu_3511_p2[60:1]}};
        p_Result_36_reg_5556 <= m_39_fu_3511_p2[32'd25];
        trunc_ln943_5_reg_5561 <= trunc_ln943_5_fu_3535_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln326_reg_5184_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        max_amplitude_index_reg_1010 <= max_amplitude_index_1_fu_1702_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln326_fu_1577_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        mean_amplitudes_V_addr_1_reg_5188 <= trunc_ln329_cast_fu_1583_p1;
        mean_phases_V_addr_2_reg_5194 <= trunc_ln329_cast_fu_1583_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        mean_amplitudes_V_addr_2_reg_5098 <= zext_ln298_fu_1312_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln345_fu_2438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        mean_amplitudes_V_addr_4_reg_5390 <= zext_ln355_fu_2468_p1;
        mean_phases_V_addr_4_reg_5385 <= zext_ln355_fu_2468_p1;
        zext_ln355_reg_5379[3 : 0] <= zext_ln355_fu_2468_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mean_phases_V_addr_3_reg_5174 <= zext_ln298_reg_5084;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln326_reg_5184_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        mul_ln1148_1_reg_5222 <= mul_ln1148_1_fu_1629_p2;
        mul_ln1148_reg_5212 <= mul_ln1148_fu_1601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mul_ln1148_2_reg_5119 <= mul_ln1148_2_fu_1377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_Result_79_reg_5338 <= ref_phase_m_pi_fu_2115_p2[32'd59];
        p_Result_85_reg_5348 <= ref_phase_p_pi_fu_2109_p2[32'd59];
        select_ln935_reg_5327 <= select_ln935_fu_2243_p3;
        tmp_V_20_reg_5353 <= tmp_V_20_fu_2416_p3;
        tmp_V_21_reg_5362 <= tmp_V_21_fu_2424_p3;
        tobool_i_i295_reg_5343 <= tobool_i_i295_fu_2396_p2;
        tobool_i_i701_reg_5333 <= tobool_i_i701_fu_2376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        phase_V_8_reg_5125 <= phase_V_8_fu_1428_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        phase_V_9_reg_5140 <= phase_V_9_fu_1468_p2;
        sext_ln304_1_reg_5147 <= sext_ln304_1_fu_1475_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        phase_V_reg_5130 <= {{r_V_fu_1438_p2[124:78]}};
        tmp_50_reg_5135 <= r_V_fu_1438_p2[32'd77];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((icmp_ln326_reg_5184 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        reg_1178 <= mean_amplitudes_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln326_reg_5184 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        reg_1182 <= mean_phases_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln935_2_reg_5414 == 1'd1) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43)) | ((icmp_ln935_2_fu_2512_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        reg_1186 <= grp_fu_1129_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln935_3_reg_5461 == 1'd1) & (1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43)) | ((icmp_ln935_3_fu_2801_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35)))) begin
        reg_1190 <= grp_fu_1160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state41))) begin
        reg_1194 <= grp_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        retval_0_i_i361_reg_5619 <= retval_0_i_i361_fu_4144_p3;
        retval_0_i_i767_reg_5614 <= retval_0_i_i767_fu_4089_p3;
        select_ln935_2_reg_5607 <= select_ln935_2_fu_4034_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln26_reg_4912 <= sext_ln26_fu_1220_p1;
        trunc_ln22_reg_4917 <= trunc_ln22_fu_1228_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        start_val_offset_reg_5108[59 : 39] <= start_val_offset_fu_1352_p2[59 : 39];
        tmp_47_reg_5113 <= start_val_offset_fu_1352_p2[32'd59];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln326_reg_5184 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_33_reg_5200 <= mean_amplitudes_V_q1[32'd59];
        tmp_42_reg_5206 <= mean_phases_V_q1[32'd59];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_reg_5200 == 1'd0) & (icmp_ln326_reg_5184_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_41_reg_5217 <= {{mul_ln1148_fu_1601_p2[198:142]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_reg_5206 == 1'd0) & (icmp_ln326_reg_5184_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_44_reg_5227 <= {{mul_ln1148_1_fu_1629_p2[198:142]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        zext_ln338_reg_5242[31 : 0] <= zext_ln338_fu_1749_p1[31 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln326_fu_1577_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln345_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln326_reg_5184 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_5_phi_fu_1002_p4 = add_ln326_reg_5179;
    end else begin
        ap_phi_mux_i_5_phi_fu_1002_p4 = i_5_reg_998;
    end
end

always @ (*) begin
    if (((icmp_ln345_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp33_reg_4975 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((cmp33_reg_4975 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        first_phases_V_ce0 = 1'b1;
    end else begin
        first_phases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp33_reg_4975 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        first_phases_V_we0 = 1'b1;
    end else begin
        first_phases_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1079_p0 = select_ln935_2_reg_5607;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1079_p0 = retval_0_i_i997_reg_1067;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_1079_p0 = retval_0_i_i1152_reg_1055;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1079_p1 = retval_0_i_i767_reg_5614;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_1079_p1 = select_ln935_reg_5327;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_1093_opcode = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1093_opcode = 5'd2;
    end else begin
        grp_fu_1093_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_1093_p0 = bitcast_ln351_2_fu_4289_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1093_p0 = bitcast_ln351_reg_5456;
    end else begin
        grp_fu_1093_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_1093_p1 = bitcast_ln351_3_fu_4305_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1093_p1 = bitcast_ln351_1_fu_3111_p1;
    end else begin
        grp_fu_1093_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        mean_amplitudes_V_address0 = mean_amplitudes_V_addr_1_reg_5188_pp1_iter2_reg;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        mean_amplitudes_V_address0 = mean_amplitudes_V_addr_2_reg_5098;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        mean_amplitudes_V_address0 = zext_ln298_fu_1312_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_amplitudes_V_address0 = i_cast_fu_1210_p1;
    end else begin
        mean_amplitudes_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        mean_amplitudes_V_address1 = mean_amplitudes_V_addr_4_reg_5390;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        mean_amplitudes_V_address1 = zext_ln355_fu_2468_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        mean_amplitudes_V_address1 = zext_ln338_fu_1749_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        mean_amplitudes_V_address1 = trunc_ln329_cast_fu_1583_p1;
    end else begin
        mean_amplitudes_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        mean_amplitudes_V_ce0 = 1'b1;
    end else begin
        mean_amplitudes_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        mean_amplitudes_V_ce1 = 1'b1;
    end else begin
        mean_amplitudes_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        mean_amplitudes_V_d0 = select_ln1148_1_fu_1676_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        mean_amplitudes_V_d0 = add_ln703_fu_1337_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_amplitudes_V_d0 = 60'd0;
    end else begin
        mean_amplitudes_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln286_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln326_reg_5184_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        mean_amplitudes_V_we0 = 1'b1;
    end else begin
        mean_amplitudes_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        mean_amplitudes_V_we1 = 1'b1;
    end else begin
        mean_amplitudes_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        mean_phases_V_address0 = mean_phases_V_addr_2_reg_5194_pp1_iter2_reg;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        mean_phases_V_address0 = mean_phases_V_addr_3_reg_5174;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        mean_phases_V_address0 = zext_ln298_reg_5084;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_phases_V_address0 = i_cast_fu_1210_p1;
    end else begin
        mean_phases_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        mean_phases_V_address1 = mean_phases_V_addr_4_reg_5385;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        mean_phases_V_address1 = zext_ln355_fu_2468_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        mean_phases_V_address1 = zext_ln338_fu_1749_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        mean_phases_V_address1 = trunc_ln329_cast_fu_1583_p1;
    end else begin
        mean_phases_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        mean_phases_V_ce0 = 1'b1;
    end else begin
        mean_phases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state43) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        mean_phases_V_ce1 = 1'b1;
    end else begin
        mean_phases_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        mean_phases_V_d0 = select_ln1148_3_fu_1741_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        mean_phases_V_d0 = add_ln703_2_fu_1564_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_phases_V_d0 = 60'd0;
    end else begin
        mean_phases_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((icmp_ln286_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln326_reg_5184_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        mean_phases_V_we0 = 1'b1;
    end else begin
        mean_phases_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
        mean_phases_V_we1 = 1'b1;
    end else begin
        mean_phases_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        psd_amplitudes_V_address0 = zext_ln298_fu_1312_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_amplitudes_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_amplitudes_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_amplitudes_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_amplitudes_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_amplitudes_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_amplitudes_V_address0 = 64'd1;
    end else begin
        psd_amplitudes_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_amplitudes_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_amplitudes_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_amplitudes_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_amplitudes_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_amplitudes_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_amplitudes_V_address1 = 64'd0;
    end else begin
        psd_amplitudes_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_amplitudes_V_ce0 = 1'b1;
    end else begin
        psd_amplitudes_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_amplitudes_V_ce1 = 1'b1;
    end else begin
        psd_amplitudes_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_amplitudes_V_d0 = sine_data_sliding_window_buffer_amplitudes_V_1_q0;
    end else begin
        psd_amplitudes_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_amplitudes_V_d1 = sine_data_sliding_window_buffer_amplitudes_V_0_q0;
    end else begin
        psd_amplitudes_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_amplitudes_V_we0 = 1'b1;
    end else begin
        psd_amplitudes_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_amplitudes_V_we1 = 1'b1;
    end else begin
        psd_amplitudes_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        psd_max_val_times_address0 = zext_ln298_fu_1312_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_max_val_times_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_max_val_times_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_max_val_times_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_max_val_times_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_max_val_times_address0 = 64'd1;
    end else begin
        psd_max_val_times_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_max_val_times_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_max_val_times_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_max_val_times_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_max_val_times_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_max_val_times_address1 = 64'd0;
    end else begin
        psd_max_val_times_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_max_val_times_ce0 = 1'b1;
    end else begin
        psd_max_val_times_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_max_val_times_ce1 = 1'b1;
    end else begin
        psd_max_val_times_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_max_val_times_d0 = sine_data_sliding_window_buffer_max_val_times_1_q0;
    end else begin
        psd_max_val_times_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psd_max_val_times_d1 = sine_data_sliding_window_buffer_max_val_times_0_q0;
    end else begin
        psd_max_val_times_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_max_val_times_we0 = 1'b1;
    end else begin
        psd_max_val_times_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        psd_max_val_times_we1 = 1'b1;
    end else begin
        psd_max_val_times_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sine_data_sliding_window_buffer_max_val_times_0_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sine_data_sliding_window_buffer_max_val_times_10_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sine_data_sliding_window_buffer_max_val_times_11_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sine_data_sliding_window_buffer_max_val_times_1_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sine_data_sliding_window_buffer_max_val_times_2_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sine_data_sliding_window_buffer_max_val_times_3_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sine_data_sliding_window_buffer_max_val_times_4_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sine_data_sliding_window_buffer_max_val_times_5_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sine_data_sliding_window_buffer_max_val_times_6_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sine_data_sliding_window_buffer_max_val_times_7_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sine_data_sliding_window_buffer_max_val_times_8_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sine_data_sliding_window_buffer_max_val_times_9_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        this_amplitudes_s_address0 = zext_ln355_reg_5379;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_amplitudes_s_address0 = zext_ln338_reg_5242;
    end else begin
        this_amplitudes_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25))) begin
        this_amplitudes_s_ce0 = 1'b1;
    end else begin
        this_amplitudes_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        this_amplitudes_s_d0 = select_ln935_3_fu_4776_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_amplitudes_s_d0 = select_ln935_1_fu_2368_p3;
    end else begin
        this_amplitudes_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25))) begin
        this_amplitudes_s_we0 = 1'b1;
    end else begin
        this_amplitudes_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        this_phases_s_address0 = zext_ln355_reg_5379;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_phases_s_address0 = zext_ln338_reg_5242;
    end else begin
        this_phases_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state25))) begin
        this_phases_s_ce0 = 1'b1;
    end else begin
        this_phases_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        this_phases_s_d0 = select_ln935_4_fu_4269_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_phases_s_d0 = select_ln935_fu_2243_p3;
    end else begin
        this_phases_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state25))) begin
        this_phases_s_we0 = 1'b1;
    end else begin
        this_phases_s_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln286_fu_1204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln293_fu_1242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln298_fu_1319_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln326_fu_1577_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((icmp_ln326_fu_1577_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln345_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln935_2_fu_2512_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'd0 == and_ln375_1_fu_3156_p2) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_2360_p1 = p_Result_64_fu_2348_p5[31:0];

assign LD_2_fu_2777_p1 = p_Result_68_fu_2765_p5[31:0];

assign LD_3_fu_3067_p1 = p_Result_73_fu_3055_p5[31:0];

assign LD_4_fu_4026_p1 = p_Result_78_fu_4014_p5[31:0];

assign LD_5_fu_4081_p1 = p_Result_82_fu_4069_p5[31:0];

assign LD_6_fu_4136_p1 = p_Result_88_fu_4124_p5[31:0];

assign LD_7_fu_4768_p1 = p_Result_93_fu_4756_p5[31:0];

assign LD_8_fu_4261_p1 = p_Result_97_fu_4249_p5[31:0];

assign LD_fu_2235_p1 = m_41_fu_2223_p5[31:0];

assign add_ln286_fu_1198_p2 = (i_reg_952 + 4'd1);

assign add_ln298_fu_1306_p2 = (j_reg_974 + 4'd1);

assign add_ln30_fu_1271_p2 = ($signed(trunc_ln22_2_fu_1253_p1) + $signed(4'd10));

assign add_ln326_fu_1571_p2 = (ap_phi_mux_i_5_phi_fu_1002_p4 + 4'd1);

assign add_ln365_fu_2496_p2 = (lhs_1_fu_2480_p3 + select_ln365_fu_2488_p3);

assign add_ln703_2_fu_1564_p2 = (mean_phases_V_q0 + phase_V_5_reg_985);

assign add_ln703_fu_1337_p2 = (mean_amplitudes_V_q0 + zext_ln703_fu_1333_p1);

assign add_ln954_1_fu_2266_p2 = ($signed(sub_ln944_1_reg_5306) + $signed(32'd4294967271));

assign add_ln954_2_fu_2682_p2 = ($signed(sub_ln944_2_reg_5424) + $signed(32'd4294967271));

assign add_ln954_3_fu_2972_p2 = ($signed(sub_ln944_3_reg_5471) + $signed(32'd4294967271));

assign add_ln954_4_fu_3931_p2 = ($signed(sub_ln944_4_reg_5530) + $signed(32'd4294967271));

assign add_ln954_5_fu_3472_p2 = ($signed(sub_ln944_5_fu_3341_p2) + $signed(32'd4294967271));

assign add_ln954_6_fu_3699_p2 = ($signed(sub_ln944_6_fu_3568_p2) + $signed(32'd4294967271));

assign add_ln954_7_fu_4674_p2 = ($signed(sub_ln944_7_reg_5700) + $signed(32'd4294967271));

assign add_ln954_8_fu_4166_p2 = ($signed(sub_ln944_8_reg_5586) + $signed(32'd4294967271));

assign add_ln954_fu_2141_p2 = ($signed(sub_ln944_reg_5269) + $signed(32'd4294967271));

assign add_ln964_1_fu_2335_p2 = (sub_ln964_1_fu_2330_p2 + select_ln943_1_fu_2322_p3);

assign add_ln964_2_fu_2752_p2 = (sub_ln964_2_fu_2747_p2 + select_ln943_2_fu_2739_p3);

assign add_ln964_3_fu_3042_p2 = (sub_ln964_3_fu_3037_p2 + select_ln943_3_fu_3029_p3);

assign add_ln964_4_fu_4001_p2 = (sub_ln964_4_fu_3996_p2 + select_ln943_4_fu_3988_p3);

assign add_ln964_5_fu_4056_p2 = (sub_ln964_5_fu_4051_p2 + select_ln943_5_fu_4044_p3);

assign add_ln964_6_fu_4111_p2 = (sub_ln964_6_fu_4106_p2 + select_ln943_6_fu_4099_p3);

assign add_ln964_7_fu_4743_p2 = (sub_ln964_7_fu_4738_p2 + select_ln943_7_fu_4730_p3);

assign add_ln964_8_fu_4236_p2 = (sub_ln964_8_fu_4231_p2 + select_ln943_8_fu_4223_p3);

assign add_ln964_fu_2210_p2 = (sub_ln964_fu_2205_p2 + select_ln943_fu_2197_p3);

assign amplitude_V_1_fu_4426_p2 = (60'd0 - reg_1178);

assign amplitude_V_2_fu_4447_p3 = ((and_ln385_1_fu_4420_p2[0:0] == 1'b1) ? amplitude_V_1_fu_4426_p2 : reg_1178);

assign amplitude_V_4_fu_4467_p3 = ((and_ln390_2_fu_4461_p2[0:0] == 1'b1) ? amplitude_V_1_fu_4426_p2 : amplitude_V_2_fu_4447_p3);

assign and_ln375_1_fu_3156_p2 = (grp_fu_1093_p2 & and_ln375_fu_3150_p2);

assign and_ln375_fu_3150_p2 = (or_ln375_fu_3142_p2 & or_ln375_1_fu_3146_p2);

assign and_ln385_1_fu_4420_p2 = (grp_fu_1093_p2 & and_ln385_fu_4415_p2);

assign and_ln385_fu_4415_p2 = (or_ln385_fu_4411_p2 & or_ln385_1_reg_5655);

assign and_ln390_1_fu_4441_p2 = (grp_fu_1097_p2 & and_ln390_fu_4436_p2);

assign and_ln390_2_fu_4461_p2 = (xor_ln385_fu_4455_p2 & and_ln390_1_fu_4441_p2);

assign and_ln390_fu_4436_p2 = (or_ln390_fu_4432_p2 & or_ln385_1_reg_5655);

assign and_ln949_10_fu_3405_p2 = (tmp_V_20_reg_5353 & or_ln949_13_fu_3399_p2);

assign and_ln949_11_fu_3443_p2 = (xor_ln949_5_fu_3424_p2 & p_Result_81_fu_3430_p3);

assign and_ln949_12_fu_3632_p2 = (tmp_V_21_reg_5362 & or_ln949_14_fu_3626_p2);

assign and_ln949_13_fu_3670_p2 = (xor_ln949_6_fu_3651_p2 & p_Result_87_fu_3657_p3);

assign and_ln949_14_fu_4594_p2 = (tmp_V_22_fu_4494_p3 & or_ln949_15_fu_4588_p2);

assign and_ln949_15_fu_4634_p2 = (xor_ln949_7_fu_4614_p2 & p_Result_92_fu_4620_p3);

assign and_ln949_16_fu_3850_p2 = (or_ln949_16_fu_3844_p2 & grp_fu_1129_p3);

assign and_ln949_17_fu_3890_p2 = (xor_ln949_8_fu_3870_p2 & p_Result_96_fu_3876_p3);

assign and_ln949_1_fu_1903_p2 = (xor_ln949_fu_1883_p2 & p_Result_60_fu_1889_p3);

assign and_ln949_2_fu_2043_p2 = (tmp_V_16_fu_1941_p3 & or_ln949_fu_2037_p2);

assign and_ln949_3_fu_2083_p2 = (xor_ln949_1_fu_2063_p2 & p_Result_63_fu_2069_p3);

assign and_ln949_4_fu_2601_p2 = (or_ln949_10_fu_2595_p2 & grp_fu_1129_p3);

assign and_ln949_5_fu_2641_p2 = (xor_ln949_2_fu_2621_p2 & p_Result_67_fu_2627_p3);

assign and_ln949_6_fu_2891_p2 = (or_ln949_11_fu_2885_p2 & grp_fu_1160_p3);

assign and_ln949_7_fu_2931_p2 = (xor_ln949_3_fu_2911_p2 & p_Result_72_fu_2917_p3);

assign and_ln949_8_fu_3246_p2 = (or_ln949_12_fu_3240_p2 & grp_fu_1160_p3);

assign and_ln949_9_fu_3286_p2 = (xor_ln949_4_fu_3266_p2 & p_Result_77_fu_3272_p3);

assign and_ln949_fu_1863_p2 = (p_Val2_16_fu_1761_p3 & or_ln949_9_fu_1857_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign bitcast_ln351_1_fu_3111_p1 = zext_ln368_1_fu_3107_p1;

assign bitcast_ln351_2_fu_4289_p1 = zext_ln368_2_fu_4285_p1;

assign bitcast_ln351_3_fu_4305_p1 = zext_ln368_3_fu_4301_p1;

assign bitcast_ln351_fu_2797_p1 = zext_ln368_fu_2793_p1;

assign bitcast_ln744_1_fu_2364_p1 = LD_1_fu_2360_p1;

assign bitcast_ln744_2_fu_2781_p1 = LD_2_fu_2777_p1;

assign bitcast_ln744_3_fu_3071_p1 = LD_3_fu_3067_p1;

assign bitcast_ln744_4_fu_4030_p1 = LD_4_fu_4026_p1;

assign bitcast_ln744_5_fu_4085_p1 = LD_5_fu_4081_p1;

assign bitcast_ln744_6_fu_4140_p1 = LD_6_fu_4136_p1;

assign bitcast_ln744_7_fu_4772_p1 = LD_7_fu_4768_p1;

assign bitcast_ln744_8_fu_4265_p1 = LD_8_fu_4261_p1;

assign bitcast_ln744_fu_2239_p1 = LD_fu_2235_p1;

assign buffer_idx_5_fu_1277_p3 = ((tmp_5_fu_1263_p3[0:0] == 1'b1) ? add_ln30_fu_1271_p2 : trunc_ln22_2_fu_1253_p1);

assign buffer_idx_6_fu_1285_p3 = ((icmp_ln24_fu_1257_p2[0:0] == 1'b1) ? trunc_ln22_reg_4917 : buffer_idx_5_fu_1277_p3);

assign buffer_idx_fu_1248_p2 = ($signed(sext_ln26_reg_4912) - $signed(zext_ln293_fu_1238_p1));

assign cmp33_fu_1300_p2 = ((i_4_reg_963 == 4'd0) ? 1'b1 : 1'b0);

assign data_V_1_fu_3099_p1 = reg_1194;

assign data_V_2_fu_4277_p1 = reg_1194;

assign data_V_3_fu_4294_p1 = dc_3_reg_5624;

assign data_V_4_fu_4369_p1 = dc_4_reg_5629;

assign data_V_fu_2785_p1 = grp_fu_1079_p2;

assign first_phases_V_address0 = zext_ln298_reg_5084;

assign grp_fu_1097_p0 = zext_ln368_4_fu_4376_p1;

assign grp_fu_1097_p1 = zext_ln368_3_fu_4301_p1;

assign grp_fu_1101_p3 = mean_amplitudes_V_q1[32'd59];

assign grp_fu_1109_p3 = mean_phases_V_q1[32'd59];

assign grp_fu_1117_p3 = add_ln365_reg_5400[32'd98];

assign grp_fu_1124_p2 = (60'd0 - phase_V_10_reg_5405);

assign grp_fu_1129_p3 = ((grp_fu_1117_p3[0:0] == 1'b1) ? grp_fu_1124_p2 : phase_V_10_reg_5405);

integer ap_tvar_int_0;

always @ (grp_fu_1129_p3) begin
    for (ap_tvar_int_0 = 60 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 59 - 0) begin
            grp_fu_1136_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_1136_p4[ap_tvar_int_0] = grp_fu_1129_p3[59 - ap_tvar_int_0];
        end
    end
end

assign grp_fu_1146_p3 = current_phase_V_2_reg_1045[32'd59];

assign grp_fu_1154_p2 = (60'd0 - current_phase_V_2_reg_1045);

assign grp_fu_1160_p3 = ((grp_fu_1146_p3[0:0] == 1'b1) ? grp_fu_1154_p2 : current_phase_V_2_reg_1045);

integer ap_tvar_int_1;

always @ (grp_fu_1160_p3) begin
    for (ap_tvar_int_1 = 60 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 59 - 0) begin
            grp_fu_1168_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            grp_fu_1168_p4[ap_tvar_int_1] = grp_fu_1160_p3[59 - ap_tvar_int_1];
        end
    end
end

assign i_6_fu_1232_p2 = (i_4_reg_963 + 4'd1);

assign i_8_fu_2432_p2 = (idx_8_reg_1034 + 4'd1);

assign i_cast_fu_1210_p1 = i_reg_952;

assign icmp_ln1494_1_fu_1492_p2 = (($signed(sext_ln1494_fu_1489_p1) > $signed(ret_V_fu_1483_p2)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_2474_p2 = (($signed(current_phase_V_2_reg_1045) > $signed(reg_1182)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1684_p2 = (($signed(select_ln1148_1_fu_1676_p3) > $signed(max_amplitude_V_reg_1022)) ? 1'b1 : 1'b0);

assign icmp_ln1495_fu_1504_p2 = (($signed(sext_ln1494_fu_1489_p1) < $signed(ret_V_2_fu_1498_p2)) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_1257_p2 = (($signed(buffer_idx_fu_1248_p2) < $signed(6'd54)) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_1204_p2 = ((i_reg_952 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_1242_p2 = ((i_4_reg_963 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_1319_p2 = ((j_reg_974 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1577_p2 = ((ap_phi_mux_i_5_phi_fu_1002_p4 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln345_fu_2438_p2 = ((idx_8_reg_1034 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_2448_p2 = (($signed(idx_8_cast_fu_2444_p1) < $signed(max_amplitude_index_reg_1010)) ? 1'b1 : 1'b0);

assign icmp_ln375_1_fu_3093_p2 = ((trunc_ln375_fu_3084_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln375_2_fu_3130_p2 = ((tmp_16_fu_3116_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln375_3_fu_3136_p2 = ((trunc_ln375_1_fu_3126_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln375_fu_3087_p2 = ((tmp_12_fu_3075_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln385_1_fu_4345_p2 = ((trunc_ln385_fu_4321_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln385_2_fu_4351_p2 = ((tmp_23_fu_4325_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln385_3_fu_4357_p2 = ((trunc_ln385_1_fu_4335_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln385_fu_4339_p2 = ((tmp_22_fu_4311_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln390_1_fu_4405_p2 = ((trunc_ln390_fu_4395_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln390_fu_4399_p2 = ((tmp_26_fu_4385_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln935_1_fu_1929_p2 = ((mean_amplitudes_V_q1 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_2512_p2 = ((phase_V_10_reg_5405 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_3_fu_2801_p2 = ((current_phase_V_2_reg_1045 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_4_fu_4484_p2 = ((amplitude_V_4_reg_5676 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_2121_p2 = ((reg_1182 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_1_fu_2001_p2 = (($signed(tmp_13_fu_1991_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_2_fu_2559_p2 = (($signed(tmp_54_fu_2549_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_3_fu_2849_p2 = (($signed(tmp_58_fu_2839_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_4_fu_3204_p2 = (($signed(tmp_62_fu_3194_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_5_fu_3363_p2 = (($signed(tmp_65_fu_3353_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_6_fu_3590_p2 = (($signed(tmp_68_fu_3580_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_7_fu_4552_p2 = (($signed(tmp_72_fu_4542_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_8_fu_3808_p2 = (($signed(tmp_76_fu_3798_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_1821_p2 = (($signed(tmp_8_fu_1811_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_1_fu_2049_p2 = ((and_ln949_2_fu_2043_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_2_fu_2607_p2 = ((and_ln949_4_fu_2601_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_2897_p2 = ((and_ln949_6_fu_2891_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_3252_p2 = ((and_ln949_8_fu_3246_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_5_fu_3410_p2 = ((and_ln949_10_fu_3405_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_6_fu_3637_p2 = ((and_ln949_12_fu_3632_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_7_fu_4600_p2 = ((and_ln949_14_fu_4594_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_8_fu_3856_p2 = ((and_ln949_16_fu_3850_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_1869_p2 = ((and_ln949_fu_1863_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln954_1_fu_2077_p2 = (($signed(lsb_index_1_fu_1985_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_2_fu_2635_p2 = (($signed(lsb_index_2_fu_2543_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_3_fu_2925_p2 = (($signed(lsb_index_3_fu_2833_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_4_fu_3280_p2 = (($signed(lsb_index_4_fu_3188_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_5_fu_3437_p2 = (($signed(lsb_index_5_fu_3347_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_6_fu_3664_p2 = (($signed(lsb_index_6_fu_3574_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_7_fu_4628_p2 = (($signed(lsb_index_7_fu_4536_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_8_fu_3884_p2 = (($signed(lsb_index_8_fu_3792_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_fu_1897_p2 = (($signed(lsb_index_fu_1805_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign idx_8_cast_fu_2444_p1 = idx_8_reg_1034;

assign idx_fu_2460_p3 = ((xor_ln349_fu_2454_p2[0:0] == 1'b1) ? i_8_fu_2432_p2 : idx_8_reg_1034);

assign l_1_fu_1975_p1 = tmp_s_fu_1967_p3[31:0];

assign l_2_fu_2533_p1 = tmp_1_fu_2525_p3[31:0];

assign l_3_fu_2823_p1 = tmp_6_fu_2815_p3[31:0];

assign l_4_fu_3178_p1 = tmp_9_fu_3170_p3[31:0];

assign l_5_fu_3337_p1 = tmp_4_fu_3329_p3[31:0];

assign l_6_fu_3564_p1 = tmp_14_fu_3556_p3[31:0];

assign l_7_fu_4526_p1 = tmp_19_fu_4518_p3[31:0];

assign l_8_fu_3782_p1 = tmp_20_fu_3774_p3[31:0];

assign l_fu_1795_p1 = tmp_fu_1787_p3[31:0];

assign lhs_1_fu_2480_p3 = {{current_phase_V_2_reg_1045}, {39'd0}};

assign lhs_V_2_fu_1544_p1 = $signed(tmp_51_fu_1537_p3);

assign lhs_V_3_fu_1517_p1 = $signed(tmp_52_fu_1510_p3);

assign lsb_index_1_fu_1985_p2 = ($signed(sub_ln944_1_fu_1979_p2) + $signed(32'd4294967272));

assign lsb_index_2_fu_2543_p2 = ($signed(sub_ln944_2_fu_2537_p2) + $signed(32'd4294967272));

assign lsb_index_3_fu_2833_p2 = ($signed(sub_ln944_3_fu_2827_p2) + $signed(32'd4294967272));

assign lsb_index_4_fu_3188_p2 = ($signed(sub_ln944_4_fu_3182_p2) + $signed(32'd4294967272));

assign lsb_index_5_fu_3347_p2 = ($signed(sub_ln944_5_fu_3341_p2) + $signed(32'd4294967272));

assign lsb_index_6_fu_3574_p2 = ($signed(sub_ln944_6_fu_3568_p2) + $signed(32'd4294967272));

assign lsb_index_7_fu_4536_p2 = ($signed(sub_ln944_7_fu_4530_p2) + $signed(32'd4294967272));

assign lsb_index_8_fu_3792_p2 = ($signed(sub_ln944_8_fu_3786_p2) + $signed(32'd4294967272));

assign lsb_index_fu_1805_p2 = ($signed(sub_ln944_fu_1799_p2) + $signed(32'd4294967272));

assign lshr_ln947_1_fu_2021_p2 = 60'd1152921504606846975 >> zext_ln947_1_fu_2017_p1;

assign lshr_ln947_2_fu_2579_p2 = 60'd1152921504606846975 >> zext_ln947_2_fu_2575_p1;

assign lshr_ln947_3_fu_2869_p2 = 60'd1152921504606846975 >> zext_ln947_3_fu_2865_p1;

assign lshr_ln947_4_fu_3224_p2 = 60'd1152921504606846975 >> zext_ln947_4_fu_3220_p1;

assign lshr_ln947_5_fu_3383_p2 = 60'd1152921504606846975 >> zext_ln947_5_fu_3379_p1;

assign lshr_ln947_6_fu_3610_p2 = 60'd1152921504606846975 >> zext_ln947_6_fu_3606_p1;

assign lshr_ln947_7_fu_4572_p2 = 60'd1152921504606846975 >> zext_ln947_7_fu_4568_p1;

assign lshr_ln947_8_fu_3828_p2 = 60'd1152921504606846975 >> zext_ln947_8_fu_3824_p1;

assign lshr_ln947_fu_1841_p2 = 60'd1152921504606846975 >> zext_ln947_fu_1837_p1;

assign lshr_ln954_1_fu_2275_p2 = tmp_V_16_reg_5300 >> zext_ln954_1_fu_2271_p1;

assign lshr_ln954_2_fu_2691_p2 = reg_1186 >> zext_ln954_2_fu_2687_p1;

assign lshr_ln954_3_fu_2981_p2 = reg_1190 >> zext_ln954_3_fu_2977_p1;

assign lshr_ln954_4_fu_3940_p2 = reg_1190 >> zext_ln954_4_fu_3936_p1;

assign lshr_ln954_5_fu_3482_p2 = tmp_V_20_reg_5353 >> zext_ln954_5_fu_3478_p1;

assign lshr_ln954_6_fu_3709_p2 = tmp_V_21_reg_5362 >> zext_ln954_6_fu_3705_p1;

assign lshr_ln954_7_fu_4683_p2 = tmp_V_22_reg_5694 >> zext_ln954_7_fu_4679_p1;

assign lshr_ln954_8_fu_4175_p2 = reg_1186 >> zext_ln954_8_fu_4171_p1;

assign lshr_ln954_fu_2150_p2 = p_Val2_16_reg_5263 >> zext_ln954_fu_2146_p1;

assign m_11_fu_4708_p4 = {{m_46_fu_4702_p2[60:1]}};

assign m_12_fu_2294_p2 = (zext_ln951_1_fu_2287_p1 + zext_ln961_1_fu_2291_p1);

assign m_13_fu_4201_p4 = {{m_49_fu_4195_p2[60:1]}};

assign m_1_fu_2169_p2 = (zext_ln951_fu_2162_p1 + zext_ln961_fu_2166_p1);

assign m_20_fu_2697_p3 = ((icmp_ln954_2_reg_5430[0:0] == 1'b1) ? lshr_ln954_2_fu_2691_p2 : shl_ln955_2_fu_2676_p2);

assign m_21_fu_2711_p2 = (zext_ln951_3_fu_2704_p1 + zext_ln961_2_fu_2708_p1);

assign m_29_fu_2987_p3 = ((icmp_ln954_3_reg_5477[0:0] == 1'b1) ? lshr_ln954_3_fu_2981_p2 : shl_ln955_3_fu_2966_p2);

assign m_2_fu_2717_p4 = {{m_21_fu_2711_p2[60:1]}};

assign m_33_fu_3001_p2 = (zext_ln951_5_fu_2994_p1 + zext_ln961_3_fu_2998_p1);

assign m_35_fu_3946_p3 = ((icmp_ln954_4_reg_5536[0:0] == 1'b1) ? lshr_ln954_4_fu_3940_p2 : shl_ln955_4_fu_3925_p2);

assign m_36_fu_3960_p2 = (zext_ln951_7_fu_3953_p1 + zext_ln961_4_fu_3957_p1);

assign m_38_fu_3495_p3 = ((icmp_ln954_5_fu_3437_p2[0:0] == 1'b1) ? lshr_ln954_5_fu_3482_p2 : shl_ln955_5_fu_3459_p2);

assign m_39_fu_3511_p2 = (zext_ln951_9_fu_3503_p1 + zext_ln961_5_fu_3507_p1);

assign m_41_fu_2223_p5 = {{zext_ln968_fu_2185_p1[63:32]}, {tmp_2_fu_2216_p3}, {zext_ln968_fu_2185_p1[22:0]}};

assign m_42_fu_3722_p3 = ((icmp_ln954_6_fu_3664_p2[0:0] == 1'b1) ? lshr_ln954_6_fu_3709_p2 : shl_ln955_6_fu_3686_p2);

assign m_43_fu_3738_p2 = (zext_ln951_11_fu_3730_p1 + zext_ln961_6_fu_3734_p1);

assign m_45_fu_4688_p3 = ((icmp_ln954_7_reg_5706[0:0] == 1'b1) ? lshr_ln954_7_fu_4683_p2 : shl_ln955_7_fu_4669_p2);

assign m_46_fu_4702_p2 = (zext_ln951_13_fu_4695_p1 + zext_ln961_7_fu_4699_p1);

assign m_48_fu_4181_p3 = ((icmp_ln954_8_reg_5592[0:0] == 1'b1) ? lshr_ln954_8_fu_4175_p2 : shl_ln955_8_fu_4160_p2);

assign m_49_fu_4195_p2 = (zext_ln951_15_fu_4188_p1 + zext_ln961_8_fu_4192_p1);

assign m_6_fu_3007_p4 = {{m_33_fu_3001_p2[60:1]}};

assign m_7_fu_3966_p4 = {{m_36_fu_3960_p2[60:1]}};

assign m_8_fu_2280_p3 = ((icmp_ln954_1_reg_5312[0:0] == 1'b1) ? lshr_ln954_1_fu_2275_p2 : shl_ln955_1_fu_2261_p2);

assign m_fu_2155_p3 = ((icmp_ln954_reg_5275[0:0] == 1'b1) ? lshr_ln954_fu_2150_p2 : shl_ln955_fu_2136_p2);

assign m_s_fu_2300_p4 = {{m_12_fu_2294_p2[60:1]}};

assign max_amplitude_V_1_fu_1690_p3 = ((icmp_ln1494_fu_1684_p2[0:0] == 1'b1) ? select_ln1148_1_fu_1676_p3 : max_amplitude_V_reg_1022);

assign max_amplitude_index_1_fu_1702_p3 = ((icmp_ln1494_fu_1684_p2[0:0] == 1'b1) ? zext_ln329_fu_1698_p1 : max_amplitude_index_reg_1010);

assign max_val_offset_1_fu_1344_p3 = {{psd_max_val_times_q0}, {39'd0}};

assign mul_ln1148_1_fu_1629_p1 = 199'd845100400152152934331135470251;

assign mul_ln1148_2_fu_1377_p1 = 199'd855121353513640913789607432349;

assign mul_ln1148_fu_1601_p1 = 199'd845100400152152934331135470251;

assign or_ln375_1_fu_3146_p2 = (icmp_ln375_3_reg_5517 | icmp_ln375_2_reg_5512);

assign or_ln375_fu_3142_p2 = (icmp_ln375_reg_5497 | icmp_ln375_1_reg_5502);

assign or_ln385_1_fu_4363_p2 = (icmp_ln385_3_fu_4357_p2 | icmp_ln385_2_fu_4351_p2);

assign or_ln385_fu_4411_p2 = (icmp_ln385_reg_5645 | icmp_ln385_1_reg_5650);

assign or_ln390_fu_4432_p2 = (icmp_ln390_reg_5666 | icmp_ln390_1_reg_5671);

assign or_ln949_10_fu_2595_p2 = (shl_ln949_2_fu_2589_p2 | lshr_ln947_2_fu_2579_p2);

assign or_ln949_11_fu_2885_p2 = (shl_ln949_3_fu_2879_p2 | lshr_ln947_3_fu_2869_p2);

assign or_ln949_12_fu_3240_p2 = (shl_ln949_4_fu_3234_p2 | lshr_ln947_4_fu_3224_p2);

assign or_ln949_13_fu_3399_p2 = (shl_ln949_5_fu_3393_p2 | lshr_ln947_5_fu_3383_p2);

assign or_ln949_14_fu_3626_p2 = (shl_ln949_6_fu_3620_p2 | lshr_ln947_6_fu_3610_p2);

assign or_ln949_15_fu_4588_p2 = (shl_ln949_7_fu_4582_p2 | lshr_ln947_7_fu_4572_p2);

assign or_ln949_16_fu_3844_p2 = (shl_ln949_8_fu_3838_p2 | lshr_ln947_8_fu_3828_p2);

assign or_ln949_9_fu_1857_p2 = (shl_ln949_fu_1851_p2 | lshr_ln947_fu_1841_p2);

assign or_ln949_fu_2037_p2 = (shl_ln949_1_fu_2031_p2 | lshr_ln947_1_fu_2021_p2);

assign p_Result_10_fu_2314_p3 = m_12_fu_2294_p2[32'd25];

assign p_Result_16_fu_2731_p3 = m_21_fu_2711_p2[32'd25];

assign p_Result_23_fu_3021_p3 = m_33_fu_3001_p2[32'd25];

assign p_Result_30_fu_3980_p3 = m_36_fu_3960_p2[32'd25];

integer ap_tvar_int_2;

always @ (tmp_V_20_reg_5353) begin
    for (ap_tvar_int_2 = 60 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 59 - 0) begin
            p_Result_33_fu_3312_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_33_fu_3312_p4[ap_tvar_int_2] = tmp_V_20_reg_5353[59 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (tmp_V_21_reg_5362) begin
    for (ap_tvar_int_3 = 60 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 59 - 0) begin
            p_Result_42_fu_3539_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_42_fu_3539_p4[ap_tvar_int_3] = tmp_V_21_reg_5362[59 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (tmp_V_22_fu_4494_p3) begin
    for (ap_tvar_int_4 = 60 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 59 - 0) begin
            p_Result_49_fu_4500_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_49_fu_4500_p4[ap_tvar_int_4] = tmp_V_22_fu_4494_p3[59 - ap_tvar_int_4];
        end
    end
end

assign p_Result_4_fu_2189_p3 = m_1_fu_2169_p2[32'd25];

assign p_Result_52_fu_4722_p3 = m_46_fu_4702_p2[32'd25];

assign p_Result_58_fu_4215_p3 = m_49_fu_4195_p2[32'd25];

assign p_Result_60_fu_1889_p3 = p_Val2_16_fu_1761_p3[lsb_index_fu_1805_p2];

assign p_Result_62_fu_1959_p3 = {{4'd15}, {p_Result_7_fu_1949_p4}};

assign p_Result_63_fu_2069_p3 = tmp_V_16_fu_1941_p3[lsb_index_1_fu_1985_p2];

assign p_Result_64_fu_2348_p5 = {{zext_ln951_2_fu_2310_p1[63:32]}, {tmp_3_fu_2341_p3}, {zext_ln951_2_fu_2310_p1[22:0]}};

assign p_Result_66_fu_2517_p3 = {{4'd15}, {grp_fu_1136_p4}};

assign p_Result_67_fu_2627_p3 = grp_fu_1129_p3[lsb_index_2_fu_2543_p2];

assign p_Result_68_fu_2765_p5 = {{zext_ln951_4_fu_2727_p1[63:32]}, {tmp_7_fu_2758_p3}, {zext_ln951_4_fu_2727_p1[22:0]}};

assign p_Result_69_fu_2789_p1 = data_V_fu_2785_p1[30:0];

assign p_Result_71_fu_2807_p3 = {{4'd15}, {grp_fu_1168_p4}};

assign p_Result_72_fu_2917_p3 = grp_fu_1160_p3[lsb_index_3_fu_2833_p2];

assign p_Result_73_fu_3055_p5 = {{zext_ln951_6_fu_3017_p1[63:32]}, {tmp_11_fu_3048_p3}, {zext_ln951_6_fu_3017_p1[22:0]}};

assign p_Result_74_fu_3103_p1 = data_V_1_fu_3099_p1[30:0];

assign p_Result_76_fu_3162_p3 = {{4'd15}, {grp_fu_1168_p4}};

assign p_Result_77_fu_3272_p3 = grp_fu_1160_p3[lsb_index_4_fu_3188_p2];

assign p_Result_78_fu_4014_p5 = {{zext_ln951_8_fu_3976_p1[63:32]}, {tmp_18_fu_4007_p3}, {zext_ln951_8_fu_3976_p1[22:0]}};

assign p_Result_79_fu_2382_p3 = ref_phase_m_pi_fu_2115_p2[32'd59];

integer ap_tvar_int_5;

always @ (tmp_V_16_fu_1941_p3) begin
    for (ap_tvar_int_5 = 60 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 59 - 0) begin
            p_Result_7_fu_1949_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_7_fu_1949_p4[ap_tvar_int_5] = tmp_V_16_fu_1941_p3[59 - ap_tvar_int_5];
        end
    end
end

assign p_Result_80_fu_3321_p3 = {{4'd15}, {p_Result_33_fu_3312_p4}};

assign p_Result_81_fu_3430_p3 = tmp_V_20_reg_5353[lsb_index_5_fu_3347_p2];

assign p_Result_82_fu_4069_p5 = {{zext_ln951_10_fu_4041_p1[63:32]}, {tmp_21_fu_4062_p3}, {zext_ln951_10_fu_4041_p1[22:0]}};

assign p_Result_83_fu_4281_p1 = data_V_2_fu_4277_p1[30:0];

assign p_Result_84_fu_4297_p1 = data_V_3_fu_4294_p1[30:0];

assign p_Result_85_fu_2402_p3 = ref_phase_p_pi_fu_2109_p2[32'd59];

assign p_Result_86_fu_3548_p3 = {{4'd15}, {p_Result_42_fu_3539_p4}};

assign p_Result_87_fu_3657_p3 = tmp_V_21_reg_5362[lsb_index_6_fu_3574_p2];

assign p_Result_88_fu_4124_p5 = {{zext_ln951_12_fu_4096_p1[63:32]}, {tmp_25_fu_4117_p3}, {zext_ln951_12_fu_4096_p1[22:0]}};

assign p_Result_89_fu_4372_p1 = data_V_4_fu_4369_p1[30:0];

assign p_Result_91_fu_4510_p3 = {{4'd15}, {p_Result_49_fu_4500_p4}};

assign p_Result_92_fu_4620_p3 = tmp_V_22_fu_4494_p3[lsb_index_7_fu_4536_p2];

assign p_Result_93_fu_4756_p5 = {{zext_ln951_14_fu_4718_p1[63:32]}, {tmp_28_fu_4749_p3}, {zext_ln951_14_fu_4718_p1[22:0]}};

assign p_Result_95_fu_3766_p3 = {{4'd15}, {grp_fu_1136_p4}};

assign p_Result_96_fu_3876_p3 = grp_fu_1129_p3[lsb_index_8_fu_3792_p2];

assign p_Result_97_fu_4249_p5 = {{zext_ln951_16_fu_4211_p1[63:32]}, {tmp_29_fu_4242_p3}, {zext_ln951_16_fu_4211_p1[22:0]}};

integer ap_tvar_int_6;

always @ (p_Val2_16_fu_1761_p3) begin
    for (ap_tvar_int_6 = 60 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 59 - 0) begin
            p_Result_s_fu_1769_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_s_fu_1769_p4[ap_tvar_int_6] = p_Val2_16_fu_1761_p3[59 - ap_tvar_int_6];
        end
    end
end

assign p_Val2_16_fu_1761_p3 = ((grp_fu_1109_p3[0:0] == 1'b1) ? tmp_V_fu_1755_p2 : mean_phases_V_q1);

assign p_Val2_s_fu_2175_p4 = {{m_1_fu_2169_p2[60:1]}};

assign phase_V_8_fu_1428_p3 = ((tmp_47_reg_5113[0:0] == 1'b1) ? sext_ln1148_5_fu_1398_p1 : sub_ln1148_5_fu_1422_p2);

assign phase_V_9_fu_1468_p2 = ($signed(zext_ln415_fu_1465_p1) + $signed(sext_ln304_fu_1462_p1));

assign r_V_fu_1438_p0 = phase_V_8_reg_5125;

assign r_V_fu_1438_p1 = 125'd1898976236818368932347904;

assign ref_phase_m_pi_fu_2115_p2 = ($signed(reg_1182) + $signed(60'd1152919777498020797));

assign ref_phase_p_pi_fu_2109_p2 = (reg_1182 + 60'd1727108826179);

assign ret_V_1_fu_1548_p2 = ($signed(lhs_V_2_fu_1544_p1) + $signed(99'd633823401137877882379419254784));

assign ret_V_2_fu_1498_p2 = ($signed(sext_ln1192_fu_1479_p1) + $signed(49'd561222844595133));

assign ret_V_3_fu_1521_p2 = ($signed(lhs_V_3_fu_1517_p1) + $signed(99'd1898976236818368932347904));

assign ret_V_fu_1483_p2 = ($signed(sext_ln1192_fu_1479_p1) + $signed(49'd1727108826179));

assign retval_0_i_i361_fu_4144_p3 = ((tobool_i_i295_reg_5343[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_6_fu_4140_p1);

assign retval_0_i_i767_fu_4089_p3 = ((tobool_i_i701_reg_5333[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_5_fu_4085_p1);

assign select_ln1148_1_fu_1676_p3 = ((tmp_33_reg_5200_pp1_iter2_reg[0:0] == 1'b1) ? sub_ln1148_1_fu_1670_p2 : sext_ln1148_1_fu_1666_p1);

assign select_ln1148_2_fu_1725_p3 = ((tmp_42_reg_5206_pp1_iter2_reg[0:0] == 1'b1) ? tmp_43_fu_1715_p4 : tmp_44_reg_5227);

assign select_ln1148_3_fu_1741_p3 = ((tmp_42_reg_5206_pp1_iter2_reg[0:0] == 1'b1) ? sub_ln1148_3_fu_1735_p2 : sext_ln1148_3_fu_1731_p1);

assign select_ln1148_4_fu_1415_p3 = ((tmp_47_reg_5113[0:0] == 1'b1) ? sext_ln1148_5_fu_1398_p1 : sext_ln1148_6_fu_1411_p1);

assign select_ln1148_fu_1660_p3 = ((tmp_33_reg_5200_pp1_iter2_reg[0:0] == 1'b1) ? tmp_37_fu_1650_p4 : tmp_41_reg_5217);

assign select_ln365_fu_2488_p3 = ((icmp_ln1494_2_fu_2474_p2[0:0] == 1'b1) ? 99'd633823401137877882379419254784 : 99'd1898976236818368932347904);

assign select_ln935_1_fu_2368_p3 = ((icmp_ln935_1_reg_5290[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_1_fu_2364_p1);

assign select_ln935_2_fu_4034_p3 = ((icmp_ln935_3_reg_5461[0:0] == 1'b1) ? bitcast_ln744_4_fu_4030_p1 : 32'd0);

assign select_ln935_3_fu_4776_p3 = ((icmp_ln935_4_reg_5689[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_7_fu_4772_p1);

assign select_ln935_4_fu_4269_p3 = ((icmp_ln935_2_reg_5414[0:0] == 1'b1) ? bitcast_ln744_8_fu_4265_p1 : 32'd0);

assign select_ln935_fu_2243_p3 = ((icmp_ln935_fu_2121_p2[0:0] == 1'b1) ? bitcast_ln744_fu_2239_p1 : 32'd0);

assign select_ln943_1_fu_2322_p3 = ((p_Result_10_fu_2314_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_2_fu_2739_p3 = ((p_Result_16_fu_2731_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_3_fu_3029_p3 = ((p_Result_23_fu_3021_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_4_fu_3988_p3 = ((p_Result_30_fu_3980_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_5_fu_4044_p3 = ((p_Result_36_reg_5556[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_6_fu_4099_p3 = ((p_Result_45_reg_5571[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_7_fu_4730_p3 = ((p_Result_52_fu_4722_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_8_fu_4223_p3 = ((p_Result_58_fu_4215_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_2197_p3 = ((p_Result_4_fu_2189_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_1_fu_2089_p3 = ((icmp_ln946_1_fu_2001_p2[0:0] == 1'b1) ? icmp_ln949_1_fu_2049_p2 : p_Result_63_fu_2069_p3);

assign select_ln946_2_fu_2647_p3 = ((icmp_ln946_2_fu_2559_p2[0:0] == 1'b1) ? icmp_ln949_2_fu_2607_p2 : p_Result_67_fu_2627_p3);

assign select_ln946_3_fu_2937_p3 = ((icmp_ln946_3_fu_2849_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_2897_p2 : p_Result_72_fu_2917_p3);

assign select_ln946_4_fu_3292_p3 = ((icmp_ln946_4_fu_3204_p2[0:0] == 1'b1) ? icmp_ln949_4_fu_3252_p2 : p_Result_77_fu_3272_p3);

assign select_ln946_5_fu_3464_p3 = ((icmp_ln946_5_fu_3363_p2[0:0] == 1'b1) ? icmp_ln949_5_fu_3410_p2 : p_Result_81_fu_3430_p3);

assign select_ln946_6_fu_3691_p3 = ((icmp_ln946_6_fu_3590_p2[0:0] == 1'b1) ? icmp_ln949_6_fu_3637_p2 : p_Result_87_fu_3657_p3);

assign select_ln946_7_fu_4640_p3 = ((icmp_ln946_7_fu_4552_p2[0:0] == 1'b1) ? icmp_ln949_7_fu_4600_p2 : p_Result_92_fu_4620_p3);

assign select_ln946_8_fu_3896_p3 = ((icmp_ln946_8_fu_3808_p2[0:0] == 1'b1) ? icmp_ln949_8_fu_3856_p2 : p_Result_96_fu_3876_p3);

assign select_ln946_fu_1909_p3 = ((icmp_ln946_fu_1821_p2[0:0] == 1'b1) ? icmp_ln949_fu_1869_p2 : p_Result_60_fu_1889_p3);

assign select_ln954_10_fu_3487_p3 = ((icmp_ln954_5_fu_3437_p2[0:0] == 1'b1) ? select_ln946_5_fu_3464_p3 : and_ln949_11_fu_3443_p2);

assign select_ln954_12_fu_3714_p3 = ((icmp_ln954_6_fu_3664_p2[0:0] == 1'b1) ? select_ln946_6_fu_3691_p3 : and_ln949_13_fu_3670_p2);

assign select_ln954_14_fu_4648_p3 = ((icmp_ln954_7_fu_4628_p2[0:0] == 1'b1) ? select_ln946_7_fu_4640_p3 : and_ln949_15_fu_4634_p2);

assign select_ln954_16_fu_3904_p3 = ((icmp_ln954_8_fu_3884_p2[0:0] == 1'b1) ? select_ln946_8_fu_3896_p3 : and_ln949_17_fu_3890_p2);

assign select_ln954_2_fu_2097_p3 = ((icmp_ln954_1_fu_2077_p2[0:0] == 1'b1) ? select_ln946_1_fu_2089_p3 : and_ln949_3_fu_2083_p2);

assign select_ln954_4_fu_2655_p3 = ((icmp_ln954_2_fu_2635_p2[0:0] == 1'b1) ? select_ln946_2_fu_2647_p3 : and_ln949_5_fu_2641_p2);

assign select_ln954_6_fu_2945_p3 = ((icmp_ln954_3_fu_2925_p2[0:0] == 1'b1) ? select_ln946_3_fu_2937_p3 : and_ln949_7_fu_2931_p2);

assign select_ln954_8_fu_3300_p3 = ((icmp_ln954_4_fu_3280_p2[0:0] == 1'b1) ? select_ln946_4_fu_3292_p3 : and_ln949_9_fu_3286_p2);

assign select_ln954_fu_1917_p3 = ((icmp_ln954_fu_1897_p2[0:0] == 1'b1) ? select_ln946_fu_1909_p3 : and_ln949_1_fu_1903_p2);

assign sext_ln1148_1_fu_1666_p1 = $signed(select_ln1148_fu_1660_p3);

assign sext_ln1148_3_fu_1731_p1 = $signed(select_ln1148_2_fu_1725_p3);

assign sext_ln1148_5_fu_1398_p1 = $signed(tmp_48_fu_1388_p4);

assign sext_ln1148_6_fu_1411_p1 = $signed(tmp_49_fu_1402_p4);

assign sext_ln1192_fu_1479_p1 = $signed(first_phases_V_q0);

assign sext_ln1494_fu_1489_p1 = phase_V_9_reg_5140;

assign sext_ln26_fu_1220_p1 = $signed(sine_data_sliding_window_front_ptr_s);

assign sext_ln304_1_fu_1475_p1 = $signed(phase_V_9_fu_1468_p2);

assign sext_ln304_fu_1462_p1 = $signed(phase_V_reg_5130);

assign shl_ln949_1_fu_2031_p2 = 60'd1 << zext_ln949_1_fu_2027_p1;

assign shl_ln949_2_fu_2589_p2 = 60'd1 << zext_ln949_2_fu_2585_p1;

assign shl_ln949_3_fu_2879_p2 = 60'd1 << zext_ln949_3_fu_2875_p1;

assign shl_ln949_4_fu_3234_p2 = 60'd1 << zext_ln949_4_fu_3230_p1;

assign shl_ln949_5_fu_3393_p2 = 60'd1 << zext_ln949_5_fu_3389_p1;

assign shl_ln949_6_fu_3620_p2 = 60'd1 << zext_ln949_6_fu_3616_p1;

assign shl_ln949_7_fu_4582_p2 = 60'd1 << zext_ln949_7_fu_4578_p1;

assign shl_ln949_8_fu_3838_p2 = 60'd1 << zext_ln949_8_fu_3834_p1;

assign shl_ln949_fu_1851_p2 = 60'd1 << zext_ln949_fu_1847_p1;

assign shl_ln955_1_fu_2261_p2 = tmp_V_16_reg_5300 << zext_ln955_1_fu_2257_p1;

assign shl_ln955_2_fu_2676_p2 = reg_1186 << zext_ln955_2_fu_2672_p1;

assign shl_ln955_3_fu_2966_p2 = reg_1190 << zext_ln955_3_fu_2962_p1;

assign shl_ln955_4_fu_3925_p2 = reg_1190 << zext_ln955_4_fu_3921_p1;

assign shl_ln955_5_fu_3459_p2 = tmp_V_20_reg_5353 << zext_ln955_5_fu_3455_p1;

assign shl_ln955_6_fu_3686_p2 = tmp_V_21_reg_5362 << zext_ln955_6_fu_3682_p1;

assign shl_ln955_7_fu_4669_p2 = tmp_V_22_reg_5694 << zext_ln955_7_fu_4665_p1;

assign shl_ln955_8_fu_4160_p2 = reg_1186 << zext_ln955_8_fu_4156_p1;

assign shl_ln955_fu_2136_p2 = p_Val2_16_reg_5263 << zext_ln955_fu_2132_p1;

assign shl_ln_fu_1325_p3 = {{psd_amplitudes_V_q0}, {39'd0}};

assign sine_data_sliding_window_buffer_amplitudes_V_0_address0 = zext_ln34_fu_1292_p1;

assign sine_data_sliding_window_buffer_amplitudes_V_10_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_11_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_1_address0 = zext_ln34_fu_1292_p1;

assign sine_data_sliding_window_buffer_amplitudes_V_2_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_3_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_4_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_5_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_6_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_7_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_8_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_amplitudes_V_9_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_0_address0 = zext_ln34_fu_1292_p1;

assign sine_data_sliding_window_buffer_max_val_times_10_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_11_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_1_address0 = zext_ln34_fu_1292_p1;

assign sine_data_sliding_window_buffer_max_val_times_2_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_3_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_4_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_5_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_6_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_7_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_8_address0 = zext_ln34_reg_4931;

assign sine_data_sliding_window_buffer_max_val_times_9_address0 = zext_ln34_reg_4931;

assign start_val_offset_fu_1352_p2 = ($signed(max_val_offset_1_fu_1344_p3) + $signed(60'd878043597662846976));

assign sub_i_i299_fu_2410_p2 = ($signed(60'd1152919777498020797) - $signed(reg_1182));

assign sub_i_i705_fu_2390_p2 = (60'd1727108826179 - reg_1182);

assign sub_ln1148_1_fu_1670_p2 = ($signed(60'd0) - $signed(sext_ln1148_1_fu_1666_p1));

assign sub_ln1148_2_fu_1710_p2 = (199'd0 - mul_ln1148_1_reg_5222);

assign sub_ln1148_3_fu_1735_p2 = ($signed(60'd0) - $signed(sext_ln1148_3_fu_1731_p1));

assign sub_ln1148_4_fu_1383_p2 = (199'd0 - mul_ln1148_2_reg_5119);

assign sub_ln1148_5_fu_1422_p2 = (99'd0 - select_ln1148_4_fu_1415_p3);

assign sub_ln1148_fu_1645_p2 = (199'd0 - mul_ln1148_reg_5212);

assign sub_ln944_1_fu_1979_p2 = (32'd60 - l_1_fu_1975_p1);

assign sub_ln944_2_fu_2537_p2 = (32'd60 - l_2_fu_2533_p1);

assign sub_ln944_3_fu_2827_p2 = (32'd60 - l_3_fu_2823_p1);

assign sub_ln944_4_fu_3182_p2 = (32'd60 - l_4_fu_3178_p1);

assign sub_ln944_5_fu_3341_p2 = (32'd60 - l_5_fu_3337_p1);

assign sub_ln944_6_fu_3568_p2 = (32'd60 - l_6_fu_3564_p1);

assign sub_ln944_7_fu_4530_p2 = (32'd60 - l_7_fu_4526_p1);

assign sub_ln944_8_fu_3786_p2 = (32'd60 - l_8_fu_3782_p1);

assign sub_ln944_fu_1799_p2 = (32'd60 - l_fu_1795_p1);

assign sub_ln947_1_fu_2011_p2 = (6'd21 - trunc_ln947_1_fu_2007_p1);

assign sub_ln947_2_fu_2569_p2 = (6'd21 - trunc_ln947_2_fu_2565_p1);

assign sub_ln947_3_fu_2859_p2 = (6'd21 - trunc_ln947_3_fu_2855_p1);

assign sub_ln947_4_fu_3214_p2 = (6'd21 - trunc_ln947_4_fu_3210_p1);

assign sub_ln947_5_fu_3373_p2 = (6'd21 - trunc_ln947_5_fu_3369_p1);

assign sub_ln947_6_fu_3600_p2 = (6'd21 - trunc_ln947_6_fu_3596_p1);

assign sub_ln947_7_fu_4562_p2 = (6'd21 - trunc_ln947_7_fu_4558_p1);

assign sub_ln947_8_fu_3818_p2 = (6'd21 - trunc_ln947_8_fu_3814_p1);

assign sub_ln947_fu_1831_p2 = (6'd21 - trunc_ln947_fu_1827_p1);

assign sub_ln955_1_fu_2252_p2 = (32'd25 - sub_ln944_1_reg_5306);

assign sub_ln955_2_fu_2667_p2 = (32'd25 - sub_ln944_2_reg_5424);

assign sub_ln955_3_fu_2957_p2 = (32'd25 - sub_ln944_3_reg_5471);

assign sub_ln955_4_fu_3916_p2 = (32'd25 - sub_ln944_4_reg_5530);

assign sub_ln955_5_fu_3449_p2 = (32'd25 - sub_ln944_5_fu_3341_p2);

assign sub_ln955_6_fu_3676_p2 = (32'd25 - sub_ln944_6_fu_3568_p2);

assign sub_ln955_7_fu_4660_p2 = (32'd25 - sub_ln944_7_reg_5700);

assign sub_ln955_8_fu_4151_p2 = (32'd25 - sub_ln944_8_reg_5586);

assign sub_ln955_fu_2127_p2 = (32'd25 - sub_ln944_reg_5269);

assign sub_ln964_1_fu_2330_p2 = (8'd21 - trunc_ln943_1_reg_5322);

assign sub_ln964_2_fu_2747_p2 = (8'd21 - trunc_ln943_2_reg_5440);

assign sub_ln964_3_fu_3037_p2 = (8'd21 - trunc_ln943_3_reg_5487);

assign sub_ln964_4_fu_3996_p2 = (8'd21 - trunc_ln943_4_reg_5546);

assign sub_ln964_5_fu_4051_p2 = (8'd21 - trunc_ln943_5_reg_5561);

assign sub_ln964_6_fu_4106_p2 = (8'd21 - trunc_ln943_6_reg_5576);

assign sub_ln964_7_fu_4738_p2 = (8'd21 - trunc_ln943_7_reg_5716);

assign sub_ln964_8_fu_4231_p2 = (8'd21 - trunc_ln943_8_reg_5602);

assign sub_ln964_fu_2205_p2 = (8'd21 - trunc_ln943_reg_5285);

assign t_3_fu_1617_p3 = {{reg_1182}, {39'd0}};

assign t_4_fu_1366_p3 = {{start_val_offset_reg_5108}, {39'd0}};

assign t_9_fu_1779_p3 = {{4'd15}, {p_Result_s_fu_1769_p4}};

assign t_fu_1589_p3 = {{reg_1178}, {39'd0}};

assign tmp_10_fu_1875_p3 = lsb_index_fu_1805_p2[32'd31];

assign tmp_11_fu_3048_p3 = {{p_Result_70_reg_5466}, {add_ln964_3_fu_3042_p2}};

assign tmp_12_fu_3075_p4 = {{data_V_reg_5450[30:23]}};

assign tmp_13_fu_1991_p4 = {{lsb_index_1_fu_1985_p2[31:1]}};


always @ (p_Result_86_fu_3548_p3) begin
    if (p_Result_86_fu_3548_p3[0] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd0;
    end else if (p_Result_86_fu_3548_p3[1] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd1;
    end else if (p_Result_86_fu_3548_p3[2] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd2;
    end else if (p_Result_86_fu_3548_p3[3] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd3;
    end else if (p_Result_86_fu_3548_p3[4] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd4;
    end else if (p_Result_86_fu_3548_p3[5] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd5;
    end else if (p_Result_86_fu_3548_p3[6] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd6;
    end else if (p_Result_86_fu_3548_p3[7] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd7;
    end else if (p_Result_86_fu_3548_p3[8] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd8;
    end else if (p_Result_86_fu_3548_p3[9] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd9;
    end else if (p_Result_86_fu_3548_p3[10] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd10;
    end else if (p_Result_86_fu_3548_p3[11] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd11;
    end else if (p_Result_86_fu_3548_p3[12] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd12;
    end else if (p_Result_86_fu_3548_p3[13] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd13;
    end else if (p_Result_86_fu_3548_p3[14] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd14;
    end else if (p_Result_86_fu_3548_p3[15] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd15;
    end else if (p_Result_86_fu_3548_p3[16] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd16;
    end else if (p_Result_86_fu_3548_p3[17] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd17;
    end else if (p_Result_86_fu_3548_p3[18] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd18;
    end else if (p_Result_86_fu_3548_p3[19] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd19;
    end else if (p_Result_86_fu_3548_p3[20] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd20;
    end else if (p_Result_86_fu_3548_p3[21] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd21;
    end else if (p_Result_86_fu_3548_p3[22] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd22;
    end else if (p_Result_86_fu_3548_p3[23] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd23;
    end else if (p_Result_86_fu_3548_p3[24] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd24;
    end else if (p_Result_86_fu_3548_p3[25] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd25;
    end else if (p_Result_86_fu_3548_p3[26] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd26;
    end else if (p_Result_86_fu_3548_p3[27] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd27;
    end else if (p_Result_86_fu_3548_p3[28] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd28;
    end else if (p_Result_86_fu_3548_p3[29] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd29;
    end else if (p_Result_86_fu_3548_p3[30] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd30;
    end else if (p_Result_86_fu_3548_p3[31] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd31;
    end else if (p_Result_86_fu_3548_p3[32] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd32;
    end else if (p_Result_86_fu_3548_p3[33] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd33;
    end else if (p_Result_86_fu_3548_p3[34] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd34;
    end else if (p_Result_86_fu_3548_p3[35] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd35;
    end else if (p_Result_86_fu_3548_p3[36] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd36;
    end else if (p_Result_86_fu_3548_p3[37] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd37;
    end else if (p_Result_86_fu_3548_p3[38] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd38;
    end else if (p_Result_86_fu_3548_p3[39] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd39;
    end else if (p_Result_86_fu_3548_p3[40] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd40;
    end else if (p_Result_86_fu_3548_p3[41] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd41;
    end else if (p_Result_86_fu_3548_p3[42] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd42;
    end else if (p_Result_86_fu_3548_p3[43] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd43;
    end else if (p_Result_86_fu_3548_p3[44] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd44;
    end else if (p_Result_86_fu_3548_p3[45] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd45;
    end else if (p_Result_86_fu_3548_p3[46] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd46;
    end else if (p_Result_86_fu_3548_p3[47] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd47;
    end else if (p_Result_86_fu_3548_p3[48] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd48;
    end else if (p_Result_86_fu_3548_p3[49] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd49;
    end else if (p_Result_86_fu_3548_p3[50] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd50;
    end else if (p_Result_86_fu_3548_p3[51] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd51;
    end else if (p_Result_86_fu_3548_p3[52] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd52;
    end else if (p_Result_86_fu_3548_p3[53] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd53;
    end else if (p_Result_86_fu_3548_p3[54] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd54;
    end else if (p_Result_86_fu_3548_p3[55] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd55;
    end else if (p_Result_86_fu_3548_p3[56] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd56;
    end else if (p_Result_86_fu_3548_p3[57] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd57;
    end else if (p_Result_86_fu_3548_p3[58] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd58;
    end else if (p_Result_86_fu_3548_p3[59] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd59;
    end else if (p_Result_86_fu_3548_p3[60] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd60;
    end else if (p_Result_86_fu_3548_p3[61] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd61;
    end else if (p_Result_86_fu_3548_p3[62] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd62;
    end else if (p_Result_86_fu_3548_p3[63] == 1'b1) begin
        tmp_14_fu_3556_p3 = 64'd63;
    end else begin
        tmp_14_fu_3556_p3 = 64'd64;
    end
end

assign tmp_15_fu_2055_p3 = lsb_index_1_fu_1985_p2[32'd31];

assign tmp_16_fu_3116_p4 = {{data_V_1_fu_3099_p1[30:23]}};

assign tmp_18_fu_4007_p3 = {{p_Result_75_reg_5525}, {add_ln964_4_fu_4001_p2}};


always @ (p_Result_91_fu_4510_p3) begin
    if (p_Result_91_fu_4510_p3[0] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd0;
    end else if (p_Result_91_fu_4510_p3[1] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd1;
    end else if (p_Result_91_fu_4510_p3[2] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd2;
    end else if (p_Result_91_fu_4510_p3[3] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd3;
    end else if (p_Result_91_fu_4510_p3[4] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd4;
    end else if (p_Result_91_fu_4510_p3[5] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd5;
    end else if (p_Result_91_fu_4510_p3[6] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd6;
    end else if (p_Result_91_fu_4510_p3[7] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd7;
    end else if (p_Result_91_fu_4510_p3[8] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd8;
    end else if (p_Result_91_fu_4510_p3[9] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd9;
    end else if (p_Result_91_fu_4510_p3[10] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd10;
    end else if (p_Result_91_fu_4510_p3[11] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd11;
    end else if (p_Result_91_fu_4510_p3[12] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd12;
    end else if (p_Result_91_fu_4510_p3[13] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd13;
    end else if (p_Result_91_fu_4510_p3[14] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd14;
    end else if (p_Result_91_fu_4510_p3[15] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd15;
    end else if (p_Result_91_fu_4510_p3[16] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd16;
    end else if (p_Result_91_fu_4510_p3[17] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd17;
    end else if (p_Result_91_fu_4510_p3[18] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd18;
    end else if (p_Result_91_fu_4510_p3[19] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd19;
    end else if (p_Result_91_fu_4510_p3[20] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd20;
    end else if (p_Result_91_fu_4510_p3[21] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd21;
    end else if (p_Result_91_fu_4510_p3[22] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd22;
    end else if (p_Result_91_fu_4510_p3[23] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd23;
    end else if (p_Result_91_fu_4510_p3[24] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd24;
    end else if (p_Result_91_fu_4510_p3[25] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd25;
    end else if (p_Result_91_fu_4510_p3[26] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd26;
    end else if (p_Result_91_fu_4510_p3[27] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd27;
    end else if (p_Result_91_fu_4510_p3[28] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd28;
    end else if (p_Result_91_fu_4510_p3[29] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd29;
    end else if (p_Result_91_fu_4510_p3[30] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd30;
    end else if (p_Result_91_fu_4510_p3[31] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd31;
    end else if (p_Result_91_fu_4510_p3[32] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd32;
    end else if (p_Result_91_fu_4510_p3[33] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd33;
    end else if (p_Result_91_fu_4510_p3[34] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd34;
    end else if (p_Result_91_fu_4510_p3[35] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd35;
    end else if (p_Result_91_fu_4510_p3[36] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd36;
    end else if (p_Result_91_fu_4510_p3[37] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd37;
    end else if (p_Result_91_fu_4510_p3[38] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd38;
    end else if (p_Result_91_fu_4510_p3[39] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd39;
    end else if (p_Result_91_fu_4510_p3[40] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd40;
    end else if (p_Result_91_fu_4510_p3[41] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd41;
    end else if (p_Result_91_fu_4510_p3[42] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd42;
    end else if (p_Result_91_fu_4510_p3[43] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd43;
    end else if (p_Result_91_fu_4510_p3[44] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd44;
    end else if (p_Result_91_fu_4510_p3[45] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd45;
    end else if (p_Result_91_fu_4510_p3[46] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd46;
    end else if (p_Result_91_fu_4510_p3[47] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd47;
    end else if (p_Result_91_fu_4510_p3[48] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd48;
    end else if (p_Result_91_fu_4510_p3[49] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd49;
    end else if (p_Result_91_fu_4510_p3[50] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd50;
    end else if (p_Result_91_fu_4510_p3[51] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd51;
    end else if (p_Result_91_fu_4510_p3[52] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd52;
    end else if (p_Result_91_fu_4510_p3[53] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd53;
    end else if (p_Result_91_fu_4510_p3[54] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd54;
    end else if (p_Result_91_fu_4510_p3[55] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd55;
    end else if (p_Result_91_fu_4510_p3[56] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd56;
    end else if (p_Result_91_fu_4510_p3[57] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd57;
    end else if (p_Result_91_fu_4510_p3[58] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd58;
    end else if (p_Result_91_fu_4510_p3[59] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd59;
    end else if (p_Result_91_fu_4510_p3[60] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd60;
    end else if (p_Result_91_fu_4510_p3[61] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd61;
    end else if (p_Result_91_fu_4510_p3[62] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd62;
    end else if (p_Result_91_fu_4510_p3[63] == 1'b1) begin
        tmp_19_fu_4518_p3 = 64'd63;
    end else begin
        tmp_19_fu_4518_p3 = 64'd64;
    end
end


always @ (p_Result_66_fu_2517_p3) begin
    if (p_Result_66_fu_2517_p3[0] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd0;
    end else if (p_Result_66_fu_2517_p3[1] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd1;
    end else if (p_Result_66_fu_2517_p3[2] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd2;
    end else if (p_Result_66_fu_2517_p3[3] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd3;
    end else if (p_Result_66_fu_2517_p3[4] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd4;
    end else if (p_Result_66_fu_2517_p3[5] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd5;
    end else if (p_Result_66_fu_2517_p3[6] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd6;
    end else if (p_Result_66_fu_2517_p3[7] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd7;
    end else if (p_Result_66_fu_2517_p3[8] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd8;
    end else if (p_Result_66_fu_2517_p3[9] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd9;
    end else if (p_Result_66_fu_2517_p3[10] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd10;
    end else if (p_Result_66_fu_2517_p3[11] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd11;
    end else if (p_Result_66_fu_2517_p3[12] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd12;
    end else if (p_Result_66_fu_2517_p3[13] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd13;
    end else if (p_Result_66_fu_2517_p3[14] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd14;
    end else if (p_Result_66_fu_2517_p3[15] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd15;
    end else if (p_Result_66_fu_2517_p3[16] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd16;
    end else if (p_Result_66_fu_2517_p3[17] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd17;
    end else if (p_Result_66_fu_2517_p3[18] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd18;
    end else if (p_Result_66_fu_2517_p3[19] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd19;
    end else if (p_Result_66_fu_2517_p3[20] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd20;
    end else if (p_Result_66_fu_2517_p3[21] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd21;
    end else if (p_Result_66_fu_2517_p3[22] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd22;
    end else if (p_Result_66_fu_2517_p3[23] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd23;
    end else if (p_Result_66_fu_2517_p3[24] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd24;
    end else if (p_Result_66_fu_2517_p3[25] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd25;
    end else if (p_Result_66_fu_2517_p3[26] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd26;
    end else if (p_Result_66_fu_2517_p3[27] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd27;
    end else if (p_Result_66_fu_2517_p3[28] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd28;
    end else if (p_Result_66_fu_2517_p3[29] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd29;
    end else if (p_Result_66_fu_2517_p3[30] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd30;
    end else if (p_Result_66_fu_2517_p3[31] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd31;
    end else if (p_Result_66_fu_2517_p3[32] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd32;
    end else if (p_Result_66_fu_2517_p3[33] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd33;
    end else if (p_Result_66_fu_2517_p3[34] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd34;
    end else if (p_Result_66_fu_2517_p3[35] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd35;
    end else if (p_Result_66_fu_2517_p3[36] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd36;
    end else if (p_Result_66_fu_2517_p3[37] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd37;
    end else if (p_Result_66_fu_2517_p3[38] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd38;
    end else if (p_Result_66_fu_2517_p3[39] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd39;
    end else if (p_Result_66_fu_2517_p3[40] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd40;
    end else if (p_Result_66_fu_2517_p3[41] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd41;
    end else if (p_Result_66_fu_2517_p3[42] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd42;
    end else if (p_Result_66_fu_2517_p3[43] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd43;
    end else if (p_Result_66_fu_2517_p3[44] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd44;
    end else if (p_Result_66_fu_2517_p3[45] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd45;
    end else if (p_Result_66_fu_2517_p3[46] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd46;
    end else if (p_Result_66_fu_2517_p3[47] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd47;
    end else if (p_Result_66_fu_2517_p3[48] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd48;
    end else if (p_Result_66_fu_2517_p3[49] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd49;
    end else if (p_Result_66_fu_2517_p3[50] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd50;
    end else if (p_Result_66_fu_2517_p3[51] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd51;
    end else if (p_Result_66_fu_2517_p3[52] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd52;
    end else if (p_Result_66_fu_2517_p3[53] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd53;
    end else if (p_Result_66_fu_2517_p3[54] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd54;
    end else if (p_Result_66_fu_2517_p3[55] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd55;
    end else if (p_Result_66_fu_2517_p3[56] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd56;
    end else if (p_Result_66_fu_2517_p3[57] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd57;
    end else if (p_Result_66_fu_2517_p3[58] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd58;
    end else if (p_Result_66_fu_2517_p3[59] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd59;
    end else if (p_Result_66_fu_2517_p3[60] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd60;
    end else if (p_Result_66_fu_2517_p3[61] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd61;
    end else if (p_Result_66_fu_2517_p3[62] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd62;
    end else if (p_Result_66_fu_2517_p3[63] == 1'b1) begin
        tmp_1_fu_2525_p3 = 64'd63;
    end else begin
        tmp_1_fu_2525_p3 = 64'd64;
    end
end


always @ (p_Result_95_fu_3766_p3) begin
    if (p_Result_95_fu_3766_p3[0] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd0;
    end else if (p_Result_95_fu_3766_p3[1] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd1;
    end else if (p_Result_95_fu_3766_p3[2] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd2;
    end else if (p_Result_95_fu_3766_p3[3] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd3;
    end else if (p_Result_95_fu_3766_p3[4] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd4;
    end else if (p_Result_95_fu_3766_p3[5] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd5;
    end else if (p_Result_95_fu_3766_p3[6] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd6;
    end else if (p_Result_95_fu_3766_p3[7] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd7;
    end else if (p_Result_95_fu_3766_p3[8] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd8;
    end else if (p_Result_95_fu_3766_p3[9] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd9;
    end else if (p_Result_95_fu_3766_p3[10] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd10;
    end else if (p_Result_95_fu_3766_p3[11] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd11;
    end else if (p_Result_95_fu_3766_p3[12] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd12;
    end else if (p_Result_95_fu_3766_p3[13] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd13;
    end else if (p_Result_95_fu_3766_p3[14] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd14;
    end else if (p_Result_95_fu_3766_p3[15] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd15;
    end else if (p_Result_95_fu_3766_p3[16] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd16;
    end else if (p_Result_95_fu_3766_p3[17] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd17;
    end else if (p_Result_95_fu_3766_p3[18] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd18;
    end else if (p_Result_95_fu_3766_p3[19] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd19;
    end else if (p_Result_95_fu_3766_p3[20] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd20;
    end else if (p_Result_95_fu_3766_p3[21] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd21;
    end else if (p_Result_95_fu_3766_p3[22] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd22;
    end else if (p_Result_95_fu_3766_p3[23] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd23;
    end else if (p_Result_95_fu_3766_p3[24] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd24;
    end else if (p_Result_95_fu_3766_p3[25] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd25;
    end else if (p_Result_95_fu_3766_p3[26] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd26;
    end else if (p_Result_95_fu_3766_p3[27] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd27;
    end else if (p_Result_95_fu_3766_p3[28] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd28;
    end else if (p_Result_95_fu_3766_p3[29] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd29;
    end else if (p_Result_95_fu_3766_p3[30] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd30;
    end else if (p_Result_95_fu_3766_p3[31] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd31;
    end else if (p_Result_95_fu_3766_p3[32] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd32;
    end else if (p_Result_95_fu_3766_p3[33] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd33;
    end else if (p_Result_95_fu_3766_p3[34] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd34;
    end else if (p_Result_95_fu_3766_p3[35] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd35;
    end else if (p_Result_95_fu_3766_p3[36] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd36;
    end else if (p_Result_95_fu_3766_p3[37] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd37;
    end else if (p_Result_95_fu_3766_p3[38] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd38;
    end else if (p_Result_95_fu_3766_p3[39] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd39;
    end else if (p_Result_95_fu_3766_p3[40] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd40;
    end else if (p_Result_95_fu_3766_p3[41] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd41;
    end else if (p_Result_95_fu_3766_p3[42] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd42;
    end else if (p_Result_95_fu_3766_p3[43] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd43;
    end else if (p_Result_95_fu_3766_p3[44] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd44;
    end else if (p_Result_95_fu_3766_p3[45] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd45;
    end else if (p_Result_95_fu_3766_p3[46] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd46;
    end else if (p_Result_95_fu_3766_p3[47] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd47;
    end else if (p_Result_95_fu_3766_p3[48] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd48;
    end else if (p_Result_95_fu_3766_p3[49] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd49;
    end else if (p_Result_95_fu_3766_p3[50] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd50;
    end else if (p_Result_95_fu_3766_p3[51] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd51;
    end else if (p_Result_95_fu_3766_p3[52] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd52;
    end else if (p_Result_95_fu_3766_p3[53] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd53;
    end else if (p_Result_95_fu_3766_p3[54] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd54;
    end else if (p_Result_95_fu_3766_p3[55] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd55;
    end else if (p_Result_95_fu_3766_p3[56] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd56;
    end else if (p_Result_95_fu_3766_p3[57] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd57;
    end else if (p_Result_95_fu_3766_p3[58] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd58;
    end else if (p_Result_95_fu_3766_p3[59] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd59;
    end else if (p_Result_95_fu_3766_p3[60] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd60;
    end else if (p_Result_95_fu_3766_p3[61] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd61;
    end else if (p_Result_95_fu_3766_p3[62] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd62;
    end else if (p_Result_95_fu_3766_p3[63] == 1'b1) begin
        tmp_20_fu_3774_p3 = 64'd63;
    end else begin
        tmp_20_fu_3774_p3 = 64'd64;
    end
end

assign tmp_21_fu_4062_p3 = {{p_Result_79_reg_5338}, {add_ln964_5_fu_4056_p2}};

assign tmp_22_fu_4311_p4 = {{data_V_2_fu_4277_p1[30:23]}};

assign tmp_23_fu_4325_p4 = {{data_V_3_fu_4294_p1[30:23]}};

assign tmp_25_fu_4117_p3 = {{p_Result_85_reg_5348}, {add_ln964_6_fu_4111_p2}};

assign tmp_26_fu_4385_p4 = {{data_V_4_fu_4369_p1[30:23]}};

assign tmp_28_fu_4749_p3 = {{p_Result_90_reg_5683}, {add_ln964_7_fu_4743_p2}};

assign tmp_29_fu_4242_p3 = {{p_Result_94_reg_5581}, {add_ln964_8_fu_4236_p2}};

assign tmp_2_fu_2216_p3 = {{p_Repl2_5_reg_5258}, {add_ln964_fu_2210_p2}};

assign tmp_37_fu_1650_p4 = {{sub_ln1148_fu_1645_p2[198:142]}};

assign tmp_3_fu_2341_p3 = {{p_Result_61_reg_5295}, {add_ln964_1_fu_2335_p2}};

assign tmp_43_fu_1715_p4 = {{sub_ln1148_2_fu_1710_p2[198:142]}};

assign tmp_48_fu_1388_p4 = {{sub_ln1148_4_fu_1383_p2[198:155]}};

assign tmp_49_fu_1402_p4 = {{mul_ln1148_2_reg_5119[198:155]}};


always @ (p_Result_80_fu_3321_p3) begin
    if (p_Result_80_fu_3321_p3[0] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd0;
    end else if (p_Result_80_fu_3321_p3[1] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd1;
    end else if (p_Result_80_fu_3321_p3[2] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd2;
    end else if (p_Result_80_fu_3321_p3[3] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd3;
    end else if (p_Result_80_fu_3321_p3[4] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd4;
    end else if (p_Result_80_fu_3321_p3[5] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd5;
    end else if (p_Result_80_fu_3321_p3[6] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd6;
    end else if (p_Result_80_fu_3321_p3[7] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd7;
    end else if (p_Result_80_fu_3321_p3[8] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd8;
    end else if (p_Result_80_fu_3321_p3[9] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd9;
    end else if (p_Result_80_fu_3321_p3[10] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd10;
    end else if (p_Result_80_fu_3321_p3[11] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd11;
    end else if (p_Result_80_fu_3321_p3[12] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd12;
    end else if (p_Result_80_fu_3321_p3[13] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd13;
    end else if (p_Result_80_fu_3321_p3[14] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd14;
    end else if (p_Result_80_fu_3321_p3[15] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd15;
    end else if (p_Result_80_fu_3321_p3[16] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd16;
    end else if (p_Result_80_fu_3321_p3[17] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd17;
    end else if (p_Result_80_fu_3321_p3[18] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd18;
    end else if (p_Result_80_fu_3321_p3[19] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd19;
    end else if (p_Result_80_fu_3321_p3[20] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd20;
    end else if (p_Result_80_fu_3321_p3[21] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd21;
    end else if (p_Result_80_fu_3321_p3[22] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd22;
    end else if (p_Result_80_fu_3321_p3[23] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd23;
    end else if (p_Result_80_fu_3321_p3[24] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd24;
    end else if (p_Result_80_fu_3321_p3[25] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd25;
    end else if (p_Result_80_fu_3321_p3[26] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd26;
    end else if (p_Result_80_fu_3321_p3[27] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd27;
    end else if (p_Result_80_fu_3321_p3[28] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd28;
    end else if (p_Result_80_fu_3321_p3[29] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd29;
    end else if (p_Result_80_fu_3321_p3[30] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd30;
    end else if (p_Result_80_fu_3321_p3[31] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd31;
    end else if (p_Result_80_fu_3321_p3[32] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd32;
    end else if (p_Result_80_fu_3321_p3[33] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd33;
    end else if (p_Result_80_fu_3321_p3[34] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd34;
    end else if (p_Result_80_fu_3321_p3[35] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd35;
    end else if (p_Result_80_fu_3321_p3[36] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd36;
    end else if (p_Result_80_fu_3321_p3[37] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd37;
    end else if (p_Result_80_fu_3321_p3[38] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd38;
    end else if (p_Result_80_fu_3321_p3[39] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd39;
    end else if (p_Result_80_fu_3321_p3[40] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd40;
    end else if (p_Result_80_fu_3321_p3[41] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd41;
    end else if (p_Result_80_fu_3321_p3[42] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd42;
    end else if (p_Result_80_fu_3321_p3[43] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd43;
    end else if (p_Result_80_fu_3321_p3[44] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd44;
    end else if (p_Result_80_fu_3321_p3[45] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd45;
    end else if (p_Result_80_fu_3321_p3[46] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd46;
    end else if (p_Result_80_fu_3321_p3[47] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd47;
    end else if (p_Result_80_fu_3321_p3[48] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd48;
    end else if (p_Result_80_fu_3321_p3[49] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd49;
    end else if (p_Result_80_fu_3321_p3[50] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd50;
    end else if (p_Result_80_fu_3321_p3[51] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd51;
    end else if (p_Result_80_fu_3321_p3[52] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd52;
    end else if (p_Result_80_fu_3321_p3[53] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd53;
    end else if (p_Result_80_fu_3321_p3[54] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd54;
    end else if (p_Result_80_fu_3321_p3[55] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd55;
    end else if (p_Result_80_fu_3321_p3[56] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd56;
    end else if (p_Result_80_fu_3321_p3[57] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd57;
    end else if (p_Result_80_fu_3321_p3[58] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd58;
    end else if (p_Result_80_fu_3321_p3[59] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd59;
    end else if (p_Result_80_fu_3321_p3[60] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd60;
    end else if (p_Result_80_fu_3321_p3[61] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd61;
    end else if (p_Result_80_fu_3321_p3[62] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd62;
    end else if (p_Result_80_fu_3321_p3[63] == 1'b1) begin
        tmp_4_fu_3329_p3 = 64'd63;
    end else begin
        tmp_4_fu_3329_p3 = 64'd64;
    end
end

assign tmp_51_fu_1537_p3 = {{phase_V_9_reg_5140}, {39'd0}};

assign tmp_52_fu_1510_p3 = {{phase_V_9_reg_5140}, {39'd0}};

assign tmp_54_fu_2549_p4 = {{lsb_index_2_fu_2543_p2[31:1]}};

assign tmp_55_fu_2613_p3 = lsb_index_2_fu_2543_p2[32'd31];

assign tmp_58_fu_2839_p4 = {{lsb_index_3_fu_2833_p2[31:1]}};

assign tmp_59_fu_2903_p3 = lsb_index_3_fu_2833_p2[32'd31];

assign tmp_5_fu_1263_p3 = buffer_idx_fu_1248_p2[32'd5];

assign tmp_62_fu_3194_p4 = {{lsb_index_4_fu_3188_p2[31:1]}};

assign tmp_63_fu_3258_p3 = lsb_index_4_fu_3188_p2[32'd31];

assign tmp_65_fu_3353_p4 = {{lsb_index_5_fu_3347_p2[31:1]}};

assign tmp_66_fu_3416_p3 = lsb_index_5_fu_3347_p2[32'd31];

assign tmp_68_fu_3580_p4 = {{lsb_index_6_fu_3574_p2[31:1]}};

assign tmp_69_fu_3643_p3 = lsb_index_6_fu_3574_p2[32'd31];


always @ (p_Result_71_fu_2807_p3) begin
    if (p_Result_71_fu_2807_p3[0] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd0;
    end else if (p_Result_71_fu_2807_p3[1] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd1;
    end else if (p_Result_71_fu_2807_p3[2] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd2;
    end else if (p_Result_71_fu_2807_p3[3] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd3;
    end else if (p_Result_71_fu_2807_p3[4] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd4;
    end else if (p_Result_71_fu_2807_p3[5] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd5;
    end else if (p_Result_71_fu_2807_p3[6] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd6;
    end else if (p_Result_71_fu_2807_p3[7] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd7;
    end else if (p_Result_71_fu_2807_p3[8] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd8;
    end else if (p_Result_71_fu_2807_p3[9] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd9;
    end else if (p_Result_71_fu_2807_p3[10] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd10;
    end else if (p_Result_71_fu_2807_p3[11] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd11;
    end else if (p_Result_71_fu_2807_p3[12] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd12;
    end else if (p_Result_71_fu_2807_p3[13] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd13;
    end else if (p_Result_71_fu_2807_p3[14] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd14;
    end else if (p_Result_71_fu_2807_p3[15] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd15;
    end else if (p_Result_71_fu_2807_p3[16] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd16;
    end else if (p_Result_71_fu_2807_p3[17] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd17;
    end else if (p_Result_71_fu_2807_p3[18] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd18;
    end else if (p_Result_71_fu_2807_p3[19] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd19;
    end else if (p_Result_71_fu_2807_p3[20] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd20;
    end else if (p_Result_71_fu_2807_p3[21] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd21;
    end else if (p_Result_71_fu_2807_p3[22] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd22;
    end else if (p_Result_71_fu_2807_p3[23] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd23;
    end else if (p_Result_71_fu_2807_p3[24] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd24;
    end else if (p_Result_71_fu_2807_p3[25] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd25;
    end else if (p_Result_71_fu_2807_p3[26] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd26;
    end else if (p_Result_71_fu_2807_p3[27] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd27;
    end else if (p_Result_71_fu_2807_p3[28] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd28;
    end else if (p_Result_71_fu_2807_p3[29] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd29;
    end else if (p_Result_71_fu_2807_p3[30] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd30;
    end else if (p_Result_71_fu_2807_p3[31] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd31;
    end else if (p_Result_71_fu_2807_p3[32] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd32;
    end else if (p_Result_71_fu_2807_p3[33] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd33;
    end else if (p_Result_71_fu_2807_p3[34] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd34;
    end else if (p_Result_71_fu_2807_p3[35] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd35;
    end else if (p_Result_71_fu_2807_p3[36] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd36;
    end else if (p_Result_71_fu_2807_p3[37] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd37;
    end else if (p_Result_71_fu_2807_p3[38] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd38;
    end else if (p_Result_71_fu_2807_p3[39] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd39;
    end else if (p_Result_71_fu_2807_p3[40] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd40;
    end else if (p_Result_71_fu_2807_p3[41] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd41;
    end else if (p_Result_71_fu_2807_p3[42] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd42;
    end else if (p_Result_71_fu_2807_p3[43] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd43;
    end else if (p_Result_71_fu_2807_p3[44] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd44;
    end else if (p_Result_71_fu_2807_p3[45] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd45;
    end else if (p_Result_71_fu_2807_p3[46] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd46;
    end else if (p_Result_71_fu_2807_p3[47] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd47;
    end else if (p_Result_71_fu_2807_p3[48] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd48;
    end else if (p_Result_71_fu_2807_p3[49] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd49;
    end else if (p_Result_71_fu_2807_p3[50] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd50;
    end else if (p_Result_71_fu_2807_p3[51] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd51;
    end else if (p_Result_71_fu_2807_p3[52] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd52;
    end else if (p_Result_71_fu_2807_p3[53] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd53;
    end else if (p_Result_71_fu_2807_p3[54] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd54;
    end else if (p_Result_71_fu_2807_p3[55] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd55;
    end else if (p_Result_71_fu_2807_p3[56] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd56;
    end else if (p_Result_71_fu_2807_p3[57] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd57;
    end else if (p_Result_71_fu_2807_p3[58] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd58;
    end else if (p_Result_71_fu_2807_p3[59] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd59;
    end else if (p_Result_71_fu_2807_p3[60] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd60;
    end else if (p_Result_71_fu_2807_p3[61] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd61;
    end else if (p_Result_71_fu_2807_p3[62] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd62;
    end else if (p_Result_71_fu_2807_p3[63] == 1'b1) begin
        tmp_6_fu_2815_p3 = 64'd63;
    end else begin
        tmp_6_fu_2815_p3 = 64'd64;
    end
end

assign tmp_72_fu_4542_p4 = {{lsb_index_7_fu_4536_p2[31:1]}};

assign tmp_73_fu_4606_p3 = lsb_index_7_fu_4536_p2[32'd31];

assign tmp_76_fu_3798_p4 = {{lsb_index_8_fu_3792_p2[31:1]}};

assign tmp_77_fu_3862_p3 = lsb_index_8_fu_3792_p2[32'd31];

assign tmp_7_fu_2758_p3 = {{p_Result_65_reg_5419}, {add_ln964_2_fu_2752_p2}};

assign tmp_8_fu_1811_p4 = {{lsb_index_fu_1805_p2[31:1]}};


always @ (p_Result_76_fu_3162_p3) begin
    if (p_Result_76_fu_3162_p3[0] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd0;
    end else if (p_Result_76_fu_3162_p3[1] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd1;
    end else if (p_Result_76_fu_3162_p3[2] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd2;
    end else if (p_Result_76_fu_3162_p3[3] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd3;
    end else if (p_Result_76_fu_3162_p3[4] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd4;
    end else if (p_Result_76_fu_3162_p3[5] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd5;
    end else if (p_Result_76_fu_3162_p3[6] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd6;
    end else if (p_Result_76_fu_3162_p3[7] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd7;
    end else if (p_Result_76_fu_3162_p3[8] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd8;
    end else if (p_Result_76_fu_3162_p3[9] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd9;
    end else if (p_Result_76_fu_3162_p3[10] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd10;
    end else if (p_Result_76_fu_3162_p3[11] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd11;
    end else if (p_Result_76_fu_3162_p3[12] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd12;
    end else if (p_Result_76_fu_3162_p3[13] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd13;
    end else if (p_Result_76_fu_3162_p3[14] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd14;
    end else if (p_Result_76_fu_3162_p3[15] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd15;
    end else if (p_Result_76_fu_3162_p3[16] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd16;
    end else if (p_Result_76_fu_3162_p3[17] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd17;
    end else if (p_Result_76_fu_3162_p3[18] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd18;
    end else if (p_Result_76_fu_3162_p3[19] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd19;
    end else if (p_Result_76_fu_3162_p3[20] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd20;
    end else if (p_Result_76_fu_3162_p3[21] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd21;
    end else if (p_Result_76_fu_3162_p3[22] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd22;
    end else if (p_Result_76_fu_3162_p3[23] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd23;
    end else if (p_Result_76_fu_3162_p3[24] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd24;
    end else if (p_Result_76_fu_3162_p3[25] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd25;
    end else if (p_Result_76_fu_3162_p3[26] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd26;
    end else if (p_Result_76_fu_3162_p3[27] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd27;
    end else if (p_Result_76_fu_3162_p3[28] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd28;
    end else if (p_Result_76_fu_3162_p3[29] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd29;
    end else if (p_Result_76_fu_3162_p3[30] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd30;
    end else if (p_Result_76_fu_3162_p3[31] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd31;
    end else if (p_Result_76_fu_3162_p3[32] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd32;
    end else if (p_Result_76_fu_3162_p3[33] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd33;
    end else if (p_Result_76_fu_3162_p3[34] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd34;
    end else if (p_Result_76_fu_3162_p3[35] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd35;
    end else if (p_Result_76_fu_3162_p3[36] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd36;
    end else if (p_Result_76_fu_3162_p3[37] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd37;
    end else if (p_Result_76_fu_3162_p3[38] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd38;
    end else if (p_Result_76_fu_3162_p3[39] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd39;
    end else if (p_Result_76_fu_3162_p3[40] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd40;
    end else if (p_Result_76_fu_3162_p3[41] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd41;
    end else if (p_Result_76_fu_3162_p3[42] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd42;
    end else if (p_Result_76_fu_3162_p3[43] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd43;
    end else if (p_Result_76_fu_3162_p3[44] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd44;
    end else if (p_Result_76_fu_3162_p3[45] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd45;
    end else if (p_Result_76_fu_3162_p3[46] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd46;
    end else if (p_Result_76_fu_3162_p3[47] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd47;
    end else if (p_Result_76_fu_3162_p3[48] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd48;
    end else if (p_Result_76_fu_3162_p3[49] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd49;
    end else if (p_Result_76_fu_3162_p3[50] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd50;
    end else if (p_Result_76_fu_3162_p3[51] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd51;
    end else if (p_Result_76_fu_3162_p3[52] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd52;
    end else if (p_Result_76_fu_3162_p3[53] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd53;
    end else if (p_Result_76_fu_3162_p3[54] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd54;
    end else if (p_Result_76_fu_3162_p3[55] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd55;
    end else if (p_Result_76_fu_3162_p3[56] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd56;
    end else if (p_Result_76_fu_3162_p3[57] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd57;
    end else if (p_Result_76_fu_3162_p3[58] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd58;
    end else if (p_Result_76_fu_3162_p3[59] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd59;
    end else if (p_Result_76_fu_3162_p3[60] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd60;
    end else if (p_Result_76_fu_3162_p3[61] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd61;
    end else if (p_Result_76_fu_3162_p3[62] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd62;
    end else if (p_Result_76_fu_3162_p3[63] == 1'b1) begin
        tmp_9_fu_3170_p3 = 64'd63;
    end else begin
        tmp_9_fu_3170_p3 = 64'd64;
    end
end

assign tmp_V_12_fu_4489_p2 = (60'd0 - amplitude_V_4_reg_5676);

assign tmp_V_16_fu_1941_p3 = ((grp_fu_1101_p3[0:0] == 1'b1) ? tmp_V_2_fu_1935_p2 : mean_amplitudes_V_q1);

assign tmp_V_20_fu_2416_p3 = ((p_Result_79_fu_2382_p3[0:0] == 1'b1) ? sub_i_i705_fu_2390_p2 : ref_phase_m_pi_fu_2115_p2);

assign tmp_V_21_fu_2424_p3 = ((p_Result_85_fu_2402_p3[0:0] == 1'b1) ? sub_i_i299_fu_2410_p2 : ref_phase_p_pi_fu_2109_p2);

assign tmp_V_22_fu_4494_p3 = ((p_Result_90_reg_5683[0:0] == 1'b1) ? tmp_V_12_fu_4489_p2 : amplitude_V_4_reg_5676);

assign tmp_V_2_fu_1935_p2 = (60'd0 - mean_amplitudes_V_q1);

assign tmp_V_fu_1755_p2 = (60'd0 - mean_phases_V_q1);


always @ (t_9_fu_1779_p3) begin
    if (t_9_fu_1779_p3[0] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd0;
    end else if (t_9_fu_1779_p3[1] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd1;
    end else if (t_9_fu_1779_p3[2] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd2;
    end else if (t_9_fu_1779_p3[3] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd3;
    end else if (t_9_fu_1779_p3[4] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd4;
    end else if (t_9_fu_1779_p3[5] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd5;
    end else if (t_9_fu_1779_p3[6] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd6;
    end else if (t_9_fu_1779_p3[7] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd7;
    end else if (t_9_fu_1779_p3[8] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd8;
    end else if (t_9_fu_1779_p3[9] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd9;
    end else if (t_9_fu_1779_p3[10] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd10;
    end else if (t_9_fu_1779_p3[11] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd11;
    end else if (t_9_fu_1779_p3[12] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd12;
    end else if (t_9_fu_1779_p3[13] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd13;
    end else if (t_9_fu_1779_p3[14] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd14;
    end else if (t_9_fu_1779_p3[15] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd15;
    end else if (t_9_fu_1779_p3[16] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd16;
    end else if (t_9_fu_1779_p3[17] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd17;
    end else if (t_9_fu_1779_p3[18] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd18;
    end else if (t_9_fu_1779_p3[19] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd19;
    end else if (t_9_fu_1779_p3[20] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd20;
    end else if (t_9_fu_1779_p3[21] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd21;
    end else if (t_9_fu_1779_p3[22] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd22;
    end else if (t_9_fu_1779_p3[23] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd23;
    end else if (t_9_fu_1779_p3[24] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd24;
    end else if (t_9_fu_1779_p3[25] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd25;
    end else if (t_9_fu_1779_p3[26] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd26;
    end else if (t_9_fu_1779_p3[27] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd27;
    end else if (t_9_fu_1779_p3[28] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd28;
    end else if (t_9_fu_1779_p3[29] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd29;
    end else if (t_9_fu_1779_p3[30] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd30;
    end else if (t_9_fu_1779_p3[31] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd31;
    end else if (t_9_fu_1779_p3[32] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd32;
    end else if (t_9_fu_1779_p3[33] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd33;
    end else if (t_9_fu_1779_p3[34] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd34;
    end else if (t_9_fu_1779_p3[35] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd35;
    end else if (t_9_fu_1779_p3[36] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd36;
    end else if (t_9_fu_1779_p3[37] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd37;
    end else if (t_9_fu_1779_p3[38] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd38;
    end else if (t_9_fu_1779_p3[39] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd39;
    end else if (t_9_fu_1779_p3[40] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd40;
    end else if (t_9_fu_1779_p3[41] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd41;
    end else if (t_9_fu_1779_p3[42] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd42;
    end else if (t_9_fu_1779_p3[43] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd43;
    end else if (t_9_fu_1779_p3[44] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd44;
    end else if (t_9_fu_1779_p3[45] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd45;
    end else if (t_9_fu_1779_p3[46] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd46;
    end else if (t_9_fu_1779_p3[47] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd47;
    end else if (t_9_fu_1779_p3[48] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd48;
    end else if (t_9_fu_1779_p3[49] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd49;
    end else if (t_9_fu_1779_p3[50] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd50;
    end else if (t_9_fu_1779_p3[51] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd51;
    end else if (t_9_fu_1779_p3[52] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd52;
    end else if (t_9_fu_1779_p3[53] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd53;
    end else if (t_9_fu_1779_p3[54] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd54;
    end else if (t_9_fu_1779_p3[55] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd55;
    end else if (t_9_fu_1779_p3[56] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd56;
    end else if (t_9_fu_1779_p3[57] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd57;
    end else if (t_9_fu_1779_p3[58] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd58;
    end else if (t_9_fu_1779_p3[59] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd59;
    end else if (t_9_fu_1779_p3[60] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd60;
    end else if (t_9_fu_1779_p3[61] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd61;
    end else if (t_9_fu_1779_p3[62] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd62;
    end else if (t_9_fu_1779_p3[63] == 1'b1) begin
        tmp_fu_1787_p3 = 64'd63;
    end else begin
        tmp_fu_1787_p3 = 64'd64;
    end
end


always @ (p_Result_62_fu_1959_p3) begin
    if (p_Result_62_fu_1959_p3[0] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd0;
    end else if (p_Result_62_fu_1959_p3[1] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd1;
    end else if (p_Result_62_fu_1959_p3[2] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd2;
    end else if (p_Result_62_fu_1959_p3[3] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd3;
    end else if (p_Result_62_fu_1959_p3[4] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd4;
    end else if (p_Result_62_fu_1959_p3[5] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd5;
    end else if (p_Result_62_fu_1959_p3[6] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd6;
    end else if (p_Result_62_fu_1959_p3[7] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd7;
    end else if (p_Result_62_fu_1959_p3[8] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd8;
    end else if (p_Result_62_fu_1959_p3[9] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd9;
    end else if (p_Result_62_fu_1959_p3[10] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd10;
    end else if (p_Result_62_fu_1959_p3[11] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd11;
    end else if (p_Result_62_fu_1959_p3[12] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd12;
    end else if (p_Result_62_fu_1959_p3[13] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd13;
    end else if (p_Result_62_fu_1959_p3[14] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd14;
    end else if (p_Result_62_fu_1959_p3[15] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd15;
    end else if (p_Result_62_fu_1959_p3[16] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd16;
    end else if (p_Result_62_fu_1959_p3[17] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd17;
    end else if (p_Result_62_fu_1959_p3[18] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd18;
    end else if (p_Result_62_fu_1959_p3[19] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd19;
    end else if (p_Result_62_fu_1959_p3[20] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd20;
    end else if (p_Result_62_fu_1959_p3[21] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd21;
    end else if (p_Result_62_fu_1959_p3[22] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd22;
    end else if (p_Result_62_fu_1959_p3[23] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd23;
    end else if (p_Result_62_fu_1959_p3[24] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd24;
    end else if (p_Result_62_fu_1959_p3[25] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd25;
    end else if (p_Result_62_fu_1959_p3[26] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd26;
    end else if (p_Result_62_fu_1959_p3[27] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd27;
    end else if (p_Result_62_fu_1959_p3[28] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd28;
    end else if (p_Result_62_fu_1959_p3[29] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd29;
    end else if (p_Result_62_fu_1959_p3[30] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd30;
    end else if (p_Result_62_fu_1959_p3[31] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd31;
    end else if (p_Result_62_fu_1959_p3[32] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd32;
    end else if (p_Result_62_fu_1959_p3[33] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd33;
    end else if (p_Result_62_fu_1959_p3[34] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd34;
    end else if (p_Result_62_fu_1959_p3[35] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd35;
    end else if (p_Result_62_fu_1959_p3[36] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd36;
    end else if (p_Result_62_fu_1959_p3[37] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd37;
    end else if (p_Result_62_fu_1959_p3[38] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd38;
    end else if (p_Result_62_fu_1959_p3[39] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd39;
    end else if (p_Result_62_fu_1959_p3[40] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd40;
    end else if (p_Result_62_fu_1959_p3[41] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd41;
    end else if (p_Result_62_fu_1959_p3[42] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd42;
    end else if (p_Result_62_fu_1959_p3[43] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd43;
    end else if (p_Result_62_fu_1959_p3[44] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd44;
    end else if (p_Result_62_fu_1959_p3[45] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd45;
    end else if (p_Result_62_fu_1959_p3[46] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd46;
    end else if (p_Result_62_fu_1959_p3[47] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd47;
    end else if (p_Result_62_fu_1959_p3[48] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd48;
    end else if (p_Result_62_fu_1959_p3[49] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd49;
    end else if (p_Result_62_fu_1959_p3[50] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd50;
    end else if (p_Result_62_fu_1959_p3[51] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd51;
    end else if (p_Result_62_fu_1959_p3[52] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd52;
    end else if (p_Result_62_fu_1959_p3[53] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd53;
    end else if (p_Result_62_fu_1959_p3[54] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd54;
    end else if (p_Result_62_fu_1959_p3[55] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd55;
    end else if (p_Result_62_fu_1959_p3[56] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd56;
    end else if (p_Result_62_fu_1959_p3[57] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd57;
    end else if (p_Result_62_fu_1959_p3[58] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd58;
    end else if (p_Result_62_fu_1959_p3[59] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd59;
    end else if (p_Result_62_fu_1959_p3[60] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd60;
    end else if (p_Result_62_fu_1959_p3[61] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd61;
    end else if (p_Result_62_fu_1959_p3[62] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd62;
    end else if (p_Result_62_fu_1959_p3[63] == 1'b1) begin
        tmp_s_fu_1967_p3 = 64'd63;
    end else begin
        tmp_s_fu_1967_p3 = 64'd64;
    end
end

assign tobool_i_i295_fu_2396_p2 = ((ref_phase_p_pi_fu_2109_p2 == 60'd0) ? 1'b1 : 1'b0);

assign tobool_i_i701_fu_2376_p2 = ((ref_phase_m_pi_fu_2115_p2 == 60'd0) ? 1'b1 : 1'b0);

assign trunc_ln22_2_fu_1253_p1 = buffer_idx_fu_1248_p2[3:0];

assign trunc_ln22_fu_1228_p1 = sine_data_sliding_window_back_ptr_s[3:0];

assign trunc_ln329_cast_fu_1583_p1 = ap_phi_mux_i_5_phi_fu_1002_p4;

assign trunc_ln375_1_fu_3126_p1 = data_V_1_fu_3099_p1[22:0];

assign trunc_ln375_fu_3084_p1 = data_V_reg_5450[22:0];

assign trunc_ln385_1_fu_4335_p1 = data_V_3_fu_4294_p1[22:0];

assign trunc_ln385_fu_4321_p1 = data_V_2_fu_4277_p1[22:0];

assign trunc_ln390_fu_4395_p1 = data_V_4_fu_4369_p1[22:0];

assign trunc_ln943_1_fu_2105_p1 = tmp_s_fu_1967_p3[7:0];

assign trunc_ln943_2_fu_2663_p1 = tmp_1_fu_2525_p3[7:0];

assign trunc_ln943_3_fu_2953_p1 = tmp_6_fu_2815_p3[7:0];

assign trunc_ln943_4_fu_3308_p1 = tmp_9_fu_3170_p3[7:0];

assign trunc_ln943_5_fu_3535_p1 = tmp_4_fu_3329_p3[7:0];

assign trunc_ln943_6_fu_3762_p1 = tmp_14_fu_3556_p3[7:0];

assign trunc_ln943_7_fu_4656_p1 = tmp_19_fu_4518_p3[7:0];

assign trunc_ln943_8_fu_3912_p1 = tmp_20_fu_3774_p3[7:0];

assign trunc_ln943_fu_1925_p1 = tmp_fu_1787_p3[7:0];

assign trunc_ln947_1_fu_2007_p1 = sub_ln944_1_fu_1979_p2[5:0];

assign trunc_ln947_2_fu_2565_p1 = sub_ln944_2_fu_2537_p2[5:0];

assign trunc_ln947_3_fu_2855_p1 = sub_ln944_3_fu_2827_p2[5:0];

assign trunc_ln947_4_fu_3210_p1 = sub_ln944_4_fu_3182_p2[5:0];

assign trunc_ln947_5_fu_3369_p1 = sub_ln944_5_fu_3341_p2[5:0];

assign trunc_ln947_6_fu_3596_p1 = sub_ln944_6_fu_3568_p2[5:0];

assign trunc_ln947_7_fu_4558_p1 = sub_ln944_7_fu_4530_p2[5:0];

assign trunc_ln947_8_fu_3814_p1 = sub_ln944_8_fu_3786_p2[5:0];

assign trunc_ln947_fu_1827_p1 = sub_ln944_fu_1799_p2[5:0];

assign xor_ln349_fu_2454_p2 = (icmp_ln349_fu_2448_p2 ^ 1'd1);

assign xor_ln385_fu_4455_p2 = (1'd1 ^ and_ln385_1_fu_4420_p2);

assign xor_ln949_1_fu_2063_p2 = (tmp_15_fu_2055_p3 ^ 1'd1);

assign xor_ln949_2_fu_2621_p2 = (tmp_55_fu_2613_p3 ^ 1'd1);

assign xor_ln949_3_fu_2911_p2 = (tmp_59_fu_2903_p3 ^ 1'd1);

assign xor_ln949_4_fu_3266_p2 = (tmp_63_fu_3258_p3 ^ 1'd1);

assign xor_ln949_5_fu_3424_p2 = (tmp_66_fu_3416_p3 ^ 1'd1);

assign xor_ln949_6_fu_3651_p2 = (tmp_69_fu_3643_p3 ^ 1'd1);

assign xor_ln949_7_fu_4614_p2 = (tmp_73_fu_4606_p3 ^ 1'd1);

assign xor_ln949_8_fu_3870_p2 = (tmp_77_fu_3862_p3 ^ 1'd1);

assign xor_ln949_fu_1883_p2 = (tmp_10_fu_1875_p3 ^ 1'd1);

assign zext_ln293_fu_1238_p1 = i_4_reg_963;

assign zext_ln298_fu_1312_p1 = j_reg_974;

assign zext_ln329_fu_1698_p1 = i_5_reg_998_pp1_iter2_reg;

assign zext_ln338_fu_1749_p1 = max_amplitude_index_reg_1010;

assign zext_ln34_fu_1292_p1 = buffer_idx_6_fu_1285_p3;

assign zext_ln355_fu_2468_p1 = idx_fu_2460_p3;

assign zext_ln368_1_fu_3107_p1 = p_Result_74_fu_3103_p1;

assign zext_ln368_2_fu_4285_p1 = p_Result_83_fu_4281_p1;

assign zext_ln368_3_fu_4301_p1 = p_Result_84_fu_4297_p1;

assign zext_ln368_4_fu_4376_p1 = p_Result_89_fu_4372_p1;

assign zext_ln368_fu_2793_p1 = p_Result_69_fu_2789_p1;

assign zext_ln415_fu_1465_p1 = tmp_50_reg_5135;

assign zext_ln703_fu_1333_p1 = shl_ln_fu_1325_p3;

assign zext_ln947_1_fu_2017_p1 = sub_ln947_1_fu_2011_p2;

assign zext_ln947_2_fu_2575_p1 = sub_ln947_2_fu_2569_p2;

assign zext_ln947_3_fu_2865_p1 = sub_ln947_3_fu_2859_p2;

assign zext_ln947_4_fu_3220_p1 = sub_ln947_4_fu_3214_p2;

assign zext_ln947_5_fu_3379_p1 = sub_ln947_5_fu_3373_p2;

assign zext_ln947_6_fu_3606_p1 = sub_ln947_6_fu_3600_p2;

assign zext_ln947_7_fu_4568_p1 = sub_ln947_7_fu_4562_p2;

assign zext_ln947_8_fu_3824_p1 = sub_ln947_8_fu_3818_p2;

assign zext_ln947_fu_1837_p1 = sub_ln947_fu_1831_p2;

assign zext_ln949_1_fu_2027_p1 = lsb_index_1_fu_1985_p2;

assign zext_ln949_2_fu_2585_p1 = lsb_index_2_fu_2543_p2;

assign zext_ln949_3_fu_2875_p1 = lsb_index_3_fu_2833_p2;

assign zext_ln949_4_fu_3230_p1 = lsb_index_4_fu_3188_p2;

assign zext_ln949_5_fu_3389_p1 = lsb_index_5_fu_3347_p2;

assign zext_ln949_6_fu_3616_p1 = lsb_index_6_fu_3574_p2;

assign zext_ln949_7_fu_4578_p1 = lsb_index_7_fu_4536_p2;

assign zext_ln949_8_fu_3834_p1 = lsb_index_8_fu_3792_p2;

assign zext_ln949_fu_1847_p1 = lsb_index_fu_1805_p2;

assign zext_ln951_10_fu_4041_p1 = m_9_reg_5551;

assign zext_ln951_11_fu_3730_p1 = m_42_fu_3722_p3;

assign zext_ln951_12_fu_4096_p1 = m_10_reg_5566;

assign zext_ln951_13_fu_4695_p1 = m_45_fu_4688_p3;

assign zext_ln951_14_fu_4718_p1 = m_11_fu_4708_p4;

assign zext_ln951_15_fu_4188_p1 = m_48_fu_4181_p3;

assign zext_ln951_16_fu_4211_p1 = m_13_fu_4201_p4;

assign zext_ln951_1_fu_2287_p1 = m_8_fu_2280_p3;

assign zext_ln951_2_fu_2310_p1 = m_s_fu_2300_p4;

assign zext_ln951_3_fu_2704_p1 = m_20_fu_2697_p3;

assign zext_ln951_4_fu_2727_p1 = m_2_fu_2717_p4;

assign zext_ln951_5_fu_2994_p1 = m_29_fu_2987_p3;

assign zext_ln951_6_fu_3017_p1 = m_6_fu_3007_p4;

assign zext_ln951_7_fu_3953_p1 = m_35_fu_3946_p3;

assign zext_ln951_8_fu_3976_p1 = m_7_fu_3966_p4;

assign zext_ln951_9_fu_3503_p1 = m_38_fu_3495_p3;

assign zext_ln951_fu_2162_p1 = m_fu_2155_p3;

assign zext_ln954_1_fu_2271_p1 = add_ln954_1_fu_2266_p2;

assign zext_ln954_2_fu_2687_p1 = add_ln954_2_fu_2682_p2;

assign zext_ln954_3_fu_2977_p1 = add_ln954_3_fu_2972_p2;

assign zext_ln954_4_fu_3936_p1 = add_ln954_4_fu_3931_p2;

assign zext_ln954_5_fu_3478_p1 = add_ln954_5_fu_3472_p2;

assign zext_ln954_6_fu_3705_p1 = add_ln954_6_fu_3699_p2;

assign zext_ln954_7_fu_4679_p1 = add_ln954_7_fu_4674_p2;

assign zext_ln954_8_fu_4171_p1 = add_ln954_8_fu_4166_p2;

assign zext_ln954_fu_2146_p1 = add_ln954_fu_2141_p2;

assign zext_ln955_1_fu_2257_p1 = sub_ln955_1_fu_2252_p2;

assign zext_ln955_2_fu_2672_p1 = sub_ln955_2_fu_2667_p2;

assign zext_ln955_3_fu_2962_p1 = sub_ln955_3_fu_2957_p2;

assign zext_ln955_4_fu_3921_p1 = sub_ln955_4_fu_3916_p2;

assign zext_ln955_5_fu_3455_p1 = sub_ln955_5_fu_3449_p2;

assign zext_ln955_6_fu_3682_p1 = sub_ln955_6_fu_3676_p2;

assign zext_ln955_7_fu_4665_p1 = sub_ln955_7_fu_4660_p2;

assign zext_ln955_8_fu_4156_p1 = sub_ln955_8_fu_4151_p2;

assign zext_ln955_fu_2132_p1 = sub_ln955_fu_2127_p2;

assign zext_ln961_1_fu_2291_p1 = select_ln954_2_reg_5317;

assign zext_ln961_2_fu_2708_p1 = select_ln954_4_reg_5435;

assign zext_ln961_3_fu_2998_p1 = select_ln954_6_reg_5482;

assign zext_ln961_4_fu_3957_p1 = select_ln954_8_reg_5541;

assign zext_ln961_5_fu_3507_p1 = select_ln954_10_fu_3487_p3;

assign zext_ln961_6_fu_3734_p1 = select_ln954_12_fu_3714_p3;

assign zext_ln961_7_fu_4699_p1 = select_ln954_14_reg_5711;

assign zext_ln961_8_fu_4192_p1 = select_ln954_16_reg_5597;

assign zext_ln961_fu_2166_p1 = select_ln954_reg_5280;

assign zext_ln968_fu_2185_p1 = p_Val2_s_fu_2175_p4;

always @ (posedge ap_clk) begin
    zext_ln34_reg_4931[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln298_reg_5084[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    start_val_offset_reg_5108[38:0] <= 39'b000000000000000000000000000000000000000;
    zext_ln338_reg_5242[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln355_reg_5379[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln365_reg_5400[38:0] <= 39'b000000000000000000000000000000000000000;
    bitcast_ln351_reg_5456[31] <= 1'b0;
end

endmodule //SimpleSineReconstruction_reconstructSines
