# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8547 \
    name bucket_sizes_3415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3415 \
    op interface \
    ports { bucket_sizes_3415 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8548 \
    name bucket_sizes_3414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3414 \
    op interface \
    ports { bucket_sizes_3414 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8549 \
    name bucket_sizes_3413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3413 \
    op interface \
    ports { bucket_sizes_3413 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8550 \
    name bucket_sizes_3412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3412 \
    op interface \
    ports { bucket_sizes_3412 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8551 \
    name bucket_sizes_3411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3411 \
    op interface \
    ports { bucket_sizes_3411 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8552 \
    name bucket_sizes_3410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3410 \
    op interface \
    ports { bucket_sizes_3410 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8553 \
    name bucket_sizes_3409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3409 \
    op interface \
    ports { bucket_sizes_3409 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8554 \
    name bucket_sizes_3408 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3408 \
    op interface \
    ports { bucket_sizes_3408 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8555 \
    name bucket_sizes_3407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3407 \
    op interface \
    ports { bucket_sizes_3407 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8556 \
    name bucket_sizes_3406 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3406 \
    op interface \
    ports { bucket_sizes_3406 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8557 \
    name bucket_sizes_3405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3405 \
    op interface \
    ports { bucket_sizes_3405 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8558 \
    name bucket_sizes_3404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3404 \
    op interface \
    ports { bucket_sizes_3404 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8559 \
    name bucket_sizes_3403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3403 \
    op interface \
    ports { bucket_sizes_3403 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8560 \
    name bucket_sizes_3402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3402 \
    op interface \
    ports { bucket_sizes_3402 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8561 \
    name bucket_sizes_3401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3401 \
    op interface \
    ports { bucket_sizes_3401 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8562 \
    name bucket_sizes_3400 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3400 \
    op interface \
    ports { bucket_sizes_3400 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8563 \
    name bucket_pointer_1510 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1510 \
    op interface \
    ports { bucket_pointer_1510 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8564 \
    name bucket_pointer_1509 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1509 \
    op interface \
    ports { bucket_pointer_1509 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8565 \
    name bucket_pointer_1508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1508 \
    op interface \
    ports { bucket_pointer_1508 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8566 \
    name bucket_pointer_1507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1507 \
    op interface \
    ports { bucket_pointer_1507 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8567 \
    name bucket_pointer_1506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1506 \
    op interface \
    ports { bucket_pointer_1506 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8568 \
    name bucket_pointer_1505 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1505 \
    op interface \
    ports { bucket_pointer_1505 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8569 \
    name bucket_pointer_1504 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1504 \
    op interface \
    ports { bucket_pointer_1504 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8570 \
    name bucket_pointer_1503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1503 \
    op interface \
    ports { bucket_pointer_1503 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8571 \
    name bucket_pointer_1502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1502 \
    op interface \
    ports { bucket_pointer_1502 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8572 \
    name bucket_pointer_1501 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1501 \
    op interface \
    ports { bucket_pointer_1501 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8573 \
    name bucket_pointer_1500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1500 \
    op interface \
    ports { bucket_pointer_1500 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8574 \
    name bucket_pointer_1499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1499 \
    op interface \
    ports { bucket_pointer_1499 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8575 \
    name bucket_pointer_1498 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1498 \
    op interface \
    ports { bucket_pointer_1498 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8576 \
    name bucket_pointer_1497 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1497 \
    op interface \
    ports { bucket_pointer_1497 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8577 \
    name bucket_pointer_1496 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1496 \
    op interface \
    ports { bucket_pointer_1496 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8578 \
    name bucket_pointer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer \
    op interface \
    ports { bucket_pointer { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8579 \
    name bucket_sizes_3431_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3431_out \
    op interface \
    ports { bucket_sizes_3431_out { O 32 vector } bucket_sizes_3431_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8580 \
    name bucket_sizes_3430_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3430_out \
    op interface \
    ports { bucket_sizes_3430_out { O 32 vector } bucket_sizes_3430_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8581 \
    name bucket_sizes_3429_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3429_out \
    op interface \
    ports { bucket_sizes_3429_out { O 32 vector } bucket_sizes_3429_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8582 \
    name bucket_sizes_3428_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3428_out \
    op interface \
    ports { bucket_sizes_3428_out { O 32 vector } bucket_sizes_3428_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8583 \
    name bucket_sizes_3427_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3427_out \
    op interface \
    ports { bucket_sizes_3427_out { O 32 vector } bucket_sizes_3427_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8584 \
    name bucket_sizes_3426_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3426_out \
    op interface \
    ports { bucket_sizes_3426_out { O 32 vector } bucket_sizes_3426_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8585 \
    name bucket_sizes_3425_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3425_out \
    op interface \
    ports { bucket_sizes_3425_out { O 32 vector } bucket_sizes_3425_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8586 \
    name bucket_sizes_3424_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3424_out \
    op interface \
    ports { bucket_sizes_3424_out { O 32 vector } bucket_sizes_3424_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8587 \
    name bucket_sizes_3423_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3423_out \
    op interface \
    ports { bucket_sizes_3423_out { O 32 vector } bucket_sizes_3423_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8588 \
    name bucket_sizes_3422_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3422_out \
    op interface \
    ports { bucket_sizes_3422_out { O 32 vector } bucket_sizes_3422_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8589 \
    name bucket_sizes_3421_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3421_out \
    op interface \
    ports { bucket_sizes_3421_out { O 32 vector } bucket_sizes_3421_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8590 \
    name bucket_sizes_3420_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3420_out \
    op interface \
    ports { bucket_sizes_3420_out { O 32 vector } bucket_sizes_3420_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8591 \
    name bucket_sizes_3419_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3419_out \
    op interface \
    ports { bucket_sizes_3419_out { O 32 vector } bucket_sizes_3419_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8592 \
    name bucket_sizes_3418_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3418_out \
    op interface \
    ports { bucket_sizes_3418_out { O 32 vector } bucket_sizes_3418_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8593 \
    name bucket_sizes_3417_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3417_out \
    op interface \
    ports { bucket_sizes_3417_out { O 32 vector } bucket_sizes_3417_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8594 \
    name bucket_sizes_3416_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_3416_out \
    op interface \
    ports { bucket_sizes_3416_out { O 32 vector } bucket_sizes_3416_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8595 \
    name bucket_pointer_1526_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1526_out \
    op interface \
    ports { bucket_pointer_1526_out { O 32 vector } bucket_pointer_1526_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8596 \
    name bucket_pointer_1525_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1525_out \
    op interface \
    ports { bucket_pointer_1525_out { O 32 vector } bucket_pointer_1525_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8597 \
    name bucket_pointer_1524_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1524_out \
    op interface \
    ports { bucket_pointer_1524_out { O 32 vector } bucket_pointer_1524_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8598 \
    name bucket_pointer_1523_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1523_out \
    op interface \
    ports { bucket_pointer_1523_out { O 32 vector } bucket_pointer_1523_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8599 \
    name bucket_pointer_1522_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1522_out \
    op interface \
    ports { bucket_pointer_1522_out { O 32 vector } bucket_pointer_1522_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8600 \
    name bucket_pointer_1521_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1521_out \
    op interface \
    ports { bucket_pointer_1521_out { O 32 vector } bucket_pointer_1521_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8601 \
    name bucket_pointer_1520_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1520_out \
    op interface \
    ports { bucket_pointer_1520_out { O 32 vector } bucket_pointer_1520_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8602 \
    name bucket_pointer_1519_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1519_out \
    op interface \
    ports { bucket_pointer_1519_out { O 32 vector } bucket_pointer_1519_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8603 \
    name bucket_pointer_1518_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1518_out \
    op interface \
    ports { bucket_pointer_1518_out { O 32 vector } bucket_pointer_1518_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8604 \
    name bucket_pointer_1517_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1517_out \
    op interface \
    ports { bucket_pointer_1517_out { O 32 vector } bucket_pointer_1517_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8605 \
    name bucket_pointer_1516_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1516_out \
    op interface \
    ports { bucket_pointer_1516_out { O 32 vector } bucket_pointer_1516_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8606 \
    name bucket_pointer_1515_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1515_out \
    op interface \
    ports { bucket_pointer_1515_out { O 32 vector } bucket_pointer_1515_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8607 \
    name bucket_pointer_1514_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1514_out \
    op interface \
    ports { bucket_pointer_1514_out { O 32 vector } bucket_pointer_1514_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8608 \
    name bucket_pointer_1513_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1513_out \
    op interface \
    ports { bucket_pointer_1513_out { O 32 vector } bucket_pointer_1513_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8609 \
    name bucket_pointer_1512_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1512_out \
    op interface \
    ports { bucket_pointer_1512_out { O 32 vector } bucket_pointer_1512_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8610 \
    name bucket_pointer_1511_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_1511_out \
    op interface \
    ports { bucket_pointer_1511_out { O 32 vector } bucket_pointer_1511_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multi_radix_hex_loser_flow_control_loop_pipe_sequential_init_U
set CompName multi_radix_hex_loser_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multi_radix_hex_loser_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


