Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav --prj U:/private/calculater/calculater.sim/sim_1/behav/fsm_tb.prj work.fsm_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/calculater/calculater.srcs/sources_1/new/singleClkSigGen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/calculater/calculater.srcs/sources_1/new/shiftInputReg.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/calculater/calculater.srcs/sources_1/new/fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/calculater/calculater.srcs/sim_1/new/fsm_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.singleClkSigGen
Compiling module work.fsm
Compiling module work.shiftInputReg
Compiling module work.fsm_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fsm_tb_behav
