// Seed: 3343602980
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output wire id_2
    , id_8,
    input wand id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6
);
  assign id_1 = 1;
  assign id_1 = id_8;
  id_9 :
  assert property (@(posedge 1) 0)
  else $display(id_5 && 1);
endmodule
module module_1 (
    output supply1 id_0
    , id_20,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11,
    input wor id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    inout tri id_16,
    input tri1 id_17,
    input supply0 id_18
);
  module_0(
      id_14, id_11, id_15, id_13, id_6, id_6, id_3
  );
endmodule
