/***************************************************************************//**
 * @file main_xG27.c
 * @brief This project demonstrates the tamper detection module for EFR32xG27.
 * The example uses #defines to enable the ETAMPDET peripheral's channel 0
 * and/or channel 1, and requires an external jumper-wire connection between the
 * ETAMPIN0 <-> ETAMPOUT0 and/or ETAMPIN1 <-> ETAMPOUT1 pins, as specified
 * in device datasheet and README. The application is configured similarly to
 * the em2_dcdc peripheral example, with EM2 DCDC enabled (VSCALE0), BURTC
 * running on LFRCO, and RAM retention on block 0 only. When a tamper event is
 * detected, the ETAMPDET peripheral is disabled and BURTC interrupts are
 * enabled. With each BURTC compare match interrupt LED0 or LED1 will toggle to
 * indicate the ETAMPDET tamper event on channel 0 or channel 1, respectively.
 *
 *******************************************************************************
 * # License
 * <b>Copyright 2022 Silicon Laboratories Inc. www.silabs.com</b>
 *******************************************************************************
 *
 * SPDX-License-Identifier: Zlib
 *
 * The licensor of this software is Silicon Laboratories Inc.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event will the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *    claim that you wrote the original software. If you use this software
 *    in a product, an acknowledgment in the product documentation would be
 *    appreciated but is not required.
 * 2. Altered source versions must be plainly marked as such, and must not be
 *    misrepresented as being the original software.
 * 3. This notice may not be removed or altered from any source distribution.
 *
 *******************************************************************************
 * # Evaluation Quality
 * This code has been minimally tested to ensure that it builds and is suitable 
 * as a demonstration for evaluation purposes only. This code will be maintained
 * at the sole discretion of Silicon Labs.
 ******************************************************************************/
 
#include <stdio.h>
#include "em_device.h"
#include "em_chip.h"
#include "em_cmu.h"
#include "em_emu.h"
#include "em_gpio.h"
#include "em_burtc.h"
#include "em_core.h"
#include "em_rmu.h"
#include "bsp.h"
#include "mx25flash_spi.h"

#define POWER_DOWN_RAM  (1)

#ifdef _SILICON_LABS_32B_SERIES_2_CONFIG_7
#define LED_OUT 0
#else
#define LED_OUT 1
#endif

/*
 * These defines can be used to enable/disable each of ETAMPDET peripherals
 * two tamper detection channels
 */
#define ETAMP_CH0_EN 1
#define ETAMP_CH1_EN 1

// Number of 32.768 KHz LFRCO clocks between BURTC interrupts
#define BURTC_IRQ_PERIOD  16384 // 500 ms toggle rate

volatile uint8_t tamperDetectedCh0 = 0;
volatile uint8_t tamperDetectedCh1 = 0;

/***************************************************************************//**
 * @brief
 *    Powers down the SPI flash on the radio board
 *
 * @details
 *    A JEDEC standard SPI flash boots up in standby mode in order to
 *    provide immediate access, such as when used it as a boot memory.
 *
 *    Typical current draw in standby mode for the MX25R8035F device used
 *    on EFR32 radio boards is 5 µA.
 *
 *    JEDEC standard SPI flash memories have a lower current deep power-down
 *    mode, which can be entered after sending the relevant commands. This is on
 *    the order of 0.007 µA for the MX25R8035F.
 ******************************************************************************/
void powerDownSpiFlash(void)
{
  FlashStatus status;

  MX25_init();
  MX25_RSTEN();
  MX25_RST(&status);
  MX25_DP();
  MX25_deinit();
}

/**************************************************************************//**
 * @brief  GPIO Initializer
 *****************************************************************************/
void initGPIO(void)
{
  // Configure LEDs as outputs; will toggle for tamper detection
  GPIO_PinModeSet(BSP_GPIO_LED0_PORT, BSP_GPIO_LED0_PIN, gpioModePushPull, !LED_OUT);
  GPIO_PinModeSet(BSP_GPIO_LED1_PORT, BSP_GPIO_LED1_PIN, gpioModePushPull, !LED_OUT);
}

/**************************************************************************//**
 * @brief  Configure BURTC to interrupt every BURTC_IRQ_PERIOD
 *****************************************************************************/
void initBURTC(void)
{
  // Setup BURTC parameters
  BURTC_Init_TypeDef burtcInit = BURTC_INIT_DEFAULT;
  burtcInit.start = false;
  burtcInit.compare0Top = true; // reset counter when counter reaches compare value

  // Initialize BURTC
  CMU_ClockEnable(cmuClock_BURTC, true);
  BURTC_Reset();
  BURTC_Init(&burtcInit);

  BURTC_CounterReset();
  BURTC_CompareSet(0, BURTC_IRQ_PERIOD); // top value

  BURTC_Enable(true);
}

/**************************************************************************//**
 * @brief  BURTC Handler
 *****************************************************************************/
void BURTC_IRQHandler(void)
{
  BURTC_IntClear(BURTC_IF_COMP); // compare match

  // Toggle LED based on first detected tamper event
  if (tamperDetectedCh0 == 1)
    GPIO_PinOutToggle(BSP_GPIO_LED0_PORT, BSP_GPIO_LED0_PIN);

  if (tamperDetectedCh1 == 1)
    GPIO_PinOutToggle(BSP_GPIO_LED1_PORT, BSP_GPIO_LED1_PIN);
}

/***************************************************************************//**
 * @brief ETAMPDET initialization
 ******************************************************************************/
void initETAMPDET()
{
  uint8_t chnl0_en, chnl1_en;
  chnl0_en = 0;
  chnl1_en = 0;

#ifdef ETAMP_CH0_EN
#if (ETAMP_CH0_EN == 1)
  chnl0_en = 1;
#endif
#endif

#ifdef ETAMP_CH1_EN
#if (ETAMP_CH1_EN == 1)
  chnl1_en = 1;
#endif
#endif

  // Enable register clock; ETAMPDET clock not currently defined in em_cmu.h
  CMU->CLKEN1_SET = CMU_CLKEN1_ETAMPDET;

  // Enable GPIO clock branch
  CMU_ClockEnable(cmuClock_GPIO, true);

  if (chnl0_en == 1) { // Configure GPIO for ETAMPDET channel 0
    // Disable GPIO signals associated with used ETAMPER channel 0
    GPIO_PinModeSet(gpioPortB, 1, gpioModeDisabled, 0);
    GPIO_PinModeSet(gpioPortC, 1, gpioModeDisabled, 0);
  }

  if (chnl1_en == 1) { // Configure GPIO for ETAMPDET channel 1
    // Disable GPIO signals associated with used ETAMPER channel 1
    GPIO_PinModeSet(gpioPortC, 0, gpioModeDisabled, 0);
    GPIO_PinModeSet(gpioPortC, 2, gpioModeDisabled, 0);
  }

  // Make sure module is disabled before configuring
  ETAMPDET->EN_CLR = ETAMPDET_EN_EN;

  /*
   *  Must wait for peripheral to disable before modifying other registers; if
   *  register write is attempted before peripheral is disabled, hard fault will
   *  occur.
   */
  while (ETAMPDET->SYNCBUSY != 0);

  // Configure upper and lower prescaler values
  ETAMPDET->CLKPRESCVAL = ETAMPDET_CLKPRESCVAL_LOWERPRESC_DivideBy64 |
                          ETAMPDET_CLKPRESCVAL_UPPERPRESC_Bypass;

  // Load a random seed value for channel 0/1
  ETAMPDET->CHNLSEEDVAL0 = 0x167DC55F;
  ETAMPDET->CHNLSEEDVAL1 = 0x5F04B84A;

  ETAMPDET->IEN_SET = (chnl0_en << _ETAMPDET_IEN_TAMPDET0_SHIFT) |
      (chnl1_en << _ETAMPDET_IEN_TAMPDET1_SHIFT);

  /*
   *   Additional ETAMPDET configurable settings; configuring for both channels
   *   regardless of channel enablement
   */
  ETAMPDET->CFG_SET = ETAMPDET_CFG_CHNLTAMPDETFILTEN0 | ETAMPDET_CFG_CHNLTAMPDETFILTEN1;
  ETAMPDET->CNTMISMATCHMAX =
      ETAMPDET_CNTMISMATCHMAX_CHNLCNTMISMATCHMAX0_DetectFilterThreshold4 |
      ETAMPDET_CNTMISMATCHMAX_CHNLCNTMISMATCHMAX1_DetectFilterThreshold4;
  ETAMPDET->CHNLFILTWINSIZE =
      ETAMPDET_CHNLFILTWINSIZE_CHNLFILTWINSIZE0_DetectFilterMovingWinSize10 |
      ETAMPDET_CHNLFILTWINSIZE_CHNLFILTWINSIZE1_DetectFilterMovingWinSize10;

  // Channel 0/1 pad enable
  ETAMPDET->CFG_SET = (chnl0_en << _ETAMPDET_CFG_CHNLPADEN0_SHIFT) |
      (chnl1_en << _ETAMPDET_CFG_CHNLPADEN1_SHIFT);

  // Enable ETAMPDET module
  if (chnl0_en || chnl1_en)
    ETAMPDET->EN_SET = ETAMPDET_EN_EN;

  // Load channel 0/1 linear feedback shift register (LFSR) seeds
  ETAMPDET->CMD_SET = (chnl0_en << _ETAMPDET_CMD_CHNLLOAD0_SHIFT) |
      (chnl1_en << _ETAMPDET_CMD_CHNLLOAD1_SHIFT);

  /*
   *  Command register writes must synchronize with the LF clock
   *  Check the SYNCBUSY register for busy status; wait for register write
   */
  while (ETAMPDET->SYNCBUSY != 0);

  // Start channel 0/1 LFSR
  ETAMPDET->CMD_SET = (chnl0_en << _ETAMPDET_CMD_CHNLSTART0_SHIFT) |
      (chnl1_en << _ETAMPDET_CMD_CHNLSTART1_SHIFT);

  // Wait for register write
  while (ETAMPDET->SYNCBUSY != 0);

  NVIC_ClearPendingIRQ(ETAMPDET_IRQn);
  NVIC_EnableIRQ(ETAMPDET_IRQn);
}

/***************************************************************************//**
 * @brief ETAMPDET Interrupt Handler
 ******************************************************************************/
void ETAMPDET_IRQHandler(void)
{
  // Set the appropriate channel flag for LED indicator
  if ((ETAMPDET->IF & _ETAMPDET_IF_TAMPDET0_MASK) == ETAMPDET_IF_TAMPDET0)
    tamperDetectedCh0 = 1;
  else if ((ETAMPDET->IF & _ETAMPDET_IF_TAMPDET1_MASK) == ETAMPDET_IF_TAMPDET1)
    tamperDetectedCh1 = 1;

  // Disable ETAMPDET module; no longer needed in typical applications
  ETAMPDET->EN_CLR = ETAMPDET_EN_EN;

  /*
   *  Conventionally bad practice to have a while loop within an ISR, however
   *  further register writes to ETAMPDET peripheral cannot occur until disable
   *  completes; BURTC interrupt is the only task at risk of a delay.
   */
  while (ETAMPDET->SYNCBUSY != 0);

  ETAMPDET->IEN_CLR = _ETAMPDET_IEN_MASK;

  ETAMPDET->IF_CLR = _ETAMPDET_IF_MASK;

  // Turn on BURTC interrupts for LED toggle; BURTC already running
  BURTC_IntEnable(BURTC_IEN_COMP);    // BURTC interrupt on compare match
  NVIC_EnableIRQ(BURTC_IRQn);

  // Initialize GPIO for LEDs
  initGPIO();
}

/**************************************************************************//**
 * @brief escapeHatch()
 * When developing or debugging code that enters EM2 or
 * lower, it's a good idea to have an "escape hatch" type
 * mechanism, e.g. a way to pause the device so that a debugger can
 * connect in order to erase flash, among other things.
 *
 * Before proceeding with this example, make sure PB0 is not pressed.
 * If the PB0 pin is low, turn on LED0 and execute the breakpoint
 * instruction to stop the processor in EM0 and allow a debug
 * connection to be made.
 *****************************************************************************/
void escapeHatch(void)
{
  CMU_ClockEnable(cmuClock_GPIO, true);
  GPIO_PinModeSet(BSP_GPIO_PB0_PORT, BSP_GPIO_PB0_PIN, gpioModeInputPullFilter, 1);
  if (GPIO_PinInGet(BSP_GPIO_PB0_PORT, BSP_GPIO_PB0_PIN) == 0) {
    GPIO_PinModeSet(BSP_GPIO_LED0_PORT, BSP_GPIO_LED0_PIN, gpioModePushPull, LED_OUT);
    __BKPT(0);
  }
  // Pin not asserted, so disable input
  else {
    GPIO_PinModeSet(BSP_GPIO_PB0_PORT, BSP_GPIO_PB0_PIN, gpioModeDisabled, (!LED_OUT));
    CMU_ClockEnable(cmuClock_GPIO, false);
  }
}

/***************************************************************************//**
 * @brief Main function
 ******************************************************************************/
int main(void)
{
  // Chip errata
  CHIP_Init();

  /*
   *  If PB0 is depressed during MCU reset, prevents EM2 entry allowing
   *  debug/reprogram of device
   */
  escapeHatch();

  // Turn on DCDC regulator
  EMU_DCDCInit_TypeDef dcdcInit = EMU_DCDCINIT_WSTK_DEFAULT;
  EMU_DCDCInit(&dcdcInit);

  // Enable voltage downscaling in EM mode 2 (VSCALE0)
  EMU_EM23Init_TypeDef em23Init = EMU_EM23INIT_DEFAULT;
  em23Init.vScaleEM23Voltage = emuVScaleEM23_LowPower;

  // Initialize EM23 energy modes
  EMU_EM23Init(&em23Init);

  // Power down the SPI flash
  powerDownSpiFlash();

  // Route desired oscillator to shared BURTC/ETAMPDET clock tree
  CMU_ClockSelectSet(cmuClock_EM4GRPACLK, cmuSelect_LFRCO);

  /*
   *  Initialize BURTC (attempt to match EM2 datasheet spec test configuration);
   *  Interrupt not initially enabled
   */
  initBURTC();

  // Initialize ETAMPDET peripheral
  initETAMPDET();

  // Power down all RAM blocks except block 0
  if (POWER_DOWN_RAM) {
    EMU_RamPowerDown(SRAM_BASE, 0);
  }

  while (1) {
    // Enter EM2
    EMU_EnterEM2(false);
  }
}
