Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brute_prime_number_generator_tb_behav xil_defaultlib.brute_prime_number_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'Eight_bit_random_number' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/Brute_prime_number_generator/Brute_prime_number_generator.srcs/sources_1/new/Brute_prime_number_generator.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'number1' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/Brute_prime_number_generator/Brute_prime_number_generator.srcs/sources_1/new/Brute_prime_number_generator.v:120]
WARNING: [VRFC 10-3705] select index 0 into 'Eight_bit_random_number' is out of bounds [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/Brute_prime_number_generator/Brute_prime_number_generator.srcs/sources_1/new/Brute_prime_number_generator.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.three_invertor_ring_counter
Compiling module xil_defaultlib.dFF
Compiling module xil_defaultlib.random_bit_generator
Compiling module xil_defaultlib.eight_bit_random_number_generato...
Compiling module xil_defaultlib.prime_number_checker
Compiling module xil_defaultlib.brute_prime_number_generator
Compiling module xil_defaultlib.brute_prime_number_generator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot brute_prime_number_generator_tb_behav
