/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef MTK_DRM_CRTC_H
#define MTK_DRM_CRTC_H

#include <linux/types.h>
#include <linux/workqueue.h>
#include <linux/wait.h>
#include <linux/pm_wakeup.h>
#include <drm/drm_crtc.h>
#include <drm/drm_writeback.h>

#ifndef DRM_CMDQ_DISABLE
#include <linux/soc/mediatek/mtk-cmdq-ext.h>
#else
#include "mtk-cmdq-ext.h"
#endif

#include "mtk_drm_ddp_comp.h"
#include "mtk_drm_plane.h"
#include "mtk_debug.h"
#include "mtk_log.h"
#include "mtk_panel_ext.h"
#include "mtk_drm_lowpower.h"
#include "mtk_disp_recovery.h"
#include "mtk_drm_ddp_addon.h"
#include "mtk_disp_pmqos.h"
#include "slbc_ops.h"

#if defined(CONFIG_PXLW_IRIS)
#include "iris_mtk_api.h"
#endif
#if IS_ENABLED(CONFIG_ARM64)
#define MAX_CRTC 4
#else
#define MAX_CRTC 3
#endif
#define OVL_LAYER_NR 12L
#define OVL_PHY_LAYER_NR 4L
#define RDMA_LAYER_NR 1UL
#define EXTERNAL_INPUT_LAYER_NR 2UL
#define MEMORY_INPUT_LAYER_NR 2UL
#define SP_INPUT_LAYER_NR 2UL
#define MAX_PLANE_NR                                                           \
	((OVL_LAYER_NR) + (EXTERNAL_INPUT_LAYER_NR) + (MEMORY_INPUT_LAYER_NR) + (SP_INPUT_LAYER_NR))
#define MTK_PLANE_INPUT_LAYER_COUNT (OVL_LAYER_NR)
#define MTK_LUT_SIZE 512
#define MTK_MAX_BPC 10
#define MTK_MIN_BPC 3
#define BW_MODULE 21
#define COLOR_MATRIX_PARAMS 17

#define PRIMARY_OVL_PHY_LAYER_NR 6L

#define PRIMARY_OVL_EXT_LAYER_NR 6L


#define pgc	_get_context()

#ifndef IF_ONE
#define IF_ONE
#endif

/* TODO: BW report module should not hardcode */
enum DISP_PMQOS_SLOT {
	DISP_PMQOS_OVL0_BW = 0,
	DISP_PMQOS_OVL0_FBDC_BW,
	DISP_PMQOS_OVL1_BW,
	DISP_PMQOS_OVL1_FBDC_BW,
	DISP_PMQOS_OVL0_2L_BW,
	DISP_PMQOS_OVL0_2L_FBDC_BW,
	DISP_PMQOS_OVL1_2L_BW,
	DISP_PMQOS_OVL1_2L_FBDC_BW,
	DISP_PMQOS_OVL2_2L_BW,
	DISP_PMQOS_OVL2_2L_FBDC_BW,
	DISP_PMQOS_OVL3_2L_BW,
	DISP_PMQOS_OVL3_2L_FBDC_BW,
	DISP_PMQOS_OVL0_2L_NWCG_BW,
	DISP_PMQOS_OVL0_2L_NWCG_FBDC_BW,
	DISP_PMQOS_OVL1_2L_NWCG_BW,
	DISP_PMQOS_OVL1_2L_NWCG_FBDC_BW,
	DISP_PMQOS_RDMA0_BW,
	DISP_PMQOS_RDMA1_BW,
	DISP_PMQOS_RDMA2_BW,
	DISP_PMQOS_WDMA0_BW,
	DISP_PMQOS_WDMA1_BW
};

#define IGNORE_MODULE_IRQ

#define DISP_SLOT_CUR_CONFIG_FENCE_BASE 0x0000
#define DISP_SLOT_CUR_CONFIG_FENCE(n)                                          \
	(DISP_SLOT_CUR_CONFIG_FENCE_BASE + (0x4 * (n)))
#define DISP_SLOT_PRESENT_FENCE(n)                                          \
	(DISP_SLOT_CUR_CONFIG_FENCE(MAX_PLANE_NR) + (0x4 * (n)))
#define DISP_SLOT_SUBTRACTOR_WHEN_FREE_BASE                                    \
	(DISP_SLOT_PRESENT_FENCE(MAX_CRTC))
#define DISP_SLOT_SUBTRACTOR_WHEN_FREE(n)                                      \
	(DISP_SLOT_SUBTRACTOR_WHEN_FREE_BASE + (0x4 * (n)))

#define DISP_SLOT_RDMA_FB_IDX_BASE (DISP_SLOT_SUBTRACTOR_WHEN_FREE(MAX_PLANE_NR))

#define DISP_SLOT_ESD_READ_BASE DISP_SLOT_SUBTRACTOR_WHEN_FREE(OVL_LAYER_NR)
#define DISP_SLOT_PMQOS_BW_BASE                                                \
	(DISP_SLOT_ESD_READ_BASE + (ESD_CHECK_NUM * 2 * 0x4))
//#define DISP_SLOT_RDMA_FB_IDX (DISP_SLOT_RDMA_FB_IDX_BASE + 0x4)

#define DISP_SLOT_RDMA_FB_IDX (DISP_SLOT_SUBTRACTOR_WHEN_FREE(MAX_PLANE_NR))

#define DISP_SLOT_RDMA_FB_ID (DISP_SLOT_RDMA_FB_IDX + 0x4)
#define DISP_SLOT_CUR_HRT_IDX (DISP_SLOT_RDMA_FB_ID + 0x4)
#define DISP_SLOT_CUR_HRT_LEVEL (DISP_SLOT_CUR_HRT_IDX + 0x4)
#define DISP_SLOT_CUR_OUTPUT_FENCE (DISP_SLOT_CUR_HRT_LEVEL + 0x4)
#define DISP_SLOT_CUR_INTERFACE_FENCE (DISP_SLOT_CUR_OUTPUT_FENCE + 0x4)
#define DISP_SLOT_OVL_STATUS						       \
	((DISP_SLOT_CUR_INTERFACE_FENCE + 0x4))
#define DISP_SLOT_READ_DDIC_BASE (DISP_SLOT_OVL_STATUS + 0x4)
#define DISP_SLOT_READ_DDIC_BASE_END		\
	(DISP_SLOT_READ_DDIC_BASE + READ_DDIC_SLOT_NUM * 0x4)
#define DISP_SLOT_OVL_DSI_SEQ (DISP_SLOT_READ_DDIC_BASE_END)
#define DISP_SLOT_OVL_WDMA_SEQ (DISP_SLOT_OVL_DSI_SEQ + 0x4)
/* For Dynamic OVL feature */
#define DISP_OVL_ROI_SIZE 0x20
#define DISP_OVL_DATAPATH_CON 0x24

/* TODO: figure out Display pipe which need report PMQOS BW */
/*Msync 2.0*/
#define DISP_SLOT_VFP_PERIOD (DISP_SLOT_OVL_WDMA_SEQ + 0x4)
#define DISP_SLOT_DSI_STATE_DBG7 (DISP_SLOT_VFP_PERIOD + 0x4)
#define DISP_SLOT_DSI_STATE_DBG7_2 (DISP_SLOT_DSI_STATE_DBG7 + 0x4)

#define DISP_SLOT_TE1_EN (DISP_SLOT_DSI_STATE_DBG7_2 + 0x4)

#if defined(CONFIG_PXLW_IRIS)
#define DISP_SLOT_IRIS_READ_BASE (DISP_SLOT_TE1_EN + 0x4)
#define DISP_SLOT_IRIS_SIZE (DISP_SLOT_IRIS_READ_BASE + 0x10)

#if DISP_SLOT_IRIS_SIZE > CMDQ_BUF_ALLOC_SIZE
#error "DISP_SLOT_IRIS_SIZE exceed CMDQ_BUF_ALLOC_SIZE"
#endif

#endif /* CONFIG_PXLW_IRIS */

#define DISP_SLOT_SIZE (DISP_SLOT_TE1_EN + 0x4)

#if DISP_SLOT_SIZE > CMDQ_BUF_ALLOC_SIZE
#error "DISP_SLOT_SIZE exceed CMDQ_BUF_ALLOC_SIZE"
#endif

#define to_mtk_crtc(x) container_of(x, struct mtk_drm_crtc, base)

#define to_mtk_crtc_state(x) container_of(x, struct mtk_crtc_state, base)

#define _MTK_CRTC_COLOR_FMT_ID_SHIFT 0
#define _MTK_CRTC_COLOR_FMT_ID_WIDTH 8
#define _MTK_CRTC_COLOR_FMT_RGBSWAP_SHIFT                                      \
	(_MTK_CRTC_COLOR_FMT_ID_SHIFT + _MTK_CRTC_COLOR_FMT_ID_WIDTH)
#define _MTK_CRTC_COLOR_FMT_RGBSWAP_WIDTH 1
#define _MTK_CRTC_COLOR_FMT_BYTESWAP_SHIFT                                     \
	(_MTK_CRTC_COLOR_FMT_RGBSWAP_SHIFT + _MTK_CRTC_COLOR_FMT_RGBSWAP_WIDTH)
#define _MTK_CRTC_COLOR_FMT_BYTESWAP_WIDTH 1
#define _MTK_CRTC_COLOR_FMT_FORMAT_SHIFT                                       \
	(_MTK_CRTC_COLOR_FMT_BYTESWAP_SHIFT +                                  \
	 _MTK_CRTC_COLOR_FMT_BYTESWAP_WIDTH)
#define _MTK_CRTC_COLOR_FMT_FORMAT_WIDTH 5
#define _MTK_CRTC_COLOR_FMT_VDO_SHIFT                                          \
	(_MTK_CRTC_COLOR_FMT_FORMAT_SHIFT + _MTK_CRTC_COLOR_FMT_FORMAT_WIDTH)
#define _MTK_CRTC_COLOR_FMT_VDO_WIDTH 1
#define _MTK_CRTC_COLOR_FMT_BLOCK_SHIT                                         \
	(_MTK_CRTC_COLOR_FMT_VDO_SHIFT + _MTK_CRTC_COLOR_FMT_VDO_WIDTH)
#define _MTK_CRTC_COLOR_FMT_BLOCK_WIDTH 1
#define _MTK_CRTC_COLOR_FMT_bpp_SHIFT                                          \
	(_MTK_CRTC_COLOR_FMT_BLOCK_SHIT + _MTK_CRTC_COLOR_FMT_BLOCK_WIDTH)
#define _MTK_CRTC_COLOR_FMT_bpp_WIDTH 6
#define _MTK_CRTC_COLOR_FMT_RGB_SHIFT                                          \
	(_MTK_CRTC_COLOR_FMT_bpp_SHIFT + _MTK_CRTC_COLOR_FMT_bpp_WIDTH)
#define _MTK_CRTC_COLOR_FMT_RGB_WIDTH 1

#define GCE_BASE_ADDR 0x10228000
#define GCE_GCTL_VALUE 0x48
#define GCE_DEBUG_START_ADDR 0x1104
#define GCE_DDR_EN BIT(16)

#define _MASK_SHIFT(val, width, shift)                                         \
	(((val) >> (shift)) & ((1 << (width)) - 1))

#define REG_FLD(width, shift)                                                  \
	((unsigned int)((((width)&0xFF) << 16) | ((shift)&0xFF)))

#define REG_FLD_MSB_LSB(msb, lsb) REG_FLD((msb) - (lsb) + 1, (lsb))

#define REG_FLD_WIDTH(field) ((unsigned int)(((field) >> 16) & 0xFF))

#define REG_FLD_SHIFT(field) ((unsigned int)((field)&0xFF))

#define REG_FLD_MASK(field)                                                    \
	((unsigned int)((1ULL << REG_FLD_WIDTH(field)) - 1)                    \
	 << REG_FLD_SHIFT(field))

#define REG_FLD_VAL(field, val)                                                \
	(((val) << REG_FLD_SHIFT(field)) & REG_FLD_MASK(field))

#define REG_FLD_VAL_GET(field, regval)                                         \
	(((regval)&REG_FLD_MASK(field)) >> REG_FLD_SHIFT(field))

#define DISP_REG_GET_FIELD(field, reg32)                                       \
	REG_FLD_VAL_GET(field, __raw_readl((unsigned long *)(reg32)))

#define SET_VAL_MASK(o_val, o_mask, i_val, i_fld)                              \
	do {                                                                   \
		o_val |= (i_val << REG_FLD_SHIFT(i_fld));                      \
		o_mask |= (REG_FLD_MASK(i_fld));                               \
	} while (0)

#define MAKE_CRTC_COLOR_FMT(rgb, bpp, block, vdo, format, byteswap, rgbswap,   \
			    id)                                                \
	(((rgb) << _MTK_CRTC_COLOR_FMT_RGB_SHIFT) |                            \
	 ((bpp) << _MTK_CRTC_COLOR_FMT_bpp_SHIFT) |                            \
	 ((block) << _MTK_CRTC_COLOR_FMT_BLOCK_SHIT) |                         \
	 ((vdo) << _MTK_CRTC_COLOR_FMT_VDO_SHIFT) |                            \
	 ((format) << _MTK_CRTC_COLOR_FMT_FORMAT_SHIFT) |                      \
	 ((byteswap) << _MTK_CRTC_COLOR_FMT_BYTESWAP_SHIFT) |                  \
	 ((rgbswap) << _MTK_CRTC_COLOR_FMT_RGBSWAP_SHIFT) |                    \
	 ((id) << _MTK_CRTC_COLOR_FMT_ID_SHIFT))

#define MTK_CRTC_COLOR_FMT_GET_RGB(fmt)                                        \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_RGB_WIDTH,                        \
		    _MTK_CRTC_COLOR_FMT_RGB_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_bpp(fmt)                                        \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_bpp_WIDTH,                        \
		    _MTK_CRTC_COLOR_FMT_bpp_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_BLOCK(fmt)                                      \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_BLOCK_WIDTH,                      \
		    _MTK_CRTC_COLOR_FMT_BLOCK_SHIT)
#define MTK_CRTC_COLOR_FMT_GET_VDO(fmt)                                        \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_VDO_WIDTH,                        \
		    _MTK_CRTC_COLOR_FMT_VDO_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_FORMAT(fmt)                                     \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_FORMAT_WIDTH,                     \
		    _MTK_CRTC_COLOR_FMT_FORMAT_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_BYTESWAP(fmt)                                   \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_BYTESWAP_WIDTH,                   \
		    _MTK_CRTC_COLOR_FMT_BYTESWAP_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_RGBSWAP(fmt)                                    \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_RGBSWAP_WIDTH,                    \
		    _MTK_CRTC_COLOR_FMT_RGBSWAP_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_ID(fmt)                                         \
	_MASK_SHIFT(fmt, _MTK_CRTC_COLOR_FMT_ID_WIDTH,                         \
		    _MTK_CRTC_COLOR_FMT_ID_SHIFT)
#define MTK_CRTC_COLOR_FMT_GET_Bpp(fmt) (MTK_CRTC_COLOR_FMT_GET_bpp(fmt) / 8)

#define MAX_CRTC_DC_FB 3

#define for_each_comp_in_target_ddp_mode_bound(comp, mtk_crtc, __i, __j,       \
					       ddp_mode, offset)               \
	for ((__i) = 0; (__i) < DDP_PATH_NR && ddp_mode < DDP_MODE_NR; (__i)++)\
		for ((__j) = 0;                         \
			(offset) <                          \
			(mtk_crtc)->ddp_ctx[ddp_mode].ddp_comp_nr[__i] &&  \
			(__j) <                             \
			(mtk_crtc)->ddp_ctx[ddp_mode].ddp_comp_nr[__i] -  \
			offset &&                           \
			((comp) = (mtk_crtc)->ddp_ctx[ddp_mode].ddp_comp[__i]  \
			[__j],                              \
			1);                                 \
			(__j)++)                            \
			for_each_if(comp)

#define for_each_comp_in_target_ddp_mode(comp, mtk_crtc, __i, __j, ddp_mode)   \
	for_each_comp_in_target_ddp_mode_bound(comp, mtk_crtc, __i, __j,       \
			ddp_mode, 0)

#define for_each_comp_in_crtc_path_bound(comp, mtk_crtc, __i, __j, offset)     \
	for_each_comp_in_target_ddp_mode_bound(comp, mtk_crtc, __i, __j,       \
			mtk_crtc->ddp_mode, offset)

#define for_each_comp_in_cur_crtc_path(comp, mtk_crtc, __i, __j)               \
	for_each_comp_in_crtc_path_bound(comp, mtk_crtc, __i, __j, 0)

#define for_each_comp_in_crtc_target_path(comp, mtk_crtc, __i, ddp_path)       \
	for ((__i) = 0;                           \
		mtk_crtc->ddp_mode < DDP_MODE_NR &&   \
		(__i) <                               \
		(mtk_crtc)->ddp_ctx[mtk_crtc->ddp_mode]  \
		.ddp_comp_nr[(ddp_path)] &&           \
		((comp) = (mtk_crtc)                  \
		->ddp_ctx[mtk_crtc->ddp_mode]         \
		.ddp_comp[(ddp_path)][__i],           \
		1);                                   \
		(__i)++)                              \
		for_each_if(comp)

#define for_each_comp_in_crtc_target_mode(comp, mtk_crtc, __i, __j, ddp_mode)  \
	for ((__i) = 0; (__i) < DDP_PATH_NR && ddp_mode < DDP_MODE_NR; (__i)++)\
		for ((__j) = 0;                       \
			(__j) <                           \
			(mtk_crtc)->ddp_ctx[ddp_mode].ddp_comp_nr[__i] &&  \
			((comp) = (mtk_crtc)->ddp_ctx[ddp_mode].ddp_comp[__i]  \
			[__j],                            \
			1);                               \
			(__j)++)                          \
			for_each_if(comp)

#define for_each_comp_in_crtc_path_reverse(comp, mtk_crtc, __i, __j)           \
	for ((__i) = DDP_PATH_NR - 1;                                          \
	     (__i) >= 0 && mtk_crtc->ddp_mode < DDP_MODE_NR; (__i)--)          \
		for ((__j) =                          \
			(mtk_crtc)->ddp_ctx[mtk_crtc->ddp_mode]   \
			.ddp_comp_nr[__i] -               \
			1;                                \
			(__j) >= 0 &&                     \
			((comp) = (mtk_crtc)              \
			->ddp_ctx[mtk_crtc->ddp_mode]     \
			.ddp_comp[__i][__j],              \
			1);                               \
			(__j)--)                          \
			for_each_if(comp)

#define for_each_comp_in_all_crtc_mode(comp, mtk_crtc, __i, __j, p_mode)       \
	for ((p_mode) = 0; (p_mode) < DDP_MODE_NR; (p_mode)++)                 \
		for ((__i) = 0; (__i) < DDP_PATH_NR; (__i)++)                  \
			for ((__j) = 0; (__j) <           \
				(mtk_crtc)->ddp_ctx[p_mode]   \
				.ddp_comp_nr[__i] &&          \
				((comp) = (mtk_crtc)          \
				->ddp_ctx[p_mode]             \
				.ddp_comp[__i][__j],          \
				1);                           \
				(__j)++)                      \
				for_each_if(comp)

#define for_each_comp_id_in_path_data(comp_id, path_data, __i, __j, p_mode)    \
	for ((p_mode) = 0; (p_mode) < DDP_MODE_NR; (p_mode)++)        \
		for ((__i) = 0; (__i) < DDP_PATH_NR; (__i)++)             \
			for ((__j) = 0;                   \
				(__j) <                       \
				(path_data)->path_len[p_mode][__i] &&  \
				((comp_id) = (path_data)      \
				->path[p_mode][__i][__j],     \
				1);                           \
				(__j)++)

#define for_each_comp_id_in_dual_pipe(comp_id, path_data, __i, __j)    \
	for ((__i) = 0; (__i) < DDP_SECOND_PATH; (__i)++) \
		for ((__j) = 0;				  \
			(__j) <					  \
			(path_data)->dual_path_len[__i] &&  \
			((comp_id) = (path_data)	  \
			->dual_path[__i][__j],	  \
			1);						  \
			(__j)++)

#define for_each_comp_in_dual_pipe(comp, mtk_crtc, __i, __j)       \
	for ((__i) = 0; (__i) < DDP_SECOND_PATH; (__i)++)		   \
		for ((__j) = 0; (__j) <		  \
			(mtk_crtc)->dual_pipe_ddp_ctx   \
			.ddp_comp_nr[__i] &&		  \
			((comp) = (mtk_crtc)		  \
			->dual_pipe_ddp_ctx			  \
			.ddp_comp[__i][__j],		  \
			1);						  \
			(__j)++)					  \
			for_each_if(comp)

#define for_each_wb_comp_id_in_path_data(comp_id, path_data, __i, p_mode)      \
	for ((p_mode) = 0; (p_mode) < DDP_MODE_NR; (p_mode)++)        \
		for ((__i) = 0;                       \
			(__i) < (path_data)->wb_path_len[p_mode] &&  \
			((comp_id) = (path_data)          \
			->wb_path[p_mode][__i], 1);       \
			(__i)++)

enum MTK_CRTC_PROP {
	CRTC_PROP_OVERLAP_LAYER_NUM,
	CRTC_PROP_LYE_IDX,
	CRTC_PROP_PRES_FENCE_IDX,
	CRTC_PROP_SF_PRES_FENCE_IDX,
	CRTC_PROP_DOZE_ACTIVE,
	CRTC_PROP_OUTPUT_ENABLE,
	CRTC_PROP_OUTPUT_FENCE_IDX,
	CRTC_PROP_OUTPUT_X,
	CRTC_PROP_OUTPUT_Y,
	CRTC_PROP_OUTPUT_WIDTH,
	CRTC_PROP_OUTPUT_HEIGHT,
	CRTC_PROP_OUTPUT_FB_ID,
	CRTC_PROP_INTF_FENCE_IDX,
	CRTC_PROP_DISP_MODE_IDX,
	CRTC_PROP_HBM_ENABLE,
	CRTC_PROP_COLOR_TRANSFORM,
	CRTC_PROP_USER_SCEN,
	CRTC_PROP_HDR_ENABLE,
	/*Msync 2.0*/
	CRTC_PROP_MSYNC2_0_ENABLE,
	CRTC_PROP_SKIP_CONFIG,
	CRTC_PROP_OVL_DSI_SEQ,
	CRTC_PROP_AUTO_MODE,
	CRTC_PROP_AUTO_FAKE_FRAME,
	CRTC_PROP_AUTO_MIN_FPS,
	CRTC_PROP_MAX,
};

#define USER_SCEN_BLANK (BIT(0))

enum MTK_CRTC_COLOR_FMT {
	CRTC_COLOR_FMT_UNKNOWN = 0,
	CRTC_COLOR_FMT_Y8 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 7, 0, 0, 1),
	CRTC_COLOR_FMT_RGBA4444 = MAKE_CRTC_COLOR_FMT(1, 16, 0, 0, 4, 0, 0, 2),
	CRTC_COLOR_FMT_RGBA5551 = MAKE_CRTC_COLOR_FMT(1, 16, 0, 0, 0, 0, 0, 3),
	CRTC_COLOR_FMT_RGB565 = MAKE_CRTC_COLOR_FMT(1, 16, 0, 0, 0, 0, 0, 4),
	CRTC_COLOR_FMT_BGR565 = MAKE_CRTC_COLOR_FMT(1, 16, 0, 0, 0, 1, 0, 5),
	CRTC_COLOR_FMT_RGB888 = MAKE_CRTC_COLOR_FMT(1, 24, 0, 0, 1, 1, 0, 6),
	CRTC_COLOR_FMT_BGR888 = MAKE_CRTC_COLOR_FMT(1, 24, 0, 0, 1, 0, 0, 7),
	CRTC_COLOR_FMT_RGBA8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 2, 1, 0, 8),
	CRTC_COLOR_FMT_BGRA8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 2, 0, 0, 9),
	CRTC_COLOR_FMT_ARGB8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 1, 0, 10),
	CRTC_COLOR_FMT_ABGR8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 0, 0, 11),
	CRTC_COLOR_FMT_RGBX8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 0, 0, 0, 12),
	CRTC_COLOR_FMT_BGRX8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 0, 0, 0, 13),
	CRTC_COLOR_FMT_XRGB8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 0, 0, 0, 14),
	CRTC_COLOR_FMT_XBGR8888 = MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 0, 0, 0, 15),
	CRTC_COLOR_FMT_AYUV = MAKE_CRTC_COLOR_FMT(0, 0, 0, 0, 0, 0, 0, 16),
	CRTC_COLOR_FMT_YUV = MAKE_CRTC_COLOR_FMT(0, 0, 0, 0, 0, 0, 0, 17),
	CRTC_COLOR_FMT_UYVY = MAKE_CRTC_COLOR_FMT(0, 16, 0, 0, 4, 0, 0, 18),
	CRTC_COLOR_FMT_VYUY = MAKE_CRTC_COLOR_FMT(0, 16, 0, 0, 4, 1, 0, 19),
	CRTC_COLOR_FMT_YUYV = MAKE_CRTC_COLOR_FMT(0, 16, 0, 0, 5, 0, 0, 20),
	CRTC_COLOR_FMT_YVYU = MAKE_CRTC_COLOR_FMT(0, 16, 0, 0, 5, 1, 0, 21),
	CRTC_COLOR_FMT_UYVY_BLK = MAKE_CRTC_COLOR_FMT(0, 16, 1, 0, 4, 0, 0, 22),
	CRTC_COLOR_FMT_VYUY_BLK = MAKE_CRTC_COLOR_FMT(0, 16, 1, 0, 4, 1, 0, 23),
	CRTC_COLOR_FMT_YUY2_BLK = MAKE_CRTC_COLOR_FMT(0, 16, 1, 0, 5, 0, 0, 24),
	CRTC_COLOR_FMT_YVYU_BLK = MAKE_CRTC_COLOR_FMT(0, 16, 1, 0, 5, 1, 0, 25),
	CRTC_COLOR_FMT_YV12 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 8, 1, 0, 26),
	CRTC_COLOR_FMT_I420 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 8, 0, 0, 27),
	CRTC_COLOR_FMT_YV16 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 9, 1, 0, 28),
	CRTC_COLOR_FMT_I422 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 9, 0, 0, 29),
	CRTC_COLOR_FMT_YV24 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 10, 1, 0, 30),
	CRTC_COLOR_FMT_I444 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 10, 0, 0, 31),
	CRTC_COLOR_FMT_NV12 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 12, 0, 0, 32),
	CRTC_COLOR_FMT_NV21 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 12, 1, 0, 33),
	CRTC_COLOR_FMT_NV12_BLK = MAKE_CRTC_COLOR_FMT(0, 8, 1, 0, 12, 0, 0, 34),
	CRTC_COLOR_FMT_NV21_BLK = MAKE_CRTC_COLOR_FMT(0, 8, 1, 0, 12, 1, 0, 35),
	CRTC_COLOR_FMT_NV12_BLK_FLD =
		MAKE_CRTC_COLOR_FMT(0, 8, 1, 1, 12, 0, 0, 36),
	CRTC_COLOR_FMT_NV21_BLK_FLD =
		MAKE_CRTC_COLOR_FMT(0, 8, 1, 1, 12, 1, 0, 37),
	CRTC_COLOR_FMT_NV16 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 13, 0, 0, 38),
	CRTC_COLOR_FMT_NV61 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 13, 1, 0, 39),
	CRTC_COLOR_FMT_NV24 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 14, 0, 0, 40),
	CRTC_COLOR_FMT_NV42 = MAKE_CRTC_COLOR_FMT(0, 8, 0, 0, 14, 1, 0, 41),
	CRTC_COLOR_FMT_PARGB8888 =
		MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 1, 0, 42),
	CRTC_COLOR_FMT_PABGR8888 =
		MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 1, 1, 43),
	CRTC_COLOR_FMT_PRGBA8888 =
		MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 0, 1, 44),
	CRTC_COLOR_FMT_PBGRA8888 =
		MAKE_CRTC_COLOR_FMT(1, 32, 0, 0, 3, 0, 0, 45),
};

/*
 * use CLIENT_DSI_CFG guideline :
 * 1. send DSI VM CMD
 * 2. process register operation which not invovle stop DSI &
 *    enable DSI and intend process with lower priority
 */
/* CLIENT_SODI_LOOP for sw workaround to fix gce hw bug */
#define DECLARE_GCE_CLIENT(EXPR)                                               \
	EXPR(CLIENT_CFG)                                                       \
	EXPR(CLIENT_TRIG_LOOP)                                                 \
	EXPR(CLIENT_SODI_LOOP)                                                 \
	EXPR(CLIENT_EVENT_LOOP)                                                 \
	EXPR(CLIENT_SUB_CFG)                                                   \
	EXPR(CLIENT_DSI_CFG)                                                   \
	EXPR(CLIENT_PQ)                                                   \
	EXPR(CLIENT_SEC_CFG)                                                   \
	EXPR(CLIENT_TYPE_MAX)

enum CRTC_GCE_CLIENT_TYPE { DECLARE_GCE_CLIENT(DECLARE_NUM) };

enum CRTC_GCE_EVENT_TYPE {
	EVENT_CMD_EOF,
	EVENT_VDO_EOF,
	EVENT_STREAM_EOF,
	EVENT_STREAM_DIRTY,
	EVENT_SYNC_TOKEN_SODI,
	EVENT_TE,
	EVENT_ESD_EOF,
	EVENT_RDMA0_EOF,
	EVENT_WDMA0_EOF,
	EVENT_WDMA1_EOF,
	EVENT_STREAM_BLOCK,
	EVENT_CABC_EOF,
	EVENT_DSI_SOF,
	/*Msync 2.0*/
	EVENT_SYNC_TOKEN_VFP_PERIOD,
	EVENT_GPIO_TE1,
	EVENT_SYNC_TOKEN_DISP_VA_START,
	EVENT_SYNC_TOKEN_DISP_VA_END,
	EVENT_SYNC_TOKEN_TE,
	EVENT_SYNC_TOKEN_PRETE,
	EVENT_TYPE_MAX,
};

enum CRTC_DDP_MODE {
	DDP_MAJOR,
	DDP_MINOR,
	DDP_MODE_NR,
	DDP_NO_USE,
};

enum CRTC_DDP_PATH {
	DDP_FIRST_PATH,
	DDP_SECOND_PATH,
	DDP_PATH_NR,
};

/**
 * enum CWB_BUFFER_TYPE - user want to use buffer type
 * @IMAGE_ONLY: u8 *image
 * @CARRY_METADATA: struct user_cwb_buffer
 */
enum CWB_BUFFER_TYPE {
	IMAGE_ONLY,
	CARRY_METADATA,
	BUFFER_TYPE_NR,
};

enum MML_IR_STATE {
	NOT_MML_IR,
	MML_IR_ENTERING,
	MML_IR_RACING,
	MML_IR_LEAVING,
	MML_IR_IDLE,
};

struct mtk_crtc_path_data {
	const enum mtk_ddp_comp_id *path[DDP_MODE_NR][DDP_PATH_NR];
	unsigned int path_len[DDP_MODE_NR][DDP_PATH_NR];
	bool path_req_hrt[DDP_MODE_NR][DDP_PATH_NR];
	const enum mtk_ddp_comp_id *wb_path[DDP_MODE_NR];
	unsigned int wb_path_len[DDP_MODE_NR];
	const struct mtk_addon_scenario_data *addon_data;
	//for dual path
	const enum mtk_ddp_comp_id *dual_path[DDP_PATH_NR];
	unsigned int dual_path_len[DDP_PATH_NR];
	const struct mtk_addon_scenario_data *addon_data_dual;
};

struct mtk_crtc_gce_obj {
	struct cmdq_client *client[CLIENT_TYPE_MAX];
	struct cmdq_pkt_buffer buf;
	struct cmdq_base *base;
	int event[EVENT_TYPE_MAX];
};

/**
 * struct mtk_crtc_ddp_ctx - MediaTek specific ddp structure for crtc path
 * control.
 * @mutex: handle to one of the ten disp_mutex streams
 * @ddp_comp_nr: number of components in ddp_comp
 * @ddp_comp: array of pointers the mtk_ddp_comp structures used by this crtc
 * @wb_comp_nr: number of components in 1to2 path
 * @wb_comp: array of pointers the mtk_ddp_comp structures used for 1to2 path
 * @wb_fb: temp wdma output buffer in 1to2 path
 * @dc_fb: frame buffer for decouple mode
 * @dc_fb_idx: the index of latest used fb
 */
struct mtk_crtc_ddp_ctx {
	struct mtk_disp_mutex *mutex;
	unsigned int ddp_comp_nr[DDP_PATH_NR];
	struct mtk_ddp_comp **ddp_comp[DDP_PATH_NR];
	bool req_hrt[DDP_PATH_NR];
	unsigned int wb_comp_nr;
	struct mtk_ddp_comp **wb_comp;
	struct drm_framebuffer *wb_fb;
	struct drm_framebuffer *dc_fb;
	unsigned int dc_fb_idx;
};

struct mtk_drm_fake_vsync {
	struct task_struct *fvsync_task;
	wait_queue_head_t fvsync_wq;
	atomic_t fvsync_active;
};

struct mtk_drm_fake_layer {
	unsigned int fake_layer_mask;
	struct drm_framebuffer *fake_layer_buf[PRIMARY_OVL_PHY_LAYER_NR];
	bool init;
	bool first_dis;
};


struct disp_ccorr_config {
	int mode;
	int color_matrix[16];
	bool featureFlag;
};

struct user_cwb_image {
	u8 *image;
	int width, height;
};

struct user_cwb_metadata {
	unsigned long long timestamp;
	unsigned int frameIndex;
};

struct user_cwb_buffer {
	struct user_cwb_image data;
	struct user_cwb_metadata meta;
};

struct mtk_cwb_buffer_info {
	struct mtk_rect dst_roi;
	dma_addr_t addr_mva;
	u64 addr_va;
	struct drm_framebuffer *fb;
	unsigned long long timestamp;
};

struct mtk_cwb_funcs {
	/**
	 * @get_buffer:
	 *
	 * This function is optional.
	 *
	 * If user hooks this callback, driver will use this first when
	 * wdma irq is arrived. (capture done)
	 * User need fill buffer address to *buffer.
	 *
	 * If user not hooks this callback driver will confirm whether
	 * mtk_wdma_capture_info->user_buffer is NULL or not.
	 * User can use setUserBuffer() assigned this param.
	 */
	void (*get_buffer)(void **buffer);

	/**
	 * @copy_done:
	 *
	 * When Buffer copy done will be use this callback to notify user.
	 */
	void (*copy_done)(void *buffer, enum CWB_BUFFER_TYPE type);
};

struct mtk_cwb_info {
	unsigned int enable;

	struct mtk_rect src_roi;
	unsigned int count;
	bool is_sec;

	unsigned int buf_idx;
	struct mtk_cwb_buffer_info buffer[2];
	unsigned int copy_w;
	unsigned int copy_h;

	enum addon_scenario scn;
	struct mtk_ddp_comp *comp;

	void *user_buffer;
	enum CWB_BUFFER_TYPE type;
	const struct mtk_cwb_funcs *funcs;
};

#define MSYNC_MAX_RECORD 5
#define MSYNC_LOWFRAME_THRESHOLD 3
#define MSYNC_MIN_FPS 46.1

enum MSYNC_RECORD_TYPE {
	INVALID,
	ENABLE_MSYNC,
	DISABLE_MSYNC,
	FRAME_TIME,
};

struct msync_record {
	enum MSYNC_RECORD_TYPE type;
	u64 time;
	bool low_frame;
};

struct mtk_msync2_dy {
	int dy_en;
	struct msync_record record[MSYNC_MAX_RECORD];
	unsigned int record_index;
};

struct mtk_msync2 {
	struct mtk_msync2_dy msync_dy;
	bool msync_disabled;
	bool LFR_disabled;
	bool msync_on;
	atomic_t LFR_final_state;
};

struct dual_te {
	bool en;
	atomic_t te_switched;
	atomic_t esd_te1_en;
	int te1;
};

struct mtk_mml_cb_para {
	atomic_t mml_job_submit_done;
	wait_queue_head_t mml_job_submit_wq;
};

struct mtk_drm_sram_list {
	struct list_head head;
	unsigned int hrt_idx;
};

struct mtk_drm_sram {
	struct slbc_data *data;
	struct mutex lock;
	struct kref ref;
	struct mtk_drm_sram_list list;
};

/**
 * struct mtk_drm_crtc - MediaTek specific crtc structure.
 * @base: crtc object.
 * @enabled: records whether crtc_enable succeeded
 * @bpc: Maximum bits per color channel.
 * @lock: Mutex lock for critical section in crtc
 * @gce_obj: the elements for controlling GCE engine.
 * @planes: array of 4 drm_plane structures, one for each overlay plane
 * @pending_planes: whether any plane has pending changes to be applied
 * @config_regs: memory mapped mmsys configuration register space
 * @ddp_ctx: contain path components and mutex
 * @mutex: handle to one of the ten disp_mutex streams
 * @ddp_mode: the currently selected ddp path
 * @panel_ext: contain extended panel extended information and callback function
 * @esd_ctx: ESD check task context
 * @qos_ctx: BW Qos task context
 */
struct mtk_drm_crtc {
	struct drm_crtc base;
	bool enabled;
	unsigned int bpc;
	bool pending_needs_vblank;
	struct mutex lock;
	struct drm_pending_vblank_event *event;
	struct mtk_crtc_gce_obj gce_obj;
	struct cmdq_pkt *trig_loop_cmdq_handle;
	struct cmdq_pkt *sodi_loop_cmdq_handle;
	struct cmdq_pkt *event_loop_cmdq_handle;
	struct mtk_drm_plane *planes;
	unsigned int layer_nr;
	bool pending_planes;

	void __iomem *config_regs;
	resource_size_t config_regs_pa;
	unsigned int dispsys_num;
	void __iomem *side_config_regs;
	resource_size_t side_config_regs_pa;
	const struct mtk_mmsys_reg_data *mmsys_reg_data;
	struct mtk_crtc_ddp_ctx ddp_ctx[DDP_MODE_NR];
	struct mtk_disp_mutex *mutex[DDP_PATH_NR];
	unsigned int ddp_mode;
	unsigned int cur_config_fence[OVL_LAYER_NR];

	struct drm_writeback_connector wb_connector;
	bool wb_enable;
	bool wb_hw_enable;

	const struct mtk_crtc_path_data *path_data;
	struct mtk_crtc_ddp_ctx dual_pipe_ddp_ctx;
	bool is_dual_pipe;

	struct mtk_drm_idlemgr *idlemgr;
	wait_queue_head_t crtc_status_wq;
	struct mtk_panel_ext *panel_ext;
	struct mtk_drm_esd_ctx *esd_ctx;
	struct mtk_drm_gem_obj *round_corner_gem;
	struct mtk_drm_gem_obj *round_corner_gem_l;
	struct mtk_drm_gem_obj *round_corner_gem_r;
	struct mtk_drm_qos_ctx *qos_ctx;
	bool sec_on;
	struct task_struct *vblank_enable_task;
	wait_queue_head_t vblank_enable_wq;
	atomic_t vblank_enable_task_active;

	char *wk_lock_name;
	struct wakeup_source *wk_lock;

	struct mtk_drm_fake_vsync *fake_vsync;
	struct mtk_drm_fake_layer fake_layer;

	/* DC mode - RDMA config thread*/
	struct task_struct *dc_main_path_commit_task;
	wait_queue_head_t dc_main_path_commit_wq;
	atomic_t dc_main_path_commit_event;
	struct task_struct *trigger_event_task;
	struct task_struct *trigger_delay_task;
	struct task_struct *trig_cmdq_task;
	atomic_t trig_event_act;
	atomic_t trig_delay_act;
	atomic_t delayed_trig;
	atomic_t cmdq_trig;
	wait_queue_head_t trigger_delay;
	wait_queue_head_t trigger_event;
	wait_queue_head_t trigger_cmdq;

	unsigned int avail_modes_num;
	struct drm_display_mode *avail_modes;
	struct timespec64 vblank_time;

	bool mipi_hopping_sta;
	bool panel_osc_hopping_sta;
	bool vblank_en;

	atomic_t already_config;
	int config_cnt;

	bool layer_rec_en;
	unsigned int mode_change_index;
	int mode_idx;
	bool res_switch;
	bool skip_unnecessary_switch;

	wait_queue_head_t state_wait_queue;
	bool crtc_blank;
	struct mutex blank_lock;

	wait_queue_head_t present_fence_wq;
	struct task_struct *pf_release_thread;
	atomic_t pf_event;

	wait_queue_head_t sf_present_fence_wq;
	struct task_struct *sf_pf_release_thread;
	atomic_t sf_pf_event;

	/*capture write back ctx*/
	struct mutex cwb_lock;
	struct mtk_cwb_info *cwb_info;
	struct task_struct *cwb_task;
	wait_queue_head_t cwb_wq;
	atomic_t cwb_task_active;

	ktime_t pf_time;
	ktime_t prev_pf_time;
	struct task_struct *signal_present_fece_task;
	struct cmdq_cb_data cb_data;
	atomic_t cmdq_done;
	wait_queue_head_t signal_fence_task_wq;

	struct mtk_msync2 msync2;
	struct mtk_panel_spr_params *panel_spr_params;
	struct mtk_panel_cm_params *panel_cm_params;
	struct dual_te d_te;

	// MML inline rotate SRAM
	struct mtk_drm_sram mml_ir_sram;
	struct mml_submit *mml_cfg;
	struct mml_submit *mml_cfg_pq;
	struct mtk_mml_cb_para mml_cb;

	atomic_t wait_mml_last_job_is_flushed;
	wait_queue_head_t signal_mml_last_job_is_flushed_wq;
	bool is_mml;
	bool last_is_mml;
	bool is_mml_debug;
	bool is_force_mml_scen;
	bool mml_cmd_ir;
	enum MML_IR_STATE mml_ir_state;

	atomic_t signal_irq_for_pre_fence;
	wait_queue_head_t signal_irq_for_pre_fence_wq;

	/* check and make sure 1 flush config per frame*/
	atomic_t flush_count;

	atomic_t force_high_step;
	int force_high_enabled;
	bool is_dsc_output_swap;
};

struct mtk_crtc_state {
	struct drm_crtc_state base;
	struct cmdq_pkt *cmdq_handle;

	bool pending_config;
	unsigned int pending_width;
	unsigned int pending_height;
	unsigned int pending_vrefresh;

	struct mtk_lye_ddp_state lye_state;
	struct mtk_rect rsz_src_roi;
	struct mtk_rect rsz_dst_roi;
	struct mtk_rect mml_src_roi[2];
	struct mtk_rect mml_dst_roi;
	struct mtk_rsz_param rsz_param[2];
	atomic_t plane_enabled_num;

	/* property */
	unsigned int prop_val[CRTC_PROP_MAX];
	bool doze_changed;
};

struct mtk_cmdq_cb_data {
	struct drm_crtc_state		*state;
	struct cmdq_pkt			*cmdq_handle;
	struct drm_crtc			*crtc;
	unsigned int misc;
	unsigned int mmclk_req_idx;
	unsigned int msync2_enable;
	void __iomem *mutex_reg_va;
	void __iomem *disp_reg_va;
	void __iomem *disp_mutex_reg_va;
	void __iomem *mmlsys_reg_va;
	bool is_mml;
	unsigned int pres_fence_idx;
	// #ifdef OPLUS_BUG_STABILITY
	unsigned int bl;
	// #endif OPLUS_BUG_STABILITY
	unsigned int hrt_idx;
	struct drm_framebuffer *wb_fb;
	unsigned int wb_fence_idx;
};

extern unsigned int disp_spr_bypass;
extern spinlock_t top_clk_lock;


int mtk_drm_crtc_enable_vblank(struct drm_crtc *crtc);
void mtk_drm_crtc_disable_vblank(struct drm_crtc *crtc);
bool mtk_crtc_get_vblank_timestamp(struct drm_crtc *crtc,
				 int *max_error,
				 ktime_t *vblank_time,
				 bool in_vblank_irq);
void mtk_drm_crtc_commit(struct drm_crtc *crtc);
void mtk_crtc_ddp_irq(struct drm_crtc *crtc, struct mtk_ddp_comp *comp);
void mtk_crtc_vblank_irq(struct drm_crtc *crtc);
int mtk_drm_crtc_create(struct drm_device *drm_dev,
			const struct mtk_crtc_path_data *path_data);
void mtk_drm_crtc_plane_update(struct drm_crtc *crtc, struct drm_plane *plane,
			       struct mtk_plane_state *state);
void mtk_drm_crtc_plane_disable(struct drm_crtc *crtc, struct drm_plane *plane,
			       struct mtk_plane_state *state);
void mtk_crtc_addon_connector_connect(struct drm_crtc *crtc, struct cmdq_pkt *handle);



void mtk_drm_crtc_dump(struct drm_crtc *crtc);
void mtk_drm_crtc_analysis(struct drm_crtc *crtc);
bool mtk_crtc_is_frame_trigger_mode(struct drm_crtc *crtc);
void mtk_crtc_wait_frame_done(struct mtk_drm_crtc *mtk_crtc,
			      struct cmdq_pkt *cmdq_handle,
			      enum CRTC_DDP_PATH ddp_path,
			      int clear_event);

struct mtk_ddp_comp *mtk_ddp_comp_request_output(struct mtk_drm_crtc *mtk_crtc);
struct mtk_ddp_comp *mtk_ddp_comp_request_first(struct mtk_drm_crtc *mtk_crtc);

/* get fence */
int mtk_drm_crtc_getfence_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
int mtk_drm_crtc_get_sf_fence_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file_priv);

long mtk_crtc_wait_status(struct drm_crtc *crtc, bool status, long timeout);
void mtk_crtc_cwb_path_disconnect(struct drm_crtc *crtc);
int mtk_crtc_path_switch(struct drm_crtc *crtc, unsigned int path_sel,
			 int need_lock);
void mtk_need_vds_path_switch(struct drm_crtc *crtc);

void mtk_drm_crtc_first_enable(struct drm_crtc *crtc);
void mtk_drm_crtc_enable(struct drm_crtc *crtc, bool skip_esd);
void mtk_drm_crtc_disable(struct drm_crtc *crtc, bool need_wait, bool skip_esd);
bool mtk_crtc_with_sub_path(struct drm_crtc *crtc, unsigned int ddp_mode);

void mtk_crtc_ddp_prepare(struct mtk_drm_crtc *mtk_crtc);
void mtk_crtc_ddp_unprepare(struct mtk_drm_crtc *mtk_crtc);
void mtk_crtc_stop(struct mtk_drm_crtc *mtk_crtc, bool need_wait);
void mtk_crtc_connect_default_path(struct mtk_drm_crtc *mtk_crtc);
void mtk_crtc_disconnect_default_path(struct mtk_drm_crtc *mtk_crtc);
void mtk_crtc_config_default_path(struct mtk_drm_crtc *mtk_crtc);
void mtk_crtc_restore_plane_setting(struct mtk_drm_crtc *mtk_crtc);
bool mtk_crtc_set_status(struct drm_crtc *crtc, bool status);
int mtk_crtc_attach_addon_path_comp(struct drm_crtc *crtc,
	const struct mtk_addon_module_data *module_data, bool is_attach);
void mtk_crtc_connect_addon_module(struct drm_crtc *crtc);
void mtk_crtc_disconnect_addon_module(struct drm_crtc *crtc);
int mtk_crtc_gce_flush(struct drm_crtc *crtc, void *gce_cb, void *cb_data,
			struct cmdq_pkt *cmdq_handle);
/*Msync 2.0*/
int mtk_drm_set_msync_cmd_level_table(unsigned int level_id, unsigned int level_fps,
		unsigned int max_fps, unsigned int min_fps);
void mtk_drm_get_msync_cmd_level_table(void);
void mtk_drm_clear_msync_cmd_level_table(void);
int mtk_drm_set_msync_params_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
int mtk_drm_get_msync_params_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
struct cmdq_pkt *mtk_crtc_gce_commit_begin(struct drm_crtc *crtc,
						struct drm_crtc_state *old_crtc_state,
						struct mtk_crtc_state *crtc_state,
						bool need_sync_mml);
void mtk_crtc_pkt_create(struct cmdq_pkt **cmdq_handle,
	struct drm_crtc *crtc, struct cmdq_client *cl);
int mtk_crtc_get_mutex_id(struct drm_crtc *crtc, unsigned int ddp_mode,
			  enum mtk_ddp_comp_id find_comp);
void mtk_crtc_disconnect_path_between_component(struct drm_crtc *crtc,
						unsigned int ddp_mode,
						enum mtk_ddp_comp_id prev,
						enum mtk_ddp_comp_id next,
						struct cmdq_pkt *cmdq_handle);
void mtk_crtc_connect_path_between_component(struct drm_crtc *crtc,
					     unsigned int ddp_mode,
					     enum mtk_ddp_comp_id prev,
					     enum mtk_ddp_comp_id next,
					     struct cmdq_pkt *cmdq_handle);
int mtk_crtc_find_comp(struct drm_crtc *crtc, unsigned int ddp_mode,
		       enum mtk_ddp_comp_id comp_id);
int mtk_crtc_find_next_comp(struct drm_crtc *crtc, unsigned int ddp_mode,
			    enum mtk_ddp_comp_id comp_id);
int mtk_crtc_find_prev_comp(struct drm_crtc *crtc, unsigned int ddp_mode,
		enum mtk_ddp_comp_id comp_id);
void mtk_drm_fake_vsync_switch(struct drm_crtc *crtc, bool enable);
void mtk_crtc_check_trigger(struct mtk_drm_crtc *mtk_crtc, bool delay,
		bool need_lock);

bool mtk_crtc_is_dc_mode(struct drm_crtc *crtc);
void mtk_crtc_clear_wait_event(struct drm_crtc *crtc);
void mtk_crtc_hw_block_ready(struct drm_crtc *crtc);
int mtk_crtc_lcm_ATA(struct drm_crtc *crtc);
int mtk_crtc_mipi_freq_switch(struct drm_crtc *crtc, unsigned int en,
			unsigned int userdata);
int mtk_crtc_osc_freq_switch(struct drm_crtc *crtc, unsigned int en,
			unsigned int userdata);
int mtk_crtc_enter_tui(struct drm_crtc *crtc);
int mtk_crtc_exit_tui(struct drm_crtc *crtc);

void mtk_drm_crtc_mode_check(struct drm_crtc *crtc,
	struct drm_crtc_state *old_state, struct drm_crtc_state *new_state);
struct drm_display_mode *mtk_drm_crtc_avail_disp_mode(struct drm_crtc *crtc,
	unsigned int idx);
int mtk_drm_crtc_get_panel_original_size(struct drm_crtc *crtc, unsigned int *width,
	unsigned int *height);
unsigned int mtk_drm_primary_frame_bw(struct drm_crtc *crtc);

unsigned int mtk_drm_primary_display_get_debug_state(
	struct mtk_drm_private *priv, char *stringbuf, int buf_len);

bool mtk_crtc_with_trigger_loop(struct drm_crtc *crtc);
void mtk_crtc_stop_trig_loop(struct drm_crtc *crtc);
void mtk_crtc_start_trig_loop(struct drm_crtc *crtc);

bool mtk_crtc_with_sodi_loop(struct drm_crtc *crtc);
void mtk_crtc_stop_sodi_loop(struct drm_crtc *crtc);
void mtk_crtc_start_sodi_loop(struct drm_crtc *crtc);

bool mtk_crtc_with_event_loop(struct drm_crtc *crtc);
void mtk_crtc_stop_event_loop(struct drm_crtc *crtc);
void mtk_crtc_start_event_loop(struct drm_crtc *crtc);

int mtk_crtc_attach_ddp_comp(struct drm_crtc *crtc, int ddp_mode,
			     bool is_attach);
void mtk_crtc_change_output_mode(struct drm_crtc *crtc, int aod_en);
int mtk_crtc_user_cmd(struct drm_crtc *crtc, struct mtk_ddp_comp *comp,
		unsigned int cmd, void *params);
unsigned int mtk_drm_dump_wk_lock(struct mtk_drm_private *priv,
	char *stringbuf, int buf_len);
char *mtk_crtc_index_spy(int crtc_index);
bool mtk_drm_get_hdr_property(void);
int mtk_drm_aod_setbacklight(struct drm_crtc *crtc, unsigned int level);

int mtk_drm_crtc_wait_blank(struct mtk_drm_crtc *mtk_crtc);
void mtk_drm_crtc_init_para(struct drm_crtc *crtc);
void trigger_without_cmdq(struct drm_crtc *crtc);
void mtk_crtc_set_dirty(struct mtk_drm_crtc *mtk_crtc);
void mtk_drm_layer_dispatch_to_dual_pipe(
	unsigned int mmsys_id,
	struct mtk_plane_state *plane_state,
	struct mtk_plane_state *plane_state_l,
	struct mtk_plane_state *plane_state_r,
	unsigned int w);
void mtk_crtc_dual_layer_config(struct mtk_drm_crtc *mtk_crtc,
		struct mtk_ddp_comp *comp, unsigned int idx,
		struct mtk_plane_state *plane_state, struct cmdq_pkt *cmdq_handle);
unsigned int dual_pipe_comp_mapping(unsigned int mmsys_id, unsigned int comp_id);

int mtk_drm_crtc_set_panel_hbm(struct drm_crtc *crtc, bool en);
int mtk_drm_crtc_hbm_wait(struct drm_crtc *crtc, bool en);

unsigned int mtk_get_mmsys_id(struct drm_crtc *crtc);

void mtk_gce_backup_slot_restore(struct mtk_drm_crtc *mtk_crtc, const char *master);
void mtk_gce_backup_slot_save(struct mtk_drm_crtc *mtk_crtc, const char *master);

unsigned int *mtk_get_gce_backup_slot_va(struct mtk_drm_crtc *mtk_crtc,
			unsigned int slot_index);

dma_addr_t mtk_get_gce_backup_slot_pa(struct mtk_drm_crtc *mtk_crtc,
			unsigned int slot_index);

unsigned int mtk_get_plane_slot_idx(struct mtk_drm_crtc *mtk_crtc, unsigned int idx);
void mtk_gce_backup_slot_init(struct mtk_drm_crtc *mtk_crtc);

void mtk_crtc_mml_racing_resubmit(struct drm_crtc *crtc, struct cmdq_pkt *_cmdq_handle);
void mtk_crtc_mml_racing_stop_sync(struct drm_crtc *crtc, struct cmdq_pkt *_cmdq_handle);

bool mtk_crtc_alloc_sram(struct mtk_drm_crtc *mtk_crtc, unsigned int hrt_idx);

/* ********************* Legacy DISP API *************************** */
unsigned int DISP_GetScreenWidth(void);
unsigned int DISP_GetScreenHeight(void);

void mtk_crtc_disable_secure_state(struct drm_crtc *crtc);
int mtk_crtc_check_out_sec(struct drm_crtc *crtc);
struct golden_setting_context *
	__get_golden_setting_context(struct mtk_drm_crtc *mtk_crtc);
/***********************  PanelMaster  ********************************/
void mtk_crtc_start_for_pm(struct drm_crtc *crtc);
void mtk_crtc_stop_for_pm(struct mtk_drm_crtc *mtk_crtc, bool need_wait);
bool mtk_crtc_frame_buffer_existed(void);

/* ********************* Legacy DRM API **************************** */
int mtk_drm_format_plane_cpp(uint32_t format, unsigned int plane);

int mtk_drm_switch_te(struct drm_crtc *crtc, int te_num, bool need_lock);
int mtk_drm_ioctl_get_pq_caps(struct drm_device *dev, void *data,
	struct drm_file *file_priv);
int mtk_drm_ioctl_set_pq_caps(struct drm_device *dev, void *data,
	struct drm_file *file_priv);
void mtk_crtc_prepare_instr(struct drm_crtc *crtc);
unsigned int check_dsi_underrun_event(void);
void clear_dsi_underrun_event(void);
/* #ifdef OPLUS_FEATURE_ONSCREENFINGERPRINT */
void mtk_atomic_hbm_bypass_pq(struct drm_crtc *crtc,
		struct cmdq_pkt *handle, int en);
void mtk_drm_send_lcm_cmd_prepare(struct drm_crtc *crtc,
	struct cmdq_pkt **cmdq_handle);
void mtk_drm_send_lcm_cmd_flush(struct drm_crtc *crtc,
	struct cmdq_pkt **cmdq_handle, bool sync);

int mtk_crtc_set_high_pwm_switch(struct drm_crtc *crtc, unsigned int en);

/* #endif */ /* OPLUS_FEATURE_ONSCREENFINGERPRINT */
void mtk_crtc_update_gce_event(struct mtk_drm_crtc *mtk_crtc);
#endif /* MTK_DRM_CRTC_H */
