/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LEDB */
#define LEDB__0__DM__MASK 0xE00u
#define LEDB__0__DM__SHIFT 9u
#define LEDB__0__DR CYREG_PRT0_DR
#define LEDB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LEDB__0__HSIOM_MASK 0x0000F000u
#define LEDB__0__HSIOM_SHIFT 12u
#define LEDB__0__INTCFG CYREG_PRT0_INTCFG
#define LEDB__0__INTSTAT CYREG_PRT0_INTSTAT
#define LEDB__0__MASK 0x08u
#define LEDB__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LEDB__0__OUT_SEL_SHIFT 6u
#define LEDB__0__OUT_SEL_VAL 2u
#define LEDB__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LEDB__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LEDB__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LEDB__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LEDB__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LEDB__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LEDB__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LEDB__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LEDB__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LEDB__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LEDB__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LEDB__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LEDB__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LEDB__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LEDB__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LEDB__0__PC CYREG_PRT0_PC
#define LEDB__0__PC2 CYREG_PRT0_PC2
#define LEDB__0__PORT 0u
#define LEDB__0__PS CYREG_PRT0_PS
#define LEDB__0__SHIFT 3u
#define LEDB__DR CYREG_PRT0_DR
#define LEDB__INTCFG CYREG_PRT0_INTCFG
#define LEDB__INTSTAT CYREG_PRT0_INTSTAT
#define LEDB__MASK 0x08u
#define LEDB__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LEDB__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LEDB__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LEDB__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LEDB__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LEDB__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LEDB__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LEDB__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LEDB__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LEDB__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LEDB__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LEDB__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LEDB__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LEDB__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LEDB__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LEDB__PC CYREG_PRT0_PC
#define LEDB__PC2 CYREG_PRT0_PC2
#define LEDB__PORT 0u
#define LEDB__PS CYREG_PRT0_PS
#define LEDB__SHIFT 3u

/* SPIM */
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL_03
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL_03
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK_03
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_03
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_03
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK_01
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST_01
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_UDB_W8_A0_03
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_UDB_W8_A1_03
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_UDB_W8_D0_03
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_UDB_W8_D1_03
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_UDB_W8_F0_03
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_UDB_W8_F1_03
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define SPIM_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define SPIM_BSPIM_TxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK_00
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST_00
#define SPIM_IntClock__DIVIDER_MASK 0x0000FFFFu
#define SPIM_IntClock__ENABLE CYREG_CLK_DIVIDER_C00
#define SPIM_IntClock__ENABLE_MASK 0x80000000u
#define SPIM_IntClock__MASK 0x80000000u
#define SPIM_IntClock__REGISTER CYREG_CLK_DIVIDER_C00

/* G_LED */
#define G_LED__0__DM__MASK 0x1C0u
#define G_LED__0__DM__SHIFT 6u
#define G_LED__0__DR CYREG_PRT0_DR
#define G_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define G_LED__0__HSIOM_MASK 0x00000F00u
#define G_LED__0__HSIOM_SHIFT 8u
#define G_LED__0__INTCFG CYREG_PRT0_INTCFG
#define G_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define G_LED__0__MASK 0x04u
#define G_LED__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define G_LED__0__OUT_SEL_SHIFT 4u
#define G_LED__0__OUT_SEL_VAL 0u
#define G_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define G_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define G_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define G_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define G_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define G_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define G_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define G_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define G_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define G_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define G_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define G_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define G_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define G_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define G_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define G_LED__0__PC CYREG_PRT0_PC
#define G_LED__0__PC2 CYREG_PRT0_PC2
#define G_LED__0__PORT 0u
#define G_LED__0__PS CYREG_PRT0_PS
#define G_LED__0__SHIFT 2u
#define G_LED__DR CYREG_PRT0_DR
#define G_LED__INTCFG CYREG_PRT0_INTCFG
#define G_LED__INTSTAT CYREG_PRT0_INTSTAT
#define G_LED__MASK 0x04u
#define G_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define G_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define G_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define G_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define G_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define G_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define G_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define G_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define G_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define G_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define G_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define G_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define G_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define G_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define G_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define G_LED__PC CYREG_PRT0_PC
#define G_LED__PC2 CYREG_PRT0_PC2
#define G_LED__PORT 0u
#define G_LED__PS CYREG_PRT0_PS
#define G_LED__SHIFT 2u

/* Latch */
#define Latch__0__DM__MASK 0x38u
#define Latch__0__DM__SHIFT 3u
#define Latch__0__DR CYREG_PRT3_DR
#define Latch__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Latch__0__HSIOM_MASK 0x000000F0u
#define Latch__0__HSIOM_SHIFT 4u
#define Latch__0__INTCFG CYREG_PRT3_INTCFG
#define Latch__0__INTSTAT CYREG_PRT3_INTSTAT
#define Latch__0__MASK 0x02u
#define Latch__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Latch__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Latch__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Latch__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Latch__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Latch__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Latch__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Latch__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Latch__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Latch__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Latch__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Latch__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Latch__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Latch__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Latch__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Latch__0__PC CYREG_PRT3_PC
#define Latch__0__PC2 CYREG_PRT3_PC2
#define Latch__0__PORT 3u
#define Latch__0__PS CYREG_PRT3_PS
#define Latch__0__SHIFT 1u
#define Latch__DR CYREG_PRT3_DR
#define Latch__INTCFG CYREG_PRT3_INTCFG
#define Latch__INTSTAT CYREG_PRT3_INTSTAT
#define Latch__MASK 0x02u
#define Latch__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Latch__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Latch__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Latch__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Latch__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Latch__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Latch__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Latch__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Latch__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Latch__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Latch__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Latch__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Latch__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Latch__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Latch__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Latch__PC CYREG_PRT3_PC
#define Latch__PC2 CYREG_PRT3_PC2
#define Latch__PORT 3u
#define Latch__PS CYREG_PRT3_PS
#define Latch__SHIFT 1u

/* DC_PWM */
#define DC_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define DC_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define DC_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define DC_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define DC_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define DC_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define DC_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define DC_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define DC_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define DC_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define DC_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define DC_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Enable */
#define Enable__0__DM__MASK 0xE00000u
#define Enable__0__DM__SHIFT 21u
#define Enable__0__DR CYREG_PRT2_DR
#define Enable__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Enable__0__HSIOM_MASK 0xF0000000u
#define Enable__0__HSIOM_SHIFT 28u
#define Enable__0__INTCFG CYREG_PRT2_INTCFG
#define Enable__0__INTSTAT CYREG_PRT2_INTSTAT
#define Enable__0__MASK 0x80u
#define Enable__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enable__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enable__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enable__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enable__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enable__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enable__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enable__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enable__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enable__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enable__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enable__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enable__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enable__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enable__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enable__0__PC CYREG_PRT2_PC
#define Enable__0__PC2 CYREG_PRT2_PC2
#define Enable__0__PORT 2u
#define Enable__0__PS CYREG_PRT2_PS
#define Enable__0__SHIFT 7u
#define Enable__DR CYREG_PRT2_DR
#define Enable__INTCFG CYREG_PRT2_INTCFG
#define Enable__INTSTAT CYREG_PRT2_INTSTAT
#define Enable__MASK 0x80u
#define Enable__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enable__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enable__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enable__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enable__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enable__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enable__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enable__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enable__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enable__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enable__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enable__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enable__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enable__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enable__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enable__PC CYREG_PRT2_PC
#define Enable__PC2 CYREG_PRT2_PC2
#define Enable__PORT 2u
#define Enable__PS CYREG_PRT2_PS
#define Enable__SHIFT 7u

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_A01
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_A01

/* LED_PWM */
#define LED_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define LED_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define LED_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define LED_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define LED_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define LED_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* mosiOut */
#define mosiOut__0__DM__MASK 0x1C0000u
#define mosiOut__0__DM__SHIFT 18u
#define mosiOut__0__DR CYREG_PRT2_DR
#define mosiOut__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define mosiOut__0__HSIOM_MASK 0x0F000000u
#define mosiOut__0__HSIOM_SHIFT 24u
#define mosiOut__0__INTCFG CYREG_PRT2_INTCFG
#define mosiOut__0__INTSTAT CYREG_PRT2_INTSTAT
#define mosiOut__0__MASK 0x40u
#define mosiOut__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define mosiOut__0__OUT_SEL_SHIFT 12u
#define mosiOut__0__OUT_SEL_VAL 3u
#define mosiOut__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define mosiOut__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define mosiOut__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define mosiOut__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define mosiOut__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define mosiOut__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define mosiOut__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define mosiOut__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define mosiOut__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define mosiOut__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define mosiOut__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define mosiOut__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define mosiOut__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define mosiOut__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define mosiOut__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define mosiOut__0__PC CYREG_PRT2_PC
#define mosiOut__0__PC2 CYREG_PRT2_PC2
#define mosiOut__0__PORT 2u
#define mosiOut__0__PS CYREG_PRT2_PS
#define mosiOut__0__SHIFT 6u
#define mosiOut__DR CYREG_PRT2_DR
#define mosiOut__INTCFG CYREG_PRT2_INTCFG
#define mosiOut__INTSTAT CYREG_PRT2_INTSTAT
#define mosiOut__MASK 0x40u
#define mosiOut__PA__CFG0 CYREG_UDB_PA2_CFG0
#define mosiOut__PA__CFG1 CYREG_UDB_PA2_CFG1
#define mosiOut__PA__CFG10 CYREG_UDB_PA2_CFG10
#define mosiOut__PA__CFG11 CYREG_UDB_PA2_CFG11
#define mosiOut__PA__CFG12 CYREG_UDB_PA2_CFG12
#define mosiOut__PA__CFG13 CYREG_UDB_PA2_CFG13
#define mosiOut__PA__CFG14 CYREG_UDB_PA2_CFG14
#define mosiOut__PA__CFG2 CYREG_UDB_PA2_CFG2
#define mosiOut__PA__CFG3 CYREG_UDB_PA2_CFG3
#define mosiOut__PA__CFG4 CYREG_UDB_PA2_CFG4
#define mosiOut__PA__CFG5 CYREG_UDB_PA2_CFG5
#define mosiOut__PA__CFG6 CYREG_UDB_PA2_CFG6
#define mosiOut__PA__CFG7 CYREG_UDB_PA2_CFG7
#define mosiOut__PA__CFG8 CYREG_UDB_PA2_CFG8
#define mosiOut__PA__CFG9 CYREG_UDB_PA2_CFG9
#define mosiOut__PC CYREG_PRT2_PC
#define mosiOut__PC2 CYREG_PRT2_PC2
#define mosiOut__PORT 2u
#define mosiOut__PS CYREG_PRT2_PS
#define mosiOut__SHIFT 6u

/* sclkOut */
#define sclkOut__0__DM__MASK 0x07u
#define sclkOut__0__DM__SHIFT 0u
#define sclkOut__0__DR CYREG_PRT0_DR
#define sclkOut__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define sclkOut__0__HSIOM_MASK 0x0000000Fu
#define sclkOut__0__HSIOM_SHIFT 0u
#define sclkOut__0__INTCFG CYREG_PRT0_INTCFG
#define sclkOut__0__INTSTAT CYREG_PRT0_INTSTAT
#define sclkOut__0__MASK 0x01u
#define sclkOut__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define sclkOut__0__OUT_SEL_SHIFT 0u
#define sclkOut__0__OUT_SEL_VAL 3u
#define sclkOut__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sclkOut__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sclkOut__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sclkOut__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sclkOut__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sclkOut__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sclkOut__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sclkOut__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sclkOut__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sclkOut__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sclkOut__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sclkOut__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sclkOut__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sclkOut__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sclkOut__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sclkOut__0__PC CYREG_PRT0_PC
#define sclkOut__0__PC2 CYREG_PRT0_PC2
#define sclkOut__0__PORT 0u
#define sclkOut__0__PS CYREG_PRT0_PS
#define sclkOut__0__SHIFT 0u
#define sclkOut__DR CYREG_PRT0_DR
#define sclkOut__INTCFG CYREG_PRT0_INTCFG
#define sclkOut__INTSTAT CYREG_PRT0_INTSTAT
#define sclkOut__MASK 0x01u
#define sclkOut__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sclkOut__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sclkOut__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sclkOut__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sclkOut__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sclkOut__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sclkOut__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sclkOut__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sclkOut__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sclkOut__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sclkOut__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sclkOut__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sclkOut__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sclkOut__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sclkOut__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sclkOut__PC CYREG_PRT0_PC
#define sclkOut__PC2 CYREG_PRT0_PC2
#define sclkOut__PORT 0u
#define sclkOut__PS CYREG_PRT0_PS
#define sclkOut__SHIFT 0u

/* CapSense */
#define CapSense_Cmod__0__DM__MASK 0x1C0u
#define CapSense_Cmod__0__DM__SHIFT 6u
#define CapSense_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD__CSD_ID CYREG_CSD_ID
#define CapSense_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_IDACComp_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_IDACMod_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x8000u
#define CapSense_ISR__INTC_NUMBER 15u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_ISR__INTC_PRIOR_NUM 0u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_ModClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_ModClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_ModClk__ENABLE_MASK 0x80000000u
#define CapSense_ModClk__MASK 0x80000000u
#define CapSense_ModClk__REGISTER CYREG_CLK_DIVIDER_A00
#define CapSense_Sns__0__DM__MASK 0x38u
#define CapSense_Sns__0__DM__SHIFT 3u
#define CapSense_Sns__0__DR CYREG_PRT1_DR
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__0__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__0__HSIOM_SHIFT 4u
#define CapSense_Sns__0__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__0__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__0__MASK 0x02u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__0__PC CYREG_PRT1_PC
#define CapSense_Sns__0__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__0__PORT 1u
#define CapSense_Sns__0__PS CYREG_PRT1_PS
#define CapSense_Sns__0__SHIFT 1u
#define CapSense_Sns__1__DM__MASK 0x1C0u
#define CapSense_Sns__1__DM__SHIFT 6u
#define CapSense_Sns__1__DR CYREG_PRT1_DR
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__1__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__1__HSIOM_SHIFT 8u
#define CapSense_Sns__1__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__1__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__1__MASK 0x04u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__1__PC CYREG_PRT1_PC
#define CapSense_Sns__1__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__1__PORT 1u
#define CapSense_Sns__1__PS CYREG_PRT1_PS
#define CapSense_Sns__1__SHIFT 2u
#define CapSense_Sns__2__DM__MASK 0xE00u
#define CapSense_Sns__2__DM__SHIFT 9u
#define CapSense_Sns__2__DR CYREG_PRT1_DR
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__2__HSIOM_SHIFT 12u
#define CapSense_Sns__2__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__2__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__2__MASK 0x08u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__2__PC CYREG_PRT1_PC
#define CapSense_Sns__2__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__2__PORT 1u
#define CapSense_Sns__2__PS CYREG_PRT1_PS
#define CapSense_Sns__2__SHIFT 3u
#define CapSense_Sns__3__DM__MASK 0x7000u
#define CapSense_Sns__3__DM__SHIFT 12u
#define CapSense_Sns__3__DR CYREG_PRT1_DR
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__3__HSIOM_SHIFT 16u
#define CapSense_Sns__3__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__3__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__3__MASK 0x10u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__3__PC CYREG_PRT1_PC
#define CapSense_Sns__3__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__3__PORT 1u
#define CapSense_Sns__3__PS CYREG_PRT1_PS
#define CapSense_Sns__3__SHIFT 4u
#define CapSense_Sns__4__DM__MASK 0x38000u
#define CapSense_Sns__4__DM__SHIFT 15u
#define CapSense_Sns__4__DR CYREG_PRT1_DR
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__4__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__4__HSIOM_SHIFT 20u
#define CapSense_Sns__4__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__4__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__4__MASK 0x20u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__4__PC CYREG_PRT1_PC
#define CapSense_Sns__4__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__4__PORT 1u
#define CapSense_Sns__4__PS CYREG_PRT1_PS
#define CapSense_Sns__4__SHIFT 5u
#define CapSense_Sns__DR CYREG_PRT1_DR
#define CapSense_Sns__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns0__DM__MASK 0x38u
#define CapSense_Sns__LinearSlider0_Sns0__DM__SHIFT 3u
#define CapSense_Sns__LinearSlider0_Sns0__DR CYREG_PRT1_DR
#define CapSense_Sns__LinearSlider0_Sns0__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__LinearSlider0_Sns0__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns0__MASK 0x02u
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__LinearSlider0_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__LinearSlider0_Sns0__PC CYREG_PRT1_PC
#define CapSense_Sns__LinearSlider0_Sns0__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__LinearSlider0_Sns0__PORT 1u
#define CapSense_Sns__LinearSlider0_Sns0__PS CYREG_PRT1_PS
#define CapSense_Sns__LinearSlider0_Sns0__SHIFT 1u
#define CapSense_Sns__LinearSlider0_Sns1__DM__MASK 0x1C0u
#define CapSense_Sns__LinearSlider0_Sns1__DM__SHIFT 6u
#define CapSense_Sns__LinearSlider0_Sns1__DR CYREG_PRT1_DR
#define CapSense_Sns__LinearSlider0_Sns1__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__LinearSlider0_Sns1__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns1__MASK 0x04u
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__LinearSlider0_Sns1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__LinearSlider0_Sns1__PC CYREG_PRT1_PC
#define CapSense_Sns__LinearSlider0_Sns1__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__LinearSlider0_Sns1__PORT 1u
#define CapSense_Sns__LinearSlider0_Sns1__PS CYREG_PRT1_PS
#define CapSense_Sns__LinearSlider0_Sns1__SHIFT 2u
#define CapSense_Sns__LinearSlider0_Sns2__DM__MASK 0xE00u
#define CapSense_Sns__LinearSlider0_Sns2__DM__SHIFT 9u
#define CapSense_Sns__LinearSlider0_Sns2__DR CYREG_PRT1_DR
#define CapSense_Sns__LinearSlider0_Sns2__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__LinearSlider0_Sns2__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns2__MASK 0x08u
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__LinearSlider0_Sns2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__LinearSlider0_Sns2__PC CYREG_PRT1_PC
#define CapSense_Sns__LinearSlider0_Sns2__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__LinearSlider0_Sns2__PORT 1u
#define CapSense_Sns__LinearSlider0_Sns2__PS CYREG_PRT1_PS
#define CapSense_Sns__LinearSlider0_Sns2__SHIFT 3u
#define CapSense_Sns__LinearSlider0_Sns3__DM__MASK 0x7000u
#define CapSense_Sns__LinearSlider0_Sns3__DM__SHIFT 12u
#define CapSense_Sns__LinearSlider0_Sns3__DR CYREG_PRT1_DR
#define CapSense_Sns__LinearSlider0_Sns3__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__LinearSlider0_Sns3__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns3__MASK 0x10u
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__LinearSlider0_Sns3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__LinearSlider0_Sns3__PC CYREG_PRT1_PC
#define CapSense_Sns__LinearSlider0_Sns3__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__LinearSlider0_Sns3__PORT 1u
#define CapSense_Sns__LinearSlider0_Sns3__PS CYREG_PRT1_PS
#define CapSense_Sns__LinearSlider0_Sns3__SHIFT 4u
#define CapSense_Sns__LinearSlider0_Sns4__DM__MASK 0x38000u
#define CapSense_Sns__LinearSlider0_Sns4__DM__SHIFT 15u
#define CapSense_Sns__LinearSlider0_Sns4__DR CYREG_PRT1_DR
#define CapSense_Sns__LinearSlider0_Sns4__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__LinearSlider0_Sns4__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__LinearSlider0_Sns4__MASK 0x20u
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__LinearSlider0_Sns4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__LinearSlider0_Sns4__PC CYREG_PRT1_PC
#define CapSense_Sns__LinearSlider0_Sns4__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__LinearSlider0_Sns4__PORT 1u
#define CapSense_Sns__LinearSlider0_Sns4__PS CYREG_PRT1_PS
#define CapSense_Sns__LinearSlider0_Sns4__SHIFT 5u
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__PC CYREG_PRT1_PC
#define CapSense_Sns__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__PORT 1u
#define CapSense_Sns__PS CYREG_PRT1_PS
#define CapSense_SnsClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SnsClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_SnsClk__ENABLE_MASK 0x80000000u
#define CapSense_SnsClk__MASK 0x80000000u
#define CapSense_SnsClk__REGISTER CYREG_CLK_DIVIDER_B00

/* servoOut */
#define servoOut__0__DM__MASK 0x7000u
#define servoOut__0__DM__SHIFT 12u
#define servoOut__0__DR CYREG_PRT3_DR
#define servoOut__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define servoOut__0__HSIOM_MASK 0x000F0000u
#define servoOut__0__HSIOM_SHIFT 16u
#define servoOut__0__INTCFG CYREG_PRT3_INTCFG
#define servoOut__0__INTSTAT CYREG_PRT3_INTSTAT
#define servoOut__0__MASK 0x10u
#define servoOut__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define servoOut__0__OUT_SEL_SHIFT 8u
#define servoOut__0__OUT_SEL_VAL 0u
#define servoOut__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define servoOut__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define servoOut__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define servoOut__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define servoOut__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define servoOut__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define servoOut__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define servoOut__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define servoOut__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define servoOut__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define servoOut__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define servoOut__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define servoOut__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define servoOut__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define servoOut__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define servoOut__0__PC CYREG_PRT3_PC
#define servoOut__0__PC2 CYREG_PRT3_PC2
#define servoOut__0__PORT 3u
#define servoOut__0__PS CYREG_PRT3_PS
#define servoOut__0__SHIFT 4u
#define servoOut__DR CYREG_PRT3_DR
#define servoOut__INTCFG CYREG_PRT3_INTCFG
#define servoOut__INTSTAT CYREG_PRT3_INTSTAT
#define servoOut__MASK 0x10u
#define servoOut__PA__CFG0 CYREG_UDB_PA3_CFG0
#define servoOut__PA__CFG1 CYREG_UDB_PA3_CFG1
#define servoOut__PA__CFG10 CYREG_UDB_PA3_CFG10
#define servoOut__PA__CFG11 CYREG_UDB_PA3_CFG11
#define servoOut__PA__CFG12 CYREG_UDB_PA3_CFG12
#define servoOut__PA__CFG13 CYREG_UDB_PA3_CFG13
#define servoOut__PA__CFG14 CYREG_UDB_PA3_CFG14
#define servoOut__PA__CFG2 CYREG_UDB_PA3_CFG2
#define servoOut__PA__CFG3 CYREG_UDB_PA3_CFG3
#define servoOut__PA__CFG4 CYREG_UDB_PA3_CFG4
#define servoOut__PA__CFG5 CYREG_UDB_PA3_CFG5
#define servoOut__PA__CFG6 CYREG_UDB_PA3_CFG6
#define servoOut__PA__CFG7 CYREG_UDB_PA3_CFG7
#define servoOut__PA__CFG8 CYREG_UDB_PA3_CFG8
#define servoOut__PA__CFG9 CYREG_UDB_PA3_CFG9
#define servoOut__PC CYREG_PRT3_PC
#define servoOut__PC2 CYREG_PRT3_PC2
#define servoOut__PORT 3u
#define servoOut__PS CYREG_PRT3_PS
#define servoOut__SHIFT 4u

/* SERVO_PWM */
#define SERVO_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define SERVO_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define SERVO_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define SERVO_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define SERVO_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define SERVO_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define SERVO_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define SERVO_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define SERVO_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define SERVO_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define SERVO_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* ReversePin */
#define ReversePin__0__DM__MASK 0xE00000u
#define ReversePin__0__DM__SHIFT 21u
#define ReversePin__0__DR CYREG_PRT0_DR
#define ReversePin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ReversePin__0__HSIOM_MASK 0xF0000000u
#define ReversePin__0__HSIOM_SHIFT 28u
#define ReversePin__0__INTCFG CYREG_PRT0_INTCFG
#define ReversePin__0__INTSTAT CYREG_PRT0_INTSTAT
#define ReversePin__0__MASK 0x80u
#define ReversePin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ReversePin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ReversePin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ReversePin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ReversePin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ReversePin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ReversePin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ReversePin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ReversePin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ReversePin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ReversePin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ReversePin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ReversePin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ReversePin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ReversePin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ReversePin__0__PC CYREG_PRT0_PC
#define ReversePin__0__PC2 CYREG_PRT0_PC2
#define ReversePin__0__PORT 0u
#define ReversePin__0__PS CYREG_PRT0_PS
#define ReversePin__0__SHIFT 7u
#define ReversePin__DR CYREG_PRT0_DR
#define ReversePin__INTCFG CYREG_PRT0_INTCFG
#define ReversePin__INTSTAT CYREG_PRT0_INTSTAT
#define ReversePin__MASK 0x80u
#define ReversePin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ReversePin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ReversePin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ReversePin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ReversePin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ReversePin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ReversePin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ReversePin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ReversePin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ReversePin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ReversePin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ReversePin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ReversePin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ReversePin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ReversePin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ReversePin__PC CYREG_PRT0_PC
#define ReversePin__PC2 CYREG_PRT0_PC2
#define ReversePin__PORT 0u
#define ReversePin__PS CYREG_PRT0_PS
#define ReversePin__SHIFT 7u

/* dcMotorOut */
#define dcMotorOut__0__DM__MASK 0x07u
#define dcMotorOut__0__DM__SHIFT 0u
#define dcMotorOut__0__DR CYREG_PRT3_DR
#define dcMotorOut__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define dcMotorOut__0__HSIOM_MASK 0x0000000Fu
#define dcMotorOut__0__HSIOM_SHIFT 0u
#define dcMotorOut__0__INTCFG CYREG_PRT3_INTCFG
#define dcMotorOut__0__INTSTAT CYREG_PRT3_INTSTAT
#define dcMotorOut__0__MASK 0x01u
#define dcMotorOut__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define dcMotorOut__0__OUT_SEL_SHIFT 0u
#define dcMotorOut__0__OUT_SEL_VAL 1u
#define dcMotorOut__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dcMotorOut__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dcMotorOut__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dcMotorOut__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dcMotorOut__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dcMotorOut__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dcMotorOut__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dcMotorOut__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dcMotorOut__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dcMotorOut__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dcMotorOut__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dcMotorOut__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dcMotorOut__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dcMotorOut__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dcMotorOut__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dcMotorOut__0__PC CYREG_PRT3_PC
#define dcMotorOut__0__PC2 CYREG_PRT3_PC2
#define dcMotorOut__0__PORT 3u
#define dcMotorOut__0__PS CYREG_PRT3_PS
#define dcMotorOut__0__SHIFT 0u
#define dcMotorOut__DR CYREG_PRT3_DR
#define dcMotorOut__INTCFG CYREG_PRT3_INTCFG
#define dcMotorOut__INTSTAT CYREG_PRT3_INTSTAT
#define dcMotorOut__MASK 0x01u
#define dcMotorOut__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dcMotorOut__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dcMotorOut__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dcMotorOut__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dcMotorOut__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dcMotorOut__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dcMotorOut__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dcMotorOut__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dcMotorOut__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dcMotorOut__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dcMotorOut__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dcMotorOut__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dcMotorOut__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dcMotorOut__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dcMotorOut__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dcMotorOut__PC CYREG_PRT3_PC
#define dcMotorOut__PC2 CYREG_PRT3_PC2
#define dcMotorOut__PORT 3u
#define dcMotorOut__PS CYREG_PRT3_PS
#define dcMotorOut__SHIFT 0u

/* DirectionInt */
#define DirectionInt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define DirectionInt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define DirectionInt__INTC_MASK 0x01u
#define DirectionInt__INTC_NUMBER 0u
#define DirectionInt__INTC_PRIOR_MASK 0xC0u
#define DirectionInt__INTC_PRIOR_NUM 3u
#define DirectionInt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define DirectionInt__INTC_SET_EN_REG CYREG_CM0_ISER
#define DirectionInt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Stepper_Timer */
#define Stepper_Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Stepper_Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Stepper_Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Stepper_Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Stepper_Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Stepper_Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Stepper_Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Stepper_Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Stepper_Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Stepper_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Stepper_Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* StepperInterrupt */
#define StepperInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define StepperInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define StepperInterrupt__INTC_MASK 0x10000u
#define StepperInterrupt__INTC_NUMBER 16u
#define StepperInterrupt__INTC_PRIOR_MASK 0xC0u
#define StepperInterrupt__INTC_PRIOR_NUM 3u
#define StepperInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR4
#define StepperInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define StepperInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "MotorControll"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
