

================================================================
== Vivado HLS Report for 'dense_resource_2_0'
================================================================
* Date:           Fri Aug 19 15:49:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %data_0_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 12 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, -259" [./example.h:142->./example.h:267]   --->   Operation 13 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %data_1_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 15 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %data_1_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 16 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_2, 59" [./example.h:142->./example.h:267]   --->   Operation 17 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_1, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 18 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %data_2_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 19 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i14 %data_2_V_read_2 to i17" [./example.h:142->./example.h:267]   --->   Operation 20 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_2_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %shl_ln to i20" [./example.h:142->./example.h:267]   --->   Operation 22 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_2, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 23 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i17 %shl_ln1118_1 to i18" [./example.h:142->./example.h:267]   --->   Operation 24 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i17 %shl_ln1118_1 to i20" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.56ns)   --->   "%add_ln1118 = add i20 %sext_ln1118_7, %sext_ln1118_11" [./example.h:142->./example.h:267]   --->   Operation 26 'add' 'add_ln1118' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 27 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln708_2 to i14" [./example.h:142->./example.h:267]   --->   Operation 28 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %data_3_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 29 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %data_3_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 30 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %data_3_V_read_2 to i17" [./example.h:142->./example.h:267]   --->   Operation 31 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_6, -45" [./example.h:142->./example.h:267]   --->   Operation 32 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_2, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 33 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_4_V_read_2, i32 3, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 34 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %data_6_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 35 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %data_7_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 36 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i14 %data_7_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 37 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln708_1, %trunc_ln" [./example.h:267]   --->   Operation 38 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i14 %trunc_ln708_3, %sext_ln708" [./example.h:267]   --->   Operation 39 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i14 %add_ln703, %add_ln703_1" [./example.h:267]   --->   Operation 40 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i21 %sext_ln1118, 311" [./example.h:142->./example.h:267]   --->   Operation 41 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_3, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 42 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_2, -219" [./example.h:142->./example.h:267]   --->   Operation 43 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_4, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 44 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_4, -227" [./example.h:142->./example.h:267]   --->   Operation 45 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_5, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 46 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_3_V_read_2, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i17 %shl_ln1118_4 to i18" [./example.h:142->./example.h:267]   --->   Operation 48 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%sub_ln1118 = sub i18 0, %sext_ln1118_25" [./example.h:142->./example.h:267]   --->   Operation 49 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 50 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i11 %trunc_ln708_7 to i14" [./example.h:142->./example.h:267]   --->   Operation 51 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.55ns)   --->   "%add_ln703_8 = add i14 %trunc_ln708_9, %trunc_ln708_8" [./example.h:267]   --->   Operation 52 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_9 = add i14 %sext_ln708_5, %trunc_ln708_s" [./example.h:267]   --->   Operation 53 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_10 = add i14 %add_ln703_8, %add_ln703_9" [./example.h:267]   --->   Operation 54 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118, -452" [./example.h:142->./example.h:267]   --->   Operation 55 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_8, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 56 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i21 %sext_ln1118_2, -47" [./example.h:142->./example.h:267]   --->   Operation 57 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_9, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 58 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %data_2_V_read_2, i32 2, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 59 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i12 %tmp_5 to i13" [./example.h:142->./example.h:267]   --->   Operation 60 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_3_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 61 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i18 %shl_ln1118_7 to i19" [./example.h:142->./example.h:267]   --->   Operation 62 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_3_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 63 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %shl_ln1118_8 to i17" [./example.h:142->./example.h:267]   --->   Operation 64 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %shl_ln1118_8 to i19" [./example.h:142->./example.h:267]   --->   Operation 65 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.58ns)   --->   "%sub_ln1118_1 = sub i19 %sext_ln1118_31, %sext_ln1118_29" [./example.h:142->./example.h:267]   --->   Operation 66 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_1, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i12 %tmp_6 to i13" [./example.h:142->./example.h:267]   --->   Operation 68 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_5_V_read_2, i32 1, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 69 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i21 %sext_ln1118_14, 59" [./example.h:142->./example.h:267]   --->   Operation 70 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_11, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 71 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_16 = add i14 %trunc_ln708_14, %trunc_ln708_13" [./example.h:267]   --->   Operation 72 'add' 'add_ln703_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.52ns)   --->   "%add_ln703_17 = add i13 %sext_ln1118_55, %sext_ln1118_54" [./example.h:267]   --->   Operation 73 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i13 %add_ln703_17 to i14" [./example.h:267]   --->   Operation 74 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_18 = add i14 %add_ln703_16, %sext_ln703_4" [./example.h:267]   --->   Operation 75 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_0_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 76 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i19 %shl_ln1118_10 to i20" [./example.h:142->./example.h:267]   --->   Operation 77 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.56ns)   --->   "%sub_ln1118_3 = sub i20 %sext_ln1118_34, %sext_ln1118_1" [./example.h:142->./example.h:267]   --->   Operation 78 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_3, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 79 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln708_10 = sext i13 %trunc_ln708_19 to i14" [./example.h:142->./example.h:267]   --->   Operation 80 'sext' 'sext_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_1_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 81 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i19 %shl_ln1118_11 to i20" [./example.h:142->./example.h:267]   --->   Operation 82 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_4 = sub i20 0, %sext_ln1118_35" [./example.h:142->./example.h:267]   --->   Operation 83 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %shl_ln1118_12 to i20" [./example.h:142->./example.h:267]   --->   Operation 85 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_5 = sub i20 %sub_ln1118_4, %sext_ln1118_36" [./example.h:142->./example.h:267]   --->   Operation 86 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_5, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 87 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln708_11 = sext i13 %trunc_ln708_20 to i14" [./example.h:142->./example.h:267]   --->   Operation 88 'sext' 'sext_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 89 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %shl_ln1118_13 to i17" [./example.h:142->./example.h:267]   --->   Operation 90 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_6 = sub i17 0, %sext_ln1118_37" [./example.h:142->./example.h:267]   --->   Operation 91 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln1118_7 = sub i17 %sub_ln1118_6, %sext_ln1118_5" [./example.h:142->./example.h:267]   --->   Operation 92 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_7, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 93 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln708_12 = sext i10 %trunc_ln708_21 to i14" [./example.h:142->./example.h:267]   --->   Operation 94 'sext' 'sext_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_3_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 95 'bitconcatenate' 'shl_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i19 %shl_ln1118_14 to i20" [./example.h:142->./example.h:267]   --->   Operation 96 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_3_V_read_2, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 97 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i15 %shl_ln1118_15 to i20" [./example.h:142->./example.h:267]   --->   Operation 98 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.56ns)   --->   "%sub_ln1118_8 = sub i20 %sext_ln1118_38, %sext_ln1118_39" [./example.h:142->./example.h:267]   --->   Operation 99 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_8, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 100 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln708_13 = sext i13 %trunc_ln708_22 to i14" [./example.h:142->./example.h:267]   --->   Operation 101 'sext' 'sext_ln708_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i21 %sext_ln1118_14, -42" [./example.h:142->./example.h:267]   --->   Operation 102 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_12, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 103 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.54ns)   --->   "%add_ln703_24 = add i14 %sext_ln708_11, %sext_ln708_10" [./example.h:267]   --->   Operation 104 'add' 'add_ln703_24' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_25 = add i14 %sext_ln708_13, %sext_ln708_12" [./example.h:267]   --->   Operation 105 'add' 'add_ln703_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_26 = add i14 %add_ln703_24, %add_ln703_25" [./example.h:267]   --->   Operation 106 'add' 'add_ln703_26' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_12 = sub i20 0, %sext_ln1118_34" [./example.h:142->./example.h:267]   --->   Operation 107 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_13 = sub i20 %sub_ln1118_12, %sext_ln1118_1" [./example.h:142->./example.h:267]   --->   Operation 108 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_13, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 109 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln708_15 = sext i13 %trunc_ln708_25 to i14" [./example.h:142->./example.h:267]   --->   Operation 110 'sext' 'sext_ln708_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i20 %sext_ln1118_3, -26" [./example.h:142->./example.h:267]   --->   Operation 111 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_13, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 112 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln708_16 = sext i13 %trunc_ln708_26 to i14" [./example.h:142->./example.h:267]   --->   Operation 113 'sext' 'sext_ln708_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.56ns)   --->   "%sub_ln1118_14 = sub i20 %sext_ln1118_7, %sext_ln1118_11" [./example.h:142->./example.h:267]   --->   Operation 114 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_14, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 115 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln708_17 = sext i13 %trunc_ln708_27 to i14" [./example.h:142->./example.h:267]   --->   Operation 116 'sext' 'sext_ln708_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i20 %sext_ln1118_13, -29" [./example.h:142->./example.h:267]   --->   Operation 117 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_14, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 118 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln708_18 = sext i13 %trunc_ln708_28 to i14" [./example.h:142->./example.h:267]   --->   Operation 119 'sext' 'sext_ln708_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i21 %sext_ln1118_12, -43" [./example.h:142->./example.h:267]   --->   Operation 120 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_16, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 121 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.54ns)   --->   "%add_ln703_32 = add i14 %sext_ln708_16, %sext_ln708_15" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_32' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_33 = add i14 %sext_ln708_18, %sext_ln708_17" [./example.h:267]   --->   Operation 123 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_34 = add i14 %add_ln703_32, %add_ln703_33" [./example.h:267]   --->   Operation 124 'add' 'add_ln703_34' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i21 %sext_ln1118, -134" [./example.h:142->./example.h:267]   --->   Operation 125 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_17, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 126 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1118_20 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_2, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 127 'bitconcatenate' 'shl_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i17 %shl_ln1118_20 to i20" [./example.h:142->./example.h:267]   --->   Operation 128 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.56ns)   --->   "%sub_ln1118_17 = sub i20 %sext_ln1118_47, %sext_ln1118_35" [./example.h:142->./example.h:267]   --->   Operation 129 'sub' 'sub_ln1118_17' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_17, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 130 'partselect' 'trunc_ln708_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln708_21 = sext i13 %trunc_ln708_34 to i14" [./example.h:142->./example.h:267]   --->   Operation 131 'sext' 'sext_ln708_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul i21 %sext_ln1118_4, -71" [./example.h:142->./example.h:267]   --->   Operation 132 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_18, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 133 'partselect' 'trunc_ln708_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.60ns)   --->   "%sub_ln1118_18 = sub i17 %sext_ln1118_30, %sext_ln1118_15" [./example.h:142->./example.h:267]   --->   Operation 134 'sub' 'sub_ln1118_18' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_18, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 135 'partselect' 'trunc_ln708_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln708_22 = sext i10 %trunc_ln708_36 to i14" [./example.h:142->./example.h:267]   --->   Operation 136 'sext' 'sext_ln708_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i20 %sext_ln1118_22, 21" [./example.h:142->./example.h:267]   --->   Operation 137 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_19, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 138 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.55ns)   --->   "%add_ln703_40 = add i14 %sext_ln708_21, %trunc_ln708_33" [./example.h:267]   --->   Operation 139 'add' 'add_ln703_40' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_41 = add i14 %sext_ln708_22, %trunc_ln708_35" [./example.h:267]   --->   Operation 140 'add' 'add_ln703_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_42 = add i14 %add_ln703_40, %add_ln703_41" [./example.h:267]   --->   Operation 141 'add' 'add_ln703_42' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i21 %sext_ln1118, 212" [./example.h:142->./example.h:267]   --->   Operation 142 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_20, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 143 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i21 %sext_ln1118_2, -87" [./example.h:142->./example.h:267]   --->   Operation 144 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_21, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 145 'partselect' 'trunc_ln708_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i21 %sext_ln1118_4, -174" [./example.h:142->./example.h:267]   --->   Operation 146 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_22, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 147 'partselect' 'trunc_ln708_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.56ns)   --->   "%sub_ln1118_23 = sub i20 0, %sext_ln1118_38" [./example.h:142->./example.h:267]   --->   Operation 148 'sub' 'sub_ln1118_23' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_23, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 149 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln708_27 = sext i13 %trunc_ln708_44 to i14" [./example.h:142->./example.h:267]   --->   Operation 150 'sext' 'sext_ln708_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_7_V_read_2, i32 6, i32 13)" [./example.h:267]   --->   Operation 151 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.55ns)   --->   "%add_ln703_48 = add i14 %trunc_ln708_42, %trunc_ln708_41" [./example.h:267]   --->   Operation 152 'add' 'add_ln703_48' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_49 = add i14 %sext_ln708_27, %trunc_ln708_43" [./example.h:267]   --->   Operation 153 'add' 'add_ln703_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 154 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_50 = add i14 %add_ln703_48, %add_ln703_49" [./example.h:267]   --->   Operation 154 'add' 'add_ln703_50' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 155 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i21 %sext_ln1118, -70" [./example.h:142->./example.h:267]   --->   Operation 155 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_24, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 156 'partselect' 'trunc_ln708_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i21 %sext_ln1118_2, -50" [./example.h:142->./example.h:267]   --->   Operation 157 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_25, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 158 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1118_25 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_2_V_read_2, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 159 'bitconcatenate' 'shl_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i15 %shl_ln1118_25 to i18" [./example.h:142->./example.h:267]   --->   Operation 160 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.59ns)   --->   "%sub_ln1118_26 = sub i18 %sext_ln1118_51, %sext_ln1118_9" [./example.h:142->./example.h:267]   --->   Operation 161 'sub' 'sub_ln1118_26' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_26, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 162 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln708_29 = sext i11 %trunc_ln708_50 to i14" [./example.h:142->./example.h:267]   --->   Operation 163 'sext' 'sext_ln708_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i20 %sext_ln1118_13, 19" [./example.h:142->./example.h:267]   --->   Operation 164 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_26, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 165 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln708_30 = sext i13 %trunc_ln708_51 to i14" [./example.h:142->./example.h:267]   --->   Operation 166 'sext' 'sext_ln708_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.55ns)   --->   "%add_ln703_56 = add i14 %trunc_ln708_49, %trunc_ln708_48" [./example.h:267]   --->   Operation 167 'add' 'add_ln703_56' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_57 = add i14 %sext_ln708_30, %sext_ln708_29" [./example.h:267]   --->   Operation 168 'add' 'add_ln703_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 169 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_58 = add i14 %add_ln703_56, %add_ln703_57" [./example.h:267]   --->   Operation 169 'add' 'add_ln703_58' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %data_4_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 170 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i14 %data_4_V_read_2 to i17" [./example.h:142->./example.h:267]   --->   Operation 171 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i14 %data_4_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 172 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i11 %trunc_ln708_4 to i14" [./example.h:142->./example.h:267]   --->   Operation 173 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %data_5_V_read_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 174 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %data_5_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 175 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %data_5_V_read_2 to i19" [./example.h:142->./example.h:267]   --->   Operation 176 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read_2, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 177 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i20 %shl_ln1118_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 178 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 179 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i16 %shl_ln1118_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 180 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.55ns)   --->   "%add_ln1118_1 = add i21 %sext_ln1118_18, %sext_ln1118_19" [./example.h:142->./example.h:267]   --->   Operation 181 'add' 'add_ln1118_1' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_1, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 182 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i14 %data_6_V_read_2 to i20" [./example.h:142->./example.h:267]   --->   Operation 183 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 184 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i19 %tmp to i20" [./example.h:142->./example.h:267]   --->   Operation 185 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.56ns)   --->   "%sub_ln1118_29 = sub i20 %sext_ln1118_20, %sext_ln1118_21" [./example.h:142->./example.h:267]   --->   Operation 186 'sub' 'sub_ln1118_29' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_29, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 187 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i13 %trunc_ln708_6 to i14" [./example.h:142->./example.h:267]   --->   Operation 188 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %data_7_V_read_2 to i17" [./example.h:142->./example.h:267]   --->   Operation 189 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %data_7_V_read_2 to i18" [./example.h:142->./example.h:267]   --->   Operation 190 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_7_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 191 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i16 %tmp_1 to i17" [./example.h:142->./example.h:267]   --->   Operation 192 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.60ns)   --->   "%sub_ln1118_30 = sub i17 %sext_ln1118_23, %sext_ln1118_45" [./example.h:142->./example.h:267]   --->   Operation 193 'sub' 'sub_ln1118_30' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_30, i32 7, i32 16)" [./example.h:267]   --->   Operation 194 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %tmp_3 to i11" [./example.h:267]   --->   Operation 195 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.55ns)   --->   "%add_ln703_3 = add i14 %trunc_ln708_5, %sext_ln708_3" [./example.h:267]   --->   Operation 196 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.54ns)   --->   "%add_ln703_4 = add i11 %sext_ln703, -11" [./example.h:267]   --->   Operation 197 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %add_ln703_4 to i14" [./example.h:267]   --->   Operation 198 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln703_5 = add i14 %sext_ln708_4, %sext_ln703_1" [./example.h:267]   --->   Operation 199 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i14 %add_ln703_3, %add_ln703_5" [./example.h:267]   --->   Operation 200 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i14 %add_ln703_2, %add_ln703_6" [./example.h:267]   --->   Operation 201 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_4_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 202 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %shl_ln1118_5 to i17" [./example.h:142->./example.h:267]   --->   Operation 203 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.60ns)   --->   "%add_ln1118_2 = add i17 %sext_ln708_1, %sext_ln1118_26" [./example.h:142->./example.h:267]   --->   Operation 204 'add' 'add_ln1118_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118_2, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 205 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln708_6 = sext i10 %trunc_ln708_10 to i14" [./example.h:142->./example.h:267]   --->   Operation 206 'sext' 'sext_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i21 %sext_ln1118_10, -443" [./example.h:142->./example.h:267]   --->   Operation 207 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_6, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 208 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i20 %sext_ln1118_20, 25" [./example.h:142->./example.h:267]   --->   Operation 209 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_7, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 210 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln708_7 = sext i13 %trunc_ln708_12 to i14" [./example.h:142->./example.h:267]   --->   Operation 211 'sext' 'sext_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_7_V_read_2, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 212 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i17 %shl_ln1118_6 to i18" [./example.h:142->./example.h:267]   --->   Operation 213 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i17 %shl_ln1118_6 to i20" [./example.h:142->./example.h:267]   --->   Operation 214 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.59ns)   --->   "%add_ln1118_3 = add i18 %sext_ln1118_24, %sext_ln1118_27" [./example.h:142->./example.h:267]   --->   Operation 215 'add' 'add_ln1118_3' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118_3, i32 7, i32 17)" [./example.h:267]   --->   Operation 216 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %tmp_4 to i12" [./example.h:267]   --->   Operation 217 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.55ns)   --->   "%add_ln703_11 = add i14 %trunc_ln708_11, %sext_ln708_6" [./example.h:267]   --->   Operation 218 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.53ns)   --->   "%add_ln703_12 = add i12 %sext_ln703_2, 56" [./example.h:267]   --->   Operation 219 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %add_ln703_12 to i14" [./example.h:267]   --->   Operation 220 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.54ns)   --->   "%add_ln703_13 = add i14 %sext_ln708_7, %sext_ln703_3" [./example.h:267]   --->   Operation 221 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_14 = add i14 %add_ln703_11, %add_ln703_13" [./example.h:267]   --->   Operation 222 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_15 = add i14 %add_ln703_10, %add_ln703_14" [./example.h:267]   --->   Operation 223 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i21 %sext_ln1118_8, 38" [./example.h:142->./example.h:267]   --->   Operation 224 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_10, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 225 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln708_8 = sext i13 %trunc_ln708_16 to i14" [./example.h:142->./example.h:267]   --->   Operation 226 'sext' 'sext_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_6_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 227 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i18 %shl_ln1118_9 to i19" [./example.h:142->./example.h:267]   --->   Operation 228 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_6_V_read_2, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 229 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i15 %shl_ln1118_s to i19" [./example.h:142->./example.h:267]   --->   Operation 230 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.58ns)   --->   "%sub_ln1118_2 = sub i19 %sext_ln1118_32, %sext_ln1118_33" [./example.h:142->./example.h:267]   --->   Operation 231 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_2, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 232 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln708_9 = sext i12 %trunc_ln708_17 to i14" [./example.h:142->./example.h:267]   --->   Operation 233 'sext' 'sext_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.55ns)   --->   "%add_ln703_19 = add i14 %sext_ln708_8, %trunc_ln708_15" [./example.h:267]   --->   Operation 234 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_20 = add i14 %trunc_ln708_18, -3" [./example.h:267]   --->   Operation 235 'add' 'add_ln703_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_21 = add i14 %sext_ln708_9, %add_ln703_20" [./example.h:267]   --->   Operation 236 'add' 'add_ln703_21' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_22 = add i14 %add_ln703_19, %add_ln703_21" [./example.h:267]   --->   Operation 237 'add' 'add_ln703_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 238 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_23 = add i14 %add_ln703_18, %add_ln703_22" [./example.h:267]   --->   Operation 238 'add' 'add_ln703_23' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_2, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 239 'bitconcatenate' 'shl_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i17 %shl_ln1118_16 to i18" [./example.h:142->./example.h:267]   --->   Operation 240 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_4_V_read_2, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 241 'bitconcatenate' 'shl_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i15 %shl_ln1118_17 to i18" [./example.h:142->./example.h:267]   --->   Operation 242 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i15 %shl_ln1118_17 to i21" [./example.h:142->./example.h:267]   --->   Operation 243 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.59ns)   --->   "%add_ln1118_4 = add i18 %sext_ln1118_40, %sext_ln1118_41" [./example.h:142->./example.h:267]   --->   Operation 244 'add' 'add_ln1118_4' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118_4, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 245 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i11 %tmp_7 to i13" [./example.h:142->./example.h:267]   --->   Operation 246 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 247 'bitconcatenate' 'shl_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i18 %shl_ln1118_18 to i21" [./example.h:142->./example.h:267]   --->   Operation 248 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i18 %shl_ln1118_18 to i19" [./example.h:142->./example.h:267]   --->   Operation 249 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.58ns)   --->   "%sub_ln1118_9 = sub i19 %sext_ln1118_44, %sext_ln1118_17" [./example.h:142->./example.h:267]   --->   Operation 250 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_9, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 251 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i12 %tmp_8 to i13" [./example.h:142->./example.h:267]   --->   Operation 252 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_10 = sub i20 0, %sext_ln1118_21" [./example.h:142->./example.h:267]   --->   Operation 253 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_11 = sub i20 %sub_ln1118_10, %sext_ln1118_20" [./example.h:142->./example.h:267]   --->   Operation 254 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_11, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 255 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln708_14 = sext i13 %trunc_ln708_23 to i14" [./example.h:142->./example.h:267]   --->   Operation 256 'sext' 'sext_ln708_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.52ns)   --->   "%add_ln703_27 = add i13 %sext_ln1118_57, %sext_ln1118_56" [./example.h:267]   --->   Operation 257 'add' 'add_ln703_27' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i13 %add_ln703_27 to i14" [./example.h:267]   --->   Operation 258 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_28 = add i14 %trunc_ln708_24, -44" [./example.h:267]   --->   Operation 259 'add' 'add_ln703_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 260 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_29 = add i14 %sext_ln708_14, %add_ln703_28" [./example.h:267]   --->   Operation 260 'add' 'add_ln703_29' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_30 = add i14 %sext_ln703_5, %add_ln703_29" [./example.h:267]   --->   Operation 261 'add' 'add_ln703_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 262 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_31 = add i14 %add_ln703_26, %add_ln703_30" [./example.h:267]   --->   Operation 262 'add' 'add_ln703_31' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 263 [1/1] (0.60ns)   --->   "%sub_ln1118_15 = sub i17 %sext_ln1118_26, %sext_ln708_1" [./example.h:142->./example.h:267]   --->   Operation 263 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_15, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 264 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln708_19 = sext i10 %trunc_ln708_29 to i14" [./example.h:142->./example.h:267]   --->   Operation 265 'sext' 'sext_ln708_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i21 %sext_ln1118_10, -44" [./example.h:142->./example.h:267]   --->   Operation 266 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_15, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 267 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_7_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 268 'bitconcatenate' 'shl_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i19 %shl_ln1118_19 to i20" [./example.h:142->./example.h:267]   --->   Operation 269 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.56ns)   --->   "%sub_ln1118_16 = sub i20 %sext_ln1118_28, %sext_ln1118_46" [./example.h:142->./example.h:267]   --->   Operation 270 'sub' 'sub_ln1118_16' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_16, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 271 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln708_20 = sext i13 %trunc_ln708_32 to i14" [./example.h:142->./example.h:267]   --->   Operation 272 'sext' 'sext_ln708_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.55ns)   --->   "%add_ln703_35 = add i14 %trunc_ln708_30, %sext_ln708_19" [./example.h:267]   --->   Operation 273 'add' 'add_ln703_35' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_36 = add i14 %sext_ln708_20, -42" [./example.h:267]   --->   Operation 274 'add' 'add_ln703_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_37 = add i14 %trunc_ln708_31, %add_ln703_36" [./example.h:267]   --->   Operation 275 'add' 'add_ln703_37' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_38 = add i14 %add_ln703_35, %add_ln703_37" [./example.h:267]   --->   Operation 276 'add' 'add_ln703_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_39 = add i14 %add_ln703_34, %add_ln703_38" [./example.h:267]   --->   Operation 277 'add' 'add_ln703_39' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1118_21 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_4_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 278 'bitconcatenate' 'shl_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i19 %shl_ln1118_21 to i20" [./example.h:142->./example.h:267]   --->   Operation 279 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_19 = sub i20 0, %sext_ln1118_48" [./example.h:142->./example.h:267]   --->   Operation 280 'sub' 'sub_ln1118_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 281 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_20 = sub i20 %sub_ln1118_19, %sext_ln708_2" [./example.h:142->./example.h:267]   --->   Operation 281 'sub' 'sub_ln1118_20' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_20, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 282 'partselect' 'trunc_ln708_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln708_23 = sext i13 %trunc_ln708_37 to i14" [./example.h:142->./example.h:267]   --->   Operation 283 'sext' 'sext_ln708_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1118_22 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_5_V_read_2, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 284 'bitconcatenate' 'shl_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i19 %shl_ln1118_22 to i20" [./example.h:142->./example.h:267]   --->   Operation 285 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.56ns)   --->   "%sub_ln1118_21 = sub i20 %sext_ln1118_49, %sext_ln1118_16" [./example.h:142->./example.h:267]   --->   Operation 286 'sub' 'sub_ln1118_21' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_21, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 287 'partselect' 'trunc_ln708_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln708_24 = sext i13 %trunc_ln708_38 to i14" [./example.h:142->./example.h:267]   --->   Operation 288 'sext' 'sext_ln708_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln1118_23 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_6_V_read_2, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 289 'bitconcatenate' 'shl_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i16 %shl_ln1118_23 to i20" [./example.h:142->./example.h:267]   --->   Operation 290 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.56ns)   --->   "%sub_ln1118_22 = sub i20 %sext_ln1118_21, %sext_ln1118_50" [./example.h:142->./example.h:267]   --->   Operation 291 'sub' 'sub_ln1118_22' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_22, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 292 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln708_25 = sext i13 %trunc_ln708_39 to i14" [./example.h:142->./example.h:267]   --->   Operation 293 'sext' 'sext_ln708_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln708_26 = sext i13 %trunc_ln708_40 to i14" [./example.h:142->./example.h:267]   --->   Operation 294 'sext' 'sext_ln708_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.54ns)   --->   "%add_ln703_43 = add i14 %sext_ln708_24, %sext_ln708_23" [./example.h:267]   --->   Operation 295 'add' 'add_ln703_43' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_44 = add i14 %sext_ln708_26, -40" [./example.h:267]   --->   Operation 296 'add' 'add_ln703_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_45 = add i14 %sext_ln708_25, %add_ln703_44" [./example.h:267]   --->   Operation 297 'add' 'add_ln703_45' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_46 = add i14 %add_ln703_43, %add_ln703_45" [./example.h:267]   --->   Operation 298 'add' 'add_ln703_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 299 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_47 = add i14 %add_ln703_42, %add_ln703_46" [./example.h:267]   --->   Operation 299 'add' 'add_ln703_47' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1118_24 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_4_V_read_2, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 300 'bitconcatenate' 'shl_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.57ns)   --->   "%sub_ln1118_24 = sub i21 %sext_ln1118_42, %shl_ln1118_24" [./example.h:142->./example.h:267]   --->   Operation 301 'sub' 'sub_ln1118_24' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_24, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 302 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i21 %sext_ln1118_10, -332" [./example.h:142->./example.h:267]   --->   Operation 303 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_23, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 304 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.56ns)   --->   "%sub_ln1118_25 = sub i20 %sext_ln1118_50, %sext_ln1118_21" [./example.h:142->./example.h:267]   --->   Operation 305 'sub' 'sub_ln1118_25' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_25, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 306 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln708_28 = sext i13 %trunc_ln708_47 to i14" [./example.h:142->./example.h:267]   --->   Operation 307 'sext' 'sext_ln708_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i8 %tmp_9 to i9" [./example.h:267]   --->   Operation 308 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.55ns)   --->   "%add_ln703_51 = add i14 %trunc_ln708_46, %trunc_ln708_45" [./example.h:267]   --->   Operation 309 'add' 'add_ln703_51' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.48ns)   --->   "%add_ln703_52 = add i9 %sext_ln703_6, 112" [./example.h:267]   --->   Operation 310 'add' 'add_ln703_52' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i9 %add_ln703_52 to i14" [./example.h:267]   --->   Operation 311 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.54ns)   --->   "%add_ln703_53 = add i14 %sext_ln708_28, %sext_ln703_7" [./example.h:267]   --->   Operation 312 'add' 'add_ln703_53' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_54 = add i14 %add_ln703_51, %add_ln703_53" [./example.h:267]   --->   Operation 313 'add' 'add_ln703_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 314 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_55 = add i14 %add_ln703_50, %add_ln703_54" [./example.h:267]   --->   Operation 314 'add' 'add_ln703_55' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/1] (0.55ns)   --->   "%sub_ln1118_27 = sub i21 %sext_ln1118_18, %sext_ln1118_43" [./example.h:142->./example.h:267]   --->   Operation 315 'sub' 'sub_ln1118_27' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_27, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 316 'partselect' 'trunc_ln708_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.58ns)   --->   "%sub_ln1118_28 = sub i19 0, %sext_ln1118_32" [./example.h:142->./example.h:267]   --->   Operation 317 'sub' 'sub_ln1118_28' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_28, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 318 'partselect' 'trunc_ln708_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln708_31 = sext i12 %trunc_ln708_53 to i14" [./example.h:142->./example.h:267]   --->   Operation 319 'sext' 'sext_ln708_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1118_26 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read_2, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 320 'bitconcatenate' 'shl_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i18 %shl_ln1118_26 to i19" [./example.h:142->./example.h:267]   --->   Operation 321 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i16 %tmp_1 to i19" [./example.h:142->./example.h:267]   --->   Operation 322 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.58ns)   --->   "%add_ln1118_5 = add i19 %sext_ln1118_52, %sext_ln1118_53" [./example.h:142->./example.h:267]   --->   Operation 323 'add' 'add_ln1118_5' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_5, i32 7, i32 18)" [./example.h:267]   --->   Operation 324 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i12 %tmp_10 to i13" [./example.h:267]   --->   Operation 325 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.55ns)   --->   "%add_ln703_59 = add i14 %trunc_ln708_52, %sext_ln708_23" [./example.h:267]   --->   Operation 326 'add' 'add_ln703_59' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.52ns)   --->   "%add_ln703_60 = add i13 %sext_ln703_8, -41" [./example.h:267]   --->   Operation 327 'add' 'add_ln703_60' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i13 %add_ln703_60 to i14" [./example.h:267]   --->   Operation 328 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.54ns)   --->   "%add_ln703_61 = add i14 %sext_ln708_31, %sext_ln703_9" [./example.h:267]   --->   Operation 329 'add' 'add_ln703_61' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_62 = add i14 %add_ln703_59, %add_ln703_61" [./example.h:267]   --->   Operation 330 'add' 'add_ln703_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_63 = add i14 %add_ln703_58, %add_ln703_62" [./example.h:267]   --->   Operation 331 'add' 'add_ln703_63' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_7, 0" [./example.h:287]   --->   Operation 332 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_15, 1" [./example.h:287]   --->   Operation 333 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_23, 2" [./example.h:287]   --->   Operation 334 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_31, 3" [./example.h:287]   --->   Operation 335 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_39, 4" [./example.h:287]   --->   Operation 336 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_47, 5" [./example.h:287]   --->   Operation 337 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_55, 6" [./example.h:287]   --->   Operation 338 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_63, 7" [./example.h:287]   --->   Operation 339 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 340 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_1_V_read' (./example.h:240) [15]  (0 ns)
	'mul' operation of DSP[23] ('mul_ln1118_1', ./example.h:142->./example.h:267) [23]  (2.53 ns)
	'add' operation ('add_ln703', ./example.h:267) [70]  (0.555 ns)
	'add' operation ('add_ln703_2', ./example.h:267) [72]  (0.716 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'mul' operation of DSP[129] ('mul_ln1118_10', ./example.h:142->./example.h:267) [129]  (2.53 ns)
	'add' operation ('add_ln703_19', ./example.h:267) [146]  (0.555 ns)
	'add' operation ('add_ln703_22', ./example.h:267) [149]  (0 ns)
	'add' operation ('res[2].V', ./example.h:267) [150]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
