Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
