{"design__instance__count": 1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.009490498341619968, "power__switching__total": 0.003482822561636567, "power__leakage__total": 4.296041424822761e-07, "power__total": 0.01297375001013279, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -3.5721755453609942, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4981855069483865, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.7646887783871545, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.321316982116194, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.764689, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.421168, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.9152393546539828, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.7921588054177553, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9355654293859834, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.18396307220479974, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.9119567581442355, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.18396307220479974, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.614077, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 9, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.77232, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -3.413594836752247, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3686819842661409, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.22846658545014936, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.101130662262486, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.437035, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.008881, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -3.5499262312290423, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4793645616134383, "timing__hold__ws__corner:min_tt_025C_1v80": 0.7582228393088684, "timing__setup__ws__corner:min_tt_025C_1v80": 6.443123550395634, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.758223, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.723018, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -3.8804769385021913, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.76097086341714, "timing__hold__ws__corner:min_ss_100C_1v60": 1.012419510216217, "timing__setup__ws__corner:min_ss_100C_1v60": 0.05690736931647674, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.601082, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.291664, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -3.398591282373133, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.35600190469867493, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2596007926548531, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.168941310167567, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.433353, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.179737, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -3.5981671993701925, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.520693725097003, "timing__hold__ws__corner:max_tt_025C_1v80": 0.7705951650452044, "timing__setup__ws__corner:max_tt_025C_1v80": 6.23993674393116, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.770595, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.153011, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -3.954542139015692, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.8267045060290108, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8611858137030168, "timing__setup__ws__corner:max_ss_100C_1v60": -0.3893383503573086, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -2.235609094458777, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.3893383503573086, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.62532, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 10, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.308499, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -3.431955261563556, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38471804608735743, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.18997293165167106, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.059386275355967, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.441054, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.830225, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 987, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -3.398591282373133, "clock__skew__worst_setup": 0.35600190469867493, "timing__hold__ws": 0.18997293165167106, "timing__setup__ws": -0.3893383503573086, "timing__hold__tns": 0, "timing__setup__tns": -2.235609094458777, "timing__hold__wns": 0, "timing__setup__wns": -0.3893383503573086, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.433353, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 19, "timing__setup_r2r__ws": 5.308499, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 2920.0 3520.0", "design__core__bbox": "5.52 10.88 2914.1 3508.8", "design__io": 645, "design__die__area": 10278400, "design__core__area": 10174000, "design__instance__area": 656000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 1, "design__instance__area__macros": 656000, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0644782, "design__instance__utilization__stdcell": 0, "design__rows": 1286, "design__rows:unithd": 1286, "design__sites": 7583248, "design__sites:unithd": 7583248, "design__instance__count__class:macro": 1, "design__instance__area__class:macro": 656000, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13751.4, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 637, "route__net__special": 8, "route__drc_errors__iter:0": 22, "route__wirelength__iter:0": 13383, "route__drc_errors__iter:1": 10, "route__wirelength__iter:1": 13390, "route__drc_errors__iter:2": 8, "route__wirelength__iter:2": 13392, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 13393, "route__drc_errors": 0, "route__wirelength": 13393, "route__vias": 222, "route__vias__singlecut": 222, "route__vias__multicut": 0, "design__disconnected_pin__count": 537, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 202.88, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 324, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst": 0, "design_powergrid__voltage__worst__net:vccd1": 0, "design_powergrid__drop__worst": 0, "design_powergrid__drop__worst__net:vccd1": 0, "design_powergrid__voltage__worst__net:vccd2": 0, "design_powergrid__drop__worst__net:vccd2": 0, "design_powergrid__voltage__worst__net:vdda1": 0, "design_powergrid__drop__worst__net:vdda1": 0, "design_powergrid__voltage__worst__net:vdda2": 0, "design_powergrid__drop__worst__net:vdda2": 0, "design_powergrid__voltage__worst__net:vssa1": 0, "design_powergrid__drop__worst__net:vssa1": 0, "design_powergrid__voltage__worst__net:vssa2": 0, "design_powergrid__drop__worst__net:vssa2": 0, "design_powergrid__voltage__worst__net:vssd1": 0, "design_powergrid__drop__worst__net:vssd1": 0, "design_powergrid__voltage__worst__net:vssd2": 0, "design_powergrid__drop__worst__net:vssd2": 0, "ir__voltage__worst": 0, "ir__drop__avg": 0, "ir__drop__worst": 0, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}