<stg><name>sar</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="6" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="26" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="32">
<![CDATA[
split:0 %z_words_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_0_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
split:1 %z_words_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_1_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
split:2 %z_words_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_2_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
split:3 %z_words_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:6 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
split:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
split:8 %br_ln29 = br void %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv1:0 %phi_ln29 = phi i2 %add_ln29, void %_ifconv1, i2 0, void %split

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:2 %z_words_0_0_load = load i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="z_words_0_0_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:3 %z_words_1_0_load = load i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="z_words_1_0_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:4 %z_words_2_0_load = load i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="z_words_2_0_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:5 %z_words_3_0_load = load i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="z_words_3_0_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:6 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7 %select_ln29 = select i1 %icmp_ln29, i64 %z_words_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:8 %icmp_ln29_15 = icmp_eq  i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9 %select_ln29_27 = select i1 %icmp_ln29_15, i64 %z_words_3_0_load, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_27"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:10 %icmp_ln29_16 = icmp_eq  i2 %phi_ln29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11 %select_ln29_28 = select i1 %icmp_ln29_16, i64 %z_words_3_0_load, i64 %select_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_28"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:12 %select_ln29_29 = select i1 %icmp_ln29, i64 0, i64 %z_words_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:13 %select_ln29_30 = select i1 %icmp_ln29_15, i64 %z_words_2_0_load, i64 %select_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_30"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:14 %select_ln29_31 = select i1 %icmp_ln29_16, i64 %z_words_2_0_load, i64 %select_ln29_30

]]></Node>
<StgValue><ssdm name="select_ln29_31"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:15 %select_ln29_32 = select i1 %icmp_ln29_15, i64 0, i64 %z_words_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_32"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:16 %select_ln29_33 = select i1 %icmp_ln29_16, i64 %z_words_1_0_load, i64 %select_ln29_32

]]></Node>
<StgValue><ssdm name="select_ln29_33"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:17 %select_ln29_34 = select i1 %icmp_ln29_16, i64 0, i64 %z_words_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_34"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:18 %icmp_ln29_6 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv1:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:20 %store_ln29 = store i64 %select_ln29_28, i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:21 %store_ln29 = store i64 %select_ln29_31, i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:22 %store_ln29 = store i64 %select_ln29_33, i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:23 %store_ln29 = store i64 %select_ln29_34, i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:24 %br_ln29 = br i1 %icmp_ln29_6, void %_ifconv1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:0 %z_words_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:1 %z_words_3_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_19"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:2 %z_words_3_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_20"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:3 %z_words_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:4 %trunc_ln45 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:5 %trunc_ln45_1 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:6 %add_ln45 = add i32 %trunc_ln45, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:7 %add_ln45_3 = add i14 %trunc_ln45_1, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:8 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:9 %add_ln50 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:10 %lshr_ln220_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln220_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:11 %zext_ln220 = zext i14 %lshr_ln220_4

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:12 %state_addr_12 = getelementptr i256 %state, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:13 %state_load_11 = load i14 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:14 %store_ln219 = store i64 %select_ln29_28, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:15 %store_ln219 = store i64 %select_ln29_31, i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:16 %store_ln219 = store i64 %select_ln29_33, i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:17 %store_ln219 = store i64 %select_ln29_34, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:13 %state_load_11 = load i14 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:18 %br_ln219 = br void

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i, i3 %i_47, void %.split1290

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %i_47 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln219 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln219 = br i1 %icmp_ln219, void %.split12, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3">
<![CDATA[
.split12:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split12:1 %shl_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="8">
<![CDATA[
.split12:2 %zext_ln220_6 = zext i8 %shl_ln14

]]></Node>
<StgValue><ssdm name="zext_ln220_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split12:3 %lshr_ln220 = lshr i256 %state_load_11, i256 %zext_ln220_6

]]></Node>
<StgValue><ssdm name="lshr_ln220"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="256">
<![CDATA[
.split12:4 %trunc_ln220 = trunc i256 %lshr_ln220

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split12:5 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 9223372036854775808, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:6 %z_words_0 = and i64 %tmp, i64 %trunc_ln220

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split12:7 %switch_ln220 = switch i2 %trunc_ln50, void %branch3, i2 0, void %.split12..split1290_crit_edge, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split12..split1290_crit_edge:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.split12..split1290_crit_edge:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split1290:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
memset.loop127.preheader:0 %br_ln82 = br void %memset.loop127

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
memset.loop127:0 %i_45 = phi i3 %i_46, void %.split10, i3 0, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
memset.loop127:1 %result = phi i1 %result_14, void %.split10, i1 1, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop127:2 %i_46 = add i3 %i_45, i3 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop127:3 %icmp_ln82 = icmp_eq  i3 %i_45, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop127:4 %empty_140 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop127:5 %br_ln82 = br i1 %icmp_ln82, void %.split10, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.130.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:0 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:1 %z_words_3_19_load = load i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="z_words_3_19_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:2 %z_words_3_20_load = load i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="z_words_3_20_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:3 %z_words_3_2_load = load i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="z_words_3_2_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="3">
<![CDATA[
.split10:4 %trunc_ln50_13 = trunc i3 %i_45

]]></Node>
<StgValue><ssdm name="trunc_ln50_13"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split10:5 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_19_load, i64 %z_words_3_20_load, i64 %z_words_3_2_load, i2 %trunc_ln50_13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split10:6 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:7 %icmp_ln83 = icmp_eq  i64 %tmp_12, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:8 %result_14 = and i1 %icmp_ln83, i1 %result

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split10:9 %br_ln0 = br void %memset.loop127

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.130.exit:0 %br_ln268 = br i1 %result, void %memset.loop125, void

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop125:0 %add_ln50_2 = add i14 %trunc_ln45_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop125:1 %shl_ln50_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln50_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop125:2 %add_ln50_3 = add i19 %shl_ln50_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop125:3 %tmp_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_3, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="14">
<![CDATA[
memset.loop125:4 %zext_ln213 = zext i14 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop125:5 %state_addr_14 = getelementptr i256 %state, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="14">
<![CDATA[
memset.loop125:6 %state_load_13 = load i14 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="32">
<![CDATA[
:0 %zext_ln60 = zext i32 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:1 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="14">
<![CDATA[
memset.loop125:6 %state_load_13 = load i14 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
memset.loop125:7 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_48 = phi i3 0, void %memset.loop125, i3 %i_50, void %.split8

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k = phi i1 0, void %memset.loop125, i1 %k_12, void %.split8

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %p_phi = phi i14 0, void %memset.loop125, i14 %tmp_18, void %.split8

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i_50 = add i3 %i_48, i3 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211 = icmp_eq  i3 %i_48, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211, void %.split8, void %_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="3">
<![CDATA[
.split8:0 %trunc_ln50_14 = trunc i3 %i_48

]]></Node>
<StgValue><ssdm name="trunc_ln50_14"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split8:1 %shl_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_14, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="8">
<![CDATA[
.split8:2 %zext_ln213_3 = zext i8 %shl_ln16

]]></Node>
<StgValue><ssdm name="zext_ln213_3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split8:3 %lshr_ln213 = lshr i256 %state_load_13, i256 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="256">
<![CDATA[
.split8:4 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split8:5 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:6 %sub_ln213 = sub i64 %trunc_ln213, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:7 %k1 = icmp_ult  i64 %trunc_ln213, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1">
<![CDATA[
.split8:8 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:9 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:10 %k_12 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split8:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %zext_ln211 = zext i14 %p_phi

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:1 %br_ln273 = br i1 %k, void, void

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln274 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln274 = br void

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %state_addr_15 = getelementptr i256 %state, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_14 = load i14 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_14 = load i14 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="256">
<![CDATA[
:2 %shift_1 = trunc i256 %state_load_14

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %state_load_14, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4 %icmp_ln294 = icmp_eq  i24 %tmp_24, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln294 = br i1 %icmp_ln294, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader1_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:0 %r_word_num_bits_3138_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_0"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:1 %r_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:2 %r_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:3 %r_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader1_ifconv.preheader:4 %br_ln29 = br void %.preheader1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1_ifconv:0 %phi_ln29_6 = phi i2 %add_ln29_6, void %.preheader1_ifconv, i2 0, void %.preheader1_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_6"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:1 %add_ln29_6 = add i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:2 %r_word_num_bits_3138_0_load = load i64 %r_word_num_bits_3138_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_0_load"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:3 %r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:4 %r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:5 %r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:6 %icmp_ln29_17 = icmp_eq  i2 %phi_ln29_6, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:7 %select_ln29_35 = select i1 %icmp_ln29_17, i64 0, i64 %r_word_num_bits_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_35"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:8 %icmp_ln29_18 = icmp_eq  i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:9 %select_ln29_36 = select i1 %icmp_ln29_18, i64 0, i64 %r_word_num_bits_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_36"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:10 %select_ln29_37 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_1_0_load, i64 %select_ln29_36

]]></Node>
<StgValue><ssdm name="select_ln29_37"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:11 %icmp_ln29_19 = icmp_eq  i2 %phi_ln29_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:12 %select_ln29_38 = select i1 %icmp_ln29_19, i64 0, i64 %r_word_num_bits_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_38"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:13 %select_ln29_39 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_38

]]></Node>
<StgValue><ssdm name="select_ln29_39"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:14 %select_ln29_40 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_40"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:15 %select_ln29_41 = select i1 %icmp_ln29_19, i64 %r_word_num_bits_3138_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_41"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:16 %select_ln29_42 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_42"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:17 %select_ln29_43 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_42

]]></Node>
<StgValue><ssdm name="select_ln29_43"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:18 %icmp_ln29_7 = icmp_eq  i2 %phi_ln29_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1_ifconv:19 %empty_142 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:20 %store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:21 %store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:22 %store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:23 %store_ln29 = store i64 %select_ln29_43, i64 %r_word_num_bits_3138_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:24 %br_ln29 = br i1 %icmp_ln29_7, void %.preheader1_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:0 %r_word_num_bits_3138_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:1 %r_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:2 %r_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:3 %r_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:4 %s = trunc i256 %state_load_14

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:5 %zext_ln267 = zext i6 %s

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:6 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32.i32, i256 %state_load_14, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:7 %zext_ln268 = zext i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:8 %sub_i_i48 = sub i3 4, i3 %zext_ln268

]]></Node>
<StgValue><ssdm name="sub_i_i48"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:9 %empty_143 = xor i6 %s, i6 63

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:10 %zext_ln272 = zext i6 %empty_143

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:11 %store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:12 %store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:13 %store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:14 %store_ln0 = store i64 0, i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:15 %br_ln0 = br void %.lr.ph.i.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph.i.i51:0 %i_34 = phi i3 %i_51, void %.split6148, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i51:1 %carry = phi i64 %carry_1, void %.split6148, i64 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i51:2 %i_51 = add i3 %i_34, i3 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:3 %r_word_num_bits_3138_2_load = load i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_2_load"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:4 %r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:5 %r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:6 %r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i51:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i51:8 %icmp_ln272 = icmp_eq  i3 %i_34, i3 %sub_i_i48

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i.i51:9 %empty_144 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i51:10 %br_ln272 = br i1 %icmp_ln272, void %.split6, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="3">
<![CDATA[
.split6:0 %empty_145 = trunc i3 %i_34

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:1 %xor_ln274 = xor i2 %empty_145, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln274"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split6:2 %shl_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %xor_ln274, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="8">
<![CDATA[
.split6:3 %zext_ln274 = zext i8 %shl_ln17

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split6:4 %lshr_ln274 = lshr i256 %state_load_11, i256 %zext_ln274

]]></Node>
<StgValue><ssdm name="lshr_ln274"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="256">
<![CDATA[
.split6:5 %trunc_ln274 = trunc i256 %lshr_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:6 %lshr_ln274_1 = lshr i64 %trunc_ln274, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="lshr_ln274_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %or_ln274 = or i64 %lshr_ln274_1, i64 %carry

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:8 %sub_ln48 = sub i2 %xor_ln274, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6:9 %switch_ln274 = switch i2 %sub_ln48, void %branch27, i2 0, void %.split6..split6148_crit_edge, i2 1, void %branch25, i2 2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln274"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch26:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch25:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6..split6148_crit_edge:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.split6..split6148_crit_edge:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch27:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6148:0 %shl_ln275 = shl i64 %trunc_ln274, i64 %zext_ln272

]]></Node>
<StgValue><ssdm name="shl_ln275"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6148:1 %carry_1 = shl i64 %shl_ln275, i64 1

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.split6148:2 %br_ln0 = br void %.lr.ph.i.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %r_word_num_bits_0_4 = phi i64 0, void, i64 %r_word_num_bits_0_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %r_word_num_bits_1_4 = phi i64 0, void, i64 %r_word_num_bits_1_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %r_word_num_bits_2_4 = phi i64 0, void, i64 %r_word_num_bits_2_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %r_word_num_bits_3138_4 = phi i64 0, void, i64 %r_word_num_bits_3138_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_4"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %shift = sub i32 256, i32 %shift_1

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %tmp_25 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %shift, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %icmp_ln285 = icmp_eq  i24 %tmp_25, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %br_ln285 = br i1 %icmp_ln285, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:0 %r_word_num_bits_3_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_0"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:1 %r_word_num_bits_3_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_0"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:2 %r_word_num_bits_3_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_0"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:3 %r_word_num_bits_3_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_0"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader_ifconv.preheader:4 %br_ln0 = br void %.preheader_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader_ifconv:0 %phi_ln29_7 = phi i2 %add_ln29_7, void %.preheader_ifconv, i2 0, void %.preheader_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_7"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:1 %add_ln29_7 = add i2 %phi_ln29_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:2 %r_word_num_bits_3_3_0_load = load i64 %r_word_num_bits_3_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_0_load"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:3 %r_word_num_bits_3_2_0_load = load i64 %r_word_num_bits_3_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_0_load"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:4 %r_word_num_bits_3_1_0_load = load i64 %r_word_num_bits_3_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_0_load"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:5 %r_word_num_bits_3_0_0_load = load i64 %r_word_num_bits_3_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_0_load"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:7 %icmp_ln29_20 = icmp_eq  i2 %phi_ln29_7, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:8 %select_ln29_44 = select i1 %icmp_ln29_20, i64 0, i64 %r_word_num_bits_3_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_44"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:9 %icmp_ln29_21 = icmp_eq  i2 %phi_ln29_7, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:10 %select_ln29_45 = select i1 %icmp_ln29_21, i64 0, i64 %r_word_num_bits_3_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_45"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:11 %select_ln29_46 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_1_0_load, i64 %select_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_46"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:12 %icmp_ln29_22 = icmp_eq  i2 %phi_ln29_7, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:13 %select_ln29_47 = select i1 %icmp_ln29_22, i64 0, i64 %r_word_num_bits_3_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_47"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:14 %select_ln29_48 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_47

]]></Node>
<StgValue><ssdm name="select_ln29_48"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:15 %select_ln29_49 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_48

]]></Node>
<StgValue><ssdm name="select_ln29_49"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:16 %select_ln29_50 = select i1 %icmp_ln29_22, i64 %r_word_num_bits_3_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_50"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:17 %select_ln29_51 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_50

]]></Node>
<StgValue><ssdm name="select_ln29_51"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:18 %select_ln29_52 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_52"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:19 %icmp_ln29_8 = icmp_eq  i2 %phi_ln29_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader_ifconv:20 %empty_146 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:21 %store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:22 %store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:23 %store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:24 %store_ln29 = store i64 %select_ln29_52, i64 %r_word_num_bits_3_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader_ifconv:25 %br_ln29 = br i1 %icmp_ln29_8, void %.preheader_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:0 %r_word_num_bits_3_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_2"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:1 %r_word_num_bits_3_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:2 %r_word_num_bits_3_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:3 %r_word_num_bits_3_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_2"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:4 %s_1 = trunc i32 %shift

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:5 %zext_ln247 = zext i6 %s_1

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:6 %trunc_ln28 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %shift, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:7 %zext_ln248 = zext i2 %trunc_ln28

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:8 %sub_i_i73 = sub i3 4, i3 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_i_i73"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:9 %empty_147 = xor i6 %s_1, i6 63

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:10 %zext_ln252 = zext i6 %empty_147

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:11 %store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:12 %store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:13 %store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:14 %store_ln0 = store i64 0, i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:15 %br_ln0 = br void %.lr.ph.i.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph.i.i78:0 %i_36 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i3 %i_52, void %.split4183

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph.i.i78:1 %carry_2 = phi i63 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i63 %trunc_ln29, void %.split4183

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i78:2 %i_52 = add i3 %i_36, i3 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:3 %r_word_num_bits_3_3_2_load = load i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_2_load"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:4 %r_word_num_bits_3_2_2_load = load i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_2_load"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:5 %r_word_num_bits_3_1_2_load = load i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_2_load"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:6 %r_word_num_bits_3_0_2_load = load i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_2_load"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i78:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i78:8 %icmp_ln252 = icmp_eq  i3 %i_36, i3 %sub_i_i73

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i.i78:9 %empty_148 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i78:10 %br_ln252 = br i1 %icmp_ln252, void %.split4, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="3">
<![CDATA[
.split4:0 %trunc_ln50_15 = trunc i3 %i_36

]]></Node>
<StgValue><ssdm name="trunc_ln50_15"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:1 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i2 %trunc_ln50_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:2 %shl_ln254 = shl i64 %tmp_15, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="63" op_0_bw="64">
<![CDATA[
.split4:3 %trunc_ln254 = trunc i64 %shl_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split4:4 %or_ln254 = or i63 %trunc_ln254, i63 %carry_2

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split4:5 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split4:6 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_26, i63 %or_ln254

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:7 %add_ln48 = add i2 %trunc_ln50_15, i2 %trunc_ln28

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split4:8 %switch_ln254 = switch i2 %add_ln48, void %branch35, i2 0, void %.split4..split4183_crit_edge, i2 1, void %branch33, i2 2, void %branch34

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch34:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch33:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4..split4183_crit_edge:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.split4..split4183_crit_edge:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch35:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4183:0 %lshr_ln255 = lshr i64 %tmp_15, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln255"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4183:1 %trunc_ln29 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.split4183:2 %br_ln0 = br void %.lr.ph.i.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %r_word_num_bits_3_0_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_0_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_4"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %r_word_num_bits_3_1_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_1_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_4"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %r_word_num_bits_3_2_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_2_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_4"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %r_word_num_bits_3_3_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_3_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_4"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %z_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %br_ln29 = br void %branch12

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch12:0 %phi_ln29_8 = phi i2 0, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_8, void %branch12

]]></Node>
<StgValue><ssdm name="phi_ln29_8"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:1 %add_ln29_8 = add i2 %phi_ln29_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
branch12:2 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
branch12:3 %z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
branch12:4 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
branch12:5 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch12:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:7 %z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:8 %z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:9 %z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:10 %z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:11 %icmp_ln29_9 = icmp_eq  i2 %phi_ln29_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch12:12 %empty_149 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:13 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:14 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:15 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:16 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch12:17 %br_ln29 = br i1 %icmp_ln29_9, void %branch12, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %z_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:1 %z_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:2 %z_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:3 %z_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:4 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:5 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:6 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:7 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %i_49 = phi i3 %i_53, void %.split117, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %i_53 = add i3 %i_49, i3 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %icmp_ln210 = icmp_eq  i3 %i_49, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %empty_150 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %br_ln210 = br i1 %icmp_ln210, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_16 = trunc i3 %i_49

]]></Node>
<StgValue><ssdm name="trunc_ln50_16"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_0_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_3138_4, i2 %trunc_ln50_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_4, i64 %r_word_num_bits_3_1_4, i64 %r_word_num_bits_3_2_4, i64 %r_word_num_bits_3_3_4, i2 %trunc_ln50_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %or_ln211 = or i64 %tmp_17, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:4 %switch_ln211 = switch i2 %trunc_ln50_16, void %branch19, i2 0, void %.split..split117_crit_edge, i2 1, void %branch17, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split117_crit_edge:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split..split117_crit_edge:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.split117:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2 %z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3 %z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %or_ln278_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="or_ln278_2"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:5 %store_ln278 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 %or_ln278_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="392" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %state_load_16 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="393" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %state_load_16 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_7 = trunc i256 %state_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln60_3 = add i32 %trunc_ln60_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="256" op_0_bw="32">
<![CDATA[
:3 %zext_ln60_1 = zext i32 %add_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_1, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln282 = br void

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0">
<![CDATA[
:0 %ret_ln282 = ret

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="400" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln60_4 = add i14 %trunc_ln45_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln60 = add i19 %shl_ln15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln60_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_7"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="14">
<![CDATA[
:6 %zext_ln60_3 = zext i14 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %state_addr_13 = getelementptr i256 %state, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_12 = load i14 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="407" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_12 = load i14 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="256">
<![CDATA[
:9 %trunc_ln60 = trunc i256 %state_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %trunc_ln60_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln60_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="412" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
:13 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="413" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
:13 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln269 = br void

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="474" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="476" from="StgValue_475" to="z_words_0_0" fromId="475" toId="27">
</dataflow>
<dataflow id="477" from="StgValue_475" to="z_words_1_0" fromId="475" toId="28">
</dataflow>
<dataflow id="478" from="StgValue_475" to="z_words_2_0" fromId="475" toId="29">
</dataflow>
<dataflow id="479" from="StgValue_475" to="z_words_3_0" fromId="475" toId="30">
</dataflow>
<dataflow id="480" from="state" to="state_addr" fromId="474" toId="31">
</dataflow>
<dataflow id="482" from="StgValue_481" to="state_addr" fromId="481" toId="31">
</dataflow>
<dataflow id="484" from="StgValue_483" to="state_addr" fromId="483" toId="31">
</dataflow>
<dataflow id="485" from="state_addr" to="state_load" fromId="31" toId="32">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="486" toId="33">
</dataflow>
<dataflow id="488" from="state" to="specinterface_ln0" fromId="474" toId="33">
</dataflow>
<dataflow id="490" from="empty_17" to="specinterface_ln0" fromId="489" toId="33">
</dataflow>
<dataflow id="492" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="493" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="495" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="497" from="StgValue_496" to="specinterface_ln0" fromId="496" toId="33">
</dataflow>
<dataflow id="498" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="499" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="500" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="501" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="502" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="503" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="504" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="505" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="33">
</dataflow>
<dataflow id="506" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="507" from="empty_18" to="specinterface_ln0" fromId="494" toId="33">
</dataflow>
<dataflow id="509" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="508" toId="34">
</dataflow>
<dataflow id="510" from="state" to="specbramwithbyteenable_ln0" fromId="474" toId="34">
</dataflow>
<dataflow id="511" from="state_addr" to="state_load" fromId="31" toId="35">
</dataflow>
<dataflow id="512" from="add_ln29" to="phi_ln29" fromId="38" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="513" from="br_ln29" to="phi_ln29" fromId="61" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="515" from="StgValue_514" to="phi_ln29" fromId="514" toId="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="516" from="br_ln29" to="phi_ln29" fromId="36" toId="37">
</dataflow>
<dataflow id="517" from="phi_ln29" to="add_ln29" fromId="37" toId="38">
</dataflow>
<dataflow id="519" from="StgValue_518" to="add_ln29" fromId="518" toId="38">
</dataflow>
<dataflow id="520" from="z_words_0_0" to="z_words_0_0_load" fromId="27" toId="39">
</dataflow>
<dataflow id="521" from="z_words_1_0" to="z_words_1_0_load" fromId="28" toId="40">
</dataflow>
<dataflow id="522" from="z_words_2_0" to="z_words_2_0_load" fromId="29" toId="41">
</dataflow>
<dataflow id="523" from="z_words_3_0" to="z_words_3_0_load" fromId="30" toId="42">
</dataflow>
<dataflow id="524" from="phi_ln29" to="icmp_ln29" fromId="37" toId="43">
</dataflow>
<dataflow id="526" from="StgValue_525" to="icmp_ln29" fromId="525" toId="43">
</dataflow>
<dataflow id="527" from="icmp_ln29" to="select_ln29" fromId="43" toId="44">
</dataflow>
<dataflow id="528" from="z_words_3_0_load" to="select_ln29" fromId="42" toId="44">
</dataflow>
<dataflow id="529" from="StgValue_481" to="select_ln29" fromId="481" toId="44">
</dataflow>
<dataflow id="530" from="phi_ln29" to="icmp_ln29_15" fromId="37" toId="45">
</dataflow>
<dataflow id="531" from="StgValue_518" to="icmp_ln29_15" fromId="518" toId="45">
</dataflow>
<dataflow id="532" from="icmp_ln29_15" to="select_ln29_27" fromId="45" toId="46">
</dataflow>
<dataflow id="533" from="z_words_3_0_load" to="select_ln29_27" fromId="42" toId="46">
</dataflow>
<dataflow id="534" from="select_ln29" to="select_ln29_27" fromId="44" toId="46">
</dataflow>
<dataflow id="535" from="phi_ln29" to="icmp_ln29_16" fromId="37" toId="47">
</dataflow>
<dataflow id="536" from="StgValue_514" to="icmp_ln29_16" fromId="514" toId="47">
</dataflow>
<dataflow id="537" from="icmp_ln29_16" to="select_ln29_28" fromId="47" toId="48">
</dataflow>
<dataflow id="538" from="z_words_3_0_load" to="select_ln29_28" fromId="42" toId="48">
</dataflow>
<dataflow id="539" from="select_ln29_27" to="select_ln29_28" fromId="46" toId="48">
</dataflow>
<dataflow id="540" from="icmp_ln29" to="select_ln29_29" fromId="43" toId="49">
</dataflow>
<dataflow id="541" from="StgValue_481" to="select_ln29_29" fromId="481" toId="49">
</dataflow>
<dataflow id="542" from="z_words_2_0_load" to="select_ln29_29" fromId="41" toId="49">
</dataflow>
<dataflow id="543" from="icmp_ln29_15" to="select_ln29_30" fromId="45" toId="50">
</dataflow>
<dataflow id="544" from="z_words_2_0_load" to="select_ln29_30" fromId="41" toId="50">
</dataflow>
<dataflow id="545" from="select_ln29_29" to="select_ln29_30" fromId="49" toId="50">
</dataflow>
<dataflow id="546" from="icmp_ln29_16" to="select_ln29_31" fromId="47" toId="51">
</dataflow>
<dataflow id="547" from="z_words_2_0_load" to="select_ln29_31" fromId="41" toId="51">
</dataflow>
<dataflow id="548" from="select_ln29_30" to="select_ln29_31" fromId="50" toId="51">
</dataflow>
<dataflow id="549" from="icmp_ln29_15" to="select_ln29_32" fromId="45" toId="52">
</dataflow>
<dataflow id="550" from="StgValue_481" to="select_ln29_32" fromId="481" toId="52">
</dataflow>
<dataflow id="551" from="z_words_1_0_load" to="select_ln29_32" fromId="40" toId="52">
</dataflow>
<dataflow id="552" from="icmp_ln29_16" to="select_ln29_33" fromId="47" toId="53">
</dataflow>
<dataflow id="553" from="z_words_1_0_load" to="select_ln29_33" fromId="40" toId="53">
</dataflow>
<dataflow id="554" from="select_ln29_32" to="select_ln29_33" fromId="52" toId="53">
</dataflow>
<dataflow id="555" from="icmp_ln29_16" to="select_ln29_34" fromId="47" toId="54">
</dataflow>
<dataflow id="556" from="StgValue_481" to="select_ln29_34" fromId="481" toId="54">
</dataflow>
<dataflow id="557" from="z_words_0_0_load" to="select_ln29_34" fromId="39" toId="54">
</dataflow>
<dataflow id="558" from="phi_ln29" to="icmp_ln29_6" fromId="37" toId="55">
</dataflow>
<dataflow id="560" from="StgValue_559" to="icmp_ln29_6" fromId="559" toId="55">
</dataflow>
<dataflow id="562" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="561" toId="56">
</dataflow>
<dataflow id="564" from="StgValue_563" to="empty" fromId="563" toId="56">
</dataflow>
<dataflow id="565" from="StgValue_563" to="empty" fromId="563" toId="56">
</dataflow>
<dataflow id="566" from="StgValue_563" to="empty" fromId="563" toId="56">
</dataflow>
<dataflow id="567" from="select_ln29_28" to="store_ln29" fromId="48" toId="57">
</dataflow>
<dataflow id="568" from="z_words_3_0" to="store_ln29" fromId="30" toId="57">
</dataflow>
<dataflow id="569" from="select_ln29_31" to="store_ln29" fromId="51" toId="58">
</dataflow>
<dataflow id="570" from="z_words_2_0" to="store_ln29" fromId="29" toId="58">
</dataflow>
<dataflow id="571" from="select_ln29_33" to="store_ln29" fromId="53" toId="59">
</dataflow>
<dataflow id="572" from="z_words_1_0" to="store_ln29" fromId="28" toId="59">
</dataflow>
<dataflow id="573" from="select_ln29_34" to="store_ln29" fromId="54" toId="60">
</dataflow>
<dataflow id="574" from="z_words_0_0" to="store_ln29" fromId="27" toId="60">
</dataflow>
<dataflow id="575" from="icmp_ln29_6" to="br_ln29" fromId="55" toId="61">
</dataflow>
<dataflow id="576" from="StgValue_475" to="z_words_3" fromId="475" toId="62">
</dataflow>
<dataflow id="577" from="StgValue_475" to="z_words_3_19" fromId="475" toId="63">
</dataflow>
<dataflow id="578" from="StgValue_475" to="z_words_3_20" fromId="475" toId="64">
</dataflow>
<dataflow id="579" from="StgValue_475" to="z_words_3_2" fromId="475" toId="65">
</dataflow>
<dataflow id="580" from="state_load" to="trunc_ln45" fromId="35" toId="66">
</dataflow>
<dataflow id="581" from="state_load" to="trunc_ln45_1" fromId="35" toId="67">
</dataflow>
<dataflow id="582" from="trunc_ln45" to="add_ln45" fromId="66" toId="68">
</dataflow>
<dataflow id="583" from="StgValue_496" to="add_ln45" fromId="496" toId="68">
</dataflow>
<dataflow id="584" from="trunc_ln45_1" to="add_ln45_3" fromId="67" toId="69">
</dataflow>
<dataflow id="586" from="StgValue_585" to="add_ln45_3" fromId="585" toId="69">
</dataflow>
<dataflow id="588" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln" fromId="587" toId="70">
</dataflow>
<dataflow id="589" from="add_ln45_3" to="shl_ln" fromId="69" toId="70">
</dataflow>
<dataflow id="591" from="StgValue_590" to="shl_ln" fromId="590" toId="70">
</dataflow>
<dataflow id="592" from="shl_ln" to="add_ln50" fromId="70" toId="71">
</dataflow>
<dataflow id="594" from="StgValue_593" to="add_ln50" fromId="593" toId="71">
</dataflow>
<dataflow id="596" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln220_4" fromId="595" toId="72">
</dataflow>
<dataflow id="597" from="add_ln50" to="lshr_ln220_4" fromId="71" toId="72">
</dataflow>
<dataflow id="599" from="StgValue_598" to="lshr_ln220_4" fromId="598" toId="72">
</dataflow>
<dataflow id="601" from="StgValue_600" to="lshr_ln220_4" fromId="600" toId="72">
</dataflow>
<dataflow id="602" from="lshr_ln220_4" to="zext_ln220" fromId="72" toId="73">
</dataflow>
<dataflow id="603" from="state" to="state_addr_12" fromId="474" toId="74">
</dataflow>
<dataflow id="604" from="StgValue_481" to="state_addr_12" fromId="481" toId="74">
</dataflow>
<dataflow id="605" from="zext_ln220" to="state_addr_12" fromId="73" toId="74">
</dataflow>
<dataflow id="606" from="state_addr_12" to="state_load_11" fromId="74" toId="75">
</dataflow>
<dataflow id="607" from="select_ln29_28" to="store_ln219" fromId="48" toId="76">
</dataflow>
<dataflow id="608" from="z_words_3_2" to="store_ln219" fromId="65" toId="76">
</dataflow>
<dataflow id="609" from="select_ln29_31" to="store_ln219" fromId="51" toId="77">
</dataflow>
<dataflow id="610" from="z_words_3_20" to="store_ln219" fromId="64" toId="77">
</dataflow>
<dataflow id="611" from="select_ln29_33" to="store_ln219" fromId="53" toId="78">
</dataflow>
<dataflow id="612" from="z_words_3_19" to="store_ln219" fromId="63" toId="78">
</dataflow>
<dataflow id="613" from="select_ln29_34" to="store_ln219" fromId="54" toId="79">
</dataflow>
<dataflow id="614" from="z_words_3" to="store_ln219" fromId="62" toId="79">
</dataflow>
<dataflow id="615" from="state_addr_12" to="state_load_11" fromId="74" toId="80">
</dataflow>
<dataflow id="617" from="StgValue_616" to="i" fromId="616" toId="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="618" from="br_ln219" to="i" fromId="81" toId="82">
</dataflow>
<dataflow id="619" from="i_47" to="i" fromId="83" toId="82">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="620" from="br_ln0" to="i" fromId="103" toId="82">
<BackEdge/>
</dataflow>
<dataflow id="621" from="i" to="i_47" fromId="82" toId="83">
</dataflow>
<dataflow id="623" from="StgValue_622" to="i_47" fromId="622" toId="83">
</dataflow>
<dataflow id="624" from="i" to="icmp_ln219" fromId="82" toId="84">
</dataflow>
<dataflow id="626" from="StgValue_625" to="icmp_ln219" fromId="625" toId="84">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecLoopTripCount" to="empty_139" fromId="561" toId="85">
</dataflow>
<dataflow id="628" from="StgValue_563" to="empty_139" fromId="563" toId="85">
</dataflow>
<dataflow id="629" from="StgValue_563" to="empty_139" fromId="563" toId="85">
</dataflow>
<dataflow id="630" from="StgValue_563" to="empty_139" fromId="563" toId="85">
</dataflow>
<dataflow id="631" from="icmp_ln219" to="br_ln219" fromId="84" toId="86">
</dataflow>
<dataflow id="632" from="i" to="trunc_ln50" fromId="82" toId="87">
</dataflow>
<dataflow id="634" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln14" fromId="633" toId="88">
</dataflow>
<dataflow id="635" from="trunc_ln50" to="shl_ln14" fromId="87" toId="88">
</dataflow>
<dataflow id="637" from="StgValue_636" to="shl_ln14" fromId="636" toId="88">
</dataflow>
<dataflow id="638" from="shl_ln14" to="zext_ln220_6" fromId="88" toId="89">
</dataflow>
<dataflow id="639" from="state_load_11" to="lshr_ln220" fromId="80" toId="90">
</dataflow>
<dataflow id="640" from="zext_ln220_6" to="lshr_ln220" fromId="89" toId="90">
</dataflow>
<dataflow id="641" from="lshr_ln220" to="trunc_ln220" fromId="90" toId="91">
</dataflow>
<dataflow id="643" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="642" toId="92">
</dataflow>
<dataflow id="644" from="StgValue_481" to="tmp" fromId="481" toId="92">
</dataflow>
<dataflow id="645" from="StgValue_481" to="tmp" fromId="481" toId="92">
</dataflow>
<dataflow id="646" from="StgValue_481" to="tmp" fromId="481" toId="92">
</dataflow>
<dataflow id="648" from="StgValue_647" to="tmp" fromId="647" toId="92">
</dataflow>
<dataflow id="649" from="trunc_ln50" to="tmp" fromId="87" toId="92">
</dataflow>
<dataflow id="650" from="tmp" to="z_words_0" fromId="92" toId="93">
</dataflow>
<dataflow id="651" from="trunc_ln220" to="z_words_0" fromId="91" toId="93">
</dataflow>
<dataflow id="652" from="trunc_ln50" to="switch_ln220" fromId="87" toId="94">
</dataflow>
<dataflow id="653" from="StgValue_514" to="switch_ln220" fromId="514" toId="94">
</dataflow>
<dataflow id="654" from="StgValue_518" to="switch_ln220" fromId="518" toId="94">
</dataflow>
<dataflow id="655" from="StgValue_525" to="switch_ln220" fromId="525" toId="94">
</dataflow>
<dataflow id="656" from="z_words_0" to="store_ln220" fromId="93" toId="95">
</dataflow>
<dataflow id="657" from="z_words_3_20" to="store_ln220" fromId="64" toId="95">
</dataflow>
<dataflow id="658" from="z_words_0" to="store_ln220" fromId="93" toId="97">
</dataflow>
<dataflow id="659" from="z_words_3_19" to="store_ln220" fromId="63" toId="97">
</dataflow>
<dataflow id="660" from="z_words_0" to="store_ln220" fromId="93" toId="99">
</dataflow>
<dataflow id="661" from="z_words_3" to="store_ln220" fromId="62" toId="99">
</dataflow>
<dataflow id="662" from="z_words_0" to="store_ln220" fromId="93" toId="101">
</dataflow>
<dataflow id="663" from="z_words_3_2" to="store_ln220" fromId="65" toId="101">
</dataflow>
<dataflow id="664" from="i_46" to="i_45" fromId="107" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="665" from="br_ln0" to="i_45" fromId="120" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="666" from="StgValue_616" to="i_45" fromId="616" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="667" from="br_ln82" to="i_45" fromId="104" toId="105">
</dataflow>
<dataflow id="668" from="result_14" to="result" fromId="119" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="669" from="br_ln0" to="result" fromId="120" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="671" from="StgValue_670" to="result" fromId="670" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="672" from="br_ln82" to="result" fromId="104" toId="106">
</dataflow>
<dataflow id="673" from="i_45" to="i_46" fromId="105" toId="107">
</dataflow>
<dataflow id="674" from="StgValue_622" to="i_46" fromId="622" toId="107">
</dataflow>
<dataflow id="675" from="i_45" to="icmp_ln82" fromId="105" toId="108">
</dataflow>
<dataflow id="676" from="StgValue_625" to="icmp_ln82" fromId="625" toId="108">
</dataflow>
<dataflow id="677" from="_ssdm_op_SpecLoopTripCount" to="empty_140" fromId="561" toId="109">
</dataflow>
<dataflow id="678" from="StgValue_563" to="empty_140" fromId="563" toId="109">
</dataflow>
<dataflow id="679" from="StgValue_563" to="empty_140" fromId="563" toId="109">
</dataflow>
<dataflow id="680" from="StgValue_563" to="empty_140" fromId="563" toId="109">
</dataflow>
<dataflow id="681" from="icmp_ln82" to="br_ln82" fromId="108" toId="110">
</dataflow>
<dataflow id="682" from="z_words_3" to="z_words_3_load" fromId="62" toId="111">
</dataflow>
<dataflow id="683" from="z_words_3_19" to="z_words_3_19_load" fromId="63" toId="112">
</dataflow>
<dataflow id="684" from="z_words_3_20" to="z_words_3_20_load" fromId="64" toId="113">
</dataflow>
<dataflow id="685" from="z_words_3_2" to="z_words_3_2_load" fromId="65" toId="114">
</dataflow>
<dataflow id="686" from="i_45" to="trunc_ln50_13" fromId="105" toId="115">
</dataflow>
<dataflow id="687" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_12" fromId="642" toId="116">
</dataflow>
<dataflow id="688" from="z_words_3_load" to="tmp_12" fromId="111" toId="116">
</dataflow>
<dataflow id="689" from="z_words_3_19_load" to="tmp_12" fromId="112" toId="116">
</dataflow>
<dataflow id="690" from="z_words_3_20_load" to="tmp_12" fromId="113" toId="116">
</dataflow>
<dataflow id="691" from="z_words_3_2_load" to="tmp_12" fromId="114" toId="116">
</dataflow>
<dataflow id="692" from="trunc_ln50_13" to="tmp_12" fromId="115" toId="116">
</dataflow>
<dataflow id="693" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_13" fromId="642" toId="117">
</dataflow>
<dataflow id="694" from="StgValue_481" to="tmp_13" fromId="481" toId="117">
</dataflow>
<dataflow id="695" from="StgValue_481" to="tmp_13" fromId="481" toId="117">
</dataflow>
<dataflow id="696" from="StgValue_481" to="tmp_13" fromId="481" toId="117">
</dataflow>
<dataflow id="697" from="StgValue_481" to="tmp_13" fromId="481" toId="117">
</dataflow>
<dataflow id="698" from="trunc_ln50_13" to="tmp_13" fromId="115" toId="117">
</dataflow>
<dataflow id="699" from="tmp_12" to="icmp_ln83" fromId="116" toId="118">
</dataflow>
<dataflow id="700" from="tmp_13" to="icmp_ln83" fromId="117" toId="118">
</dataflow>
<dataflow id="701" from="icmp_ln83" to="result_14" fromId="118" toId="119">
</dataflow>
<dataflow id="702" from="result" to="result_14" fromId="106" toId="119">
</dataflow>
<dataflow id="703" from="result" to="br_ln268" fromId="106" toId="121">
</dataflow>
<dataflow id="704" from="trunc_ln45_1" to="add_ln50_2" fromId="67" toId="122">
</dataflow>
<dataflow id="706" from="StgValue_705" to="add_ln50_2" fromId="705" toId="122">
</dataflow>
<dataflow id="707" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln50_5" fromId="587" toId="123">
</dataflow>
<dataflow id="708" from="add_ln50_2" to="shl_ln50_5" fromId="122" toId="123">
</dataflow>
<dataflow id="709" from="StgValue_590" to="shl_ln50_5" fromId="590" toId="123">
</dataflow>
<dataflow id="710" from="shl_ln50_5" to="add_ln50_3" fromId="123" toId="124">
</dataflow>
<dataflow id="711" from="StgValue_593" to="add_ln50_3" fromId="593" toId="124">
</dataflow>
<dataflow id="712" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="tmp_18" fromId="595" toId="125">
</dataflow>
<dataflow id="713" from="add_ln50_3" to="tmp_18" fromId="124" toId="125">
</dataflow>
<dataflow id="714" from="StgValue_598" to="tmp_18" fromId="598" toId="125">
</dataflow>
<dataflow id="715" from="StgValue_600" to="tmp_18" fromId="600" toId="125">
</dataflow>
<dataflow id="716" from="tmp_18" to="zext_ln213" fromId="125" toId="126">
</dataflow>
<dataflow id="717" from="state" to="state_addr_14" fromId="474" toId="127">
</dataflow>
<dataflow id="718" from="StgValue_481" to="state_addr_14" fromId="481" toId="127">
</dataflow>
<dataflow id="719" from="zext_ln213" to="state_addr_14" fromId="126" toId="127">
</dataflow>
<dataflow id="720" from="state_addr_14" to="state_load_13" fromId="127" toId="128">
</dataflow>
<dataflow id="721" from="add_ln45" to="zext_ln60" fromId="68" toId="129">
</dataflow>
<dataflow id="723" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="722" toId="130">
</dataflow>
<dataflow id="724" from="state_addr" to="store_ln60" fromId="31" toId="130">
</dataflow>
<dataflow id="725" from="zext_ln60" to="store_ln60" fromId="129" toId="130">
</dataflow>
<dataflow id="727" from="StgValue_726" to="store_ln60" fromId="726" toId="130">
</dataflow>
<dataflow id="728" from="state_addr_14" to="state_load_13" fromId="127" toId="131">
</dataflow>
<dataflow id="729" from="StgValue_616" to="i_48" fromId="616" toId="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="730" from="br_ln211" to="i_48" fromId="132" toId="133">
</dataflow>
<dataflow id="731" from="i_50" to="i_48" fromId="136" toId="133">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="br_ln0" to="i_48" fromId="151" toId="133">
<BackEdge/>
</dataflow>
<dataflow id="734" from="StgValue_733" to="k" fromId="733" toId="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="735" from="br_ln211" to="k" fromId="132" toId="134">
</dataflow>
<dataflow id="736" from="k_12" to="k" fromId="150" toId="134">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="737" from="br_ln0" to="k" fromId="151" toId="134">
<BackEdge/>
</dataflow>
<dataflow id="739" from="StgValue_738" to="p_phi" fromId="738" toId="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="740" from="br_ln211" to="p_phi" fromId="132" toId="135">
</dataflow>
<dataflow id="741" from="tmp_18" to="p_phi" fromId="125" toId="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="742" from="br_ln0" to="p_phi" fromId="151" toId="135">
<BackEdge/>
</dataflow>
<dataflow id="743" from="i_48" to="i_50" fromId="133" toId="136">
</dataflow>
<dataflow id="744" from="StgValue_622" to="i_50" fromId="622" toId="136">
</dataflow>
<dataflow id="745" from="i_48" to="icmp_ln211" fromId="133" toId="137">
</dataflow>
<dataflow id="746" from="StgValue_625" to="icmp_ln211" fromId="625" toId="137">
</dataflow>
<dataflow id="747" from="_ssdm_op_SpecLoopTripCount" to="empty_141" fromId="561" toId="138">
</dataflow>
<dataflow id="748" from="StgValue_563" to="empty_141" fromId="563" toId="138">
</dataflow>
<dataflow id="749" from="StgValue_563" to="empty_141" fromId="563" toId="138">
</dataflow>
<dataflow id="750" from="StgValue_563" to="empty_141" fromId="563" toId="138">
</dataflow>
<dataflow id="751" from="icmp_ln211" to="br_ln211" fromId="137" toId="139">
</dataflow>
<dataflow id="752" from="i_48" to="trunc_ln50_14" fromId="133" toId="140">
</dataflow>
<dataflow id="753" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln16" fromId="633" toId="141">
</dataflow>
<dataflow id="754" from="trunc_ln50_14" to="shl_ln16" fromId="140" toId="141">
</dataflow>
<dataflow id="755" from="StgValue_636" to="shl_ln16" fromId="636" toId="141">
</dataflow>
<dataflow id="756" from="shl_ln16" to="zext_ln213_3" fromId="141" toId="142">
</dataflow>
<dataflow id="757" from="state_load_13" to="lshr_ln213" fromId="131" toId="143">
</dataflow>
<dataflow id="758" from="zext_ln213_3" to="lshr_ln213" fromId="142" toId="143">
</dataflow>
<dataflow id="759" from="lshr_ln213" to="trunc_ln213" fromId="143" toId="144">
</dataflow>
<dataflow id="760" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_14" fromId="642" toId="145">
</dataflow>
<dataflow id="762" from="StgValue_761" to="tmp_14" fromId="761" toId="145">
</dataflow>
<dataflow id="763" from="StgValue_481" to="tmp_14" fromId="481" toId="145">
</dataflow>
<dataflow id="764" from="StgValue_481" to="tmp_14" fromId="481" toId="145">
</dataflow>
<dataflow id="765" from="StgValue_481" to="tmp_14" fromId="481" toId="145">
</dataflow>
<dataflow id="766" from="trunc_ln50_14" to="tmp_14" fromId="140" toId="145">
</dataflow>
<dataflow id="767" from="trunc_ln213" to="sub_ln213" fromId="144" toId="146">
</dataflow>
<dataflow id="768" from="tmp_14" to="sub_ln213" fromId="145" toId="146">
</dataflow>
<dataflow id="769" from="trunc_ln213" to="k1" fromId="144" toId="147">
</dataflow>
<dataflow id="770" from="tmp_14" to="k1" fromId="145" toId="147">
</dataflow>
<dataflow id="771" from="k" to="zext_ln215" fromId="134" toId="148">
</dataflow>
<dataflow id="772" from="sub_ln213" to="k2" fromId="146" toId="149">
</dataflow>
<dataflow id="773" from="zext_ln215" to="k2" fromId="148" toId="149">
</dataflow>
<dataflow id="774" from="k1" to="k_12" fromId="147" toId="150">
</dataflow>
<dataflow id="775" from="k2" to="k_12" fromId="149" toId="150">
</dataflow>
<dataflow id="776" from="p_phi" to="zext_ln211" fromId="135" toId="152">
</dataflow>
<dataflow id="777" from="k" to="br_ln273" fromId="134" toId="153">
</dataflow>
<dataflow id="778" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln274" fromId="722" toId="154">
</dataflow>
<dataflow id="779" from="state_addr_12" to="store_ln274" fromId="74" toId="154">
</dataflow>
<dataflow id="781" from="StgValue_780" to="store_ln274" fromId="780" toId="154">
</dataflow>
<dataflow id="782" from="StgValue_496" to="store_ln274" fromId="496" toId="154">
</dataflow>
<dataflow id="783" from="state" to="state_addr_15" fromId="474" toId="156">
</dataflow>
<dataflow id="784" from="StgValue_481" to="state_addr_15" fromId="481" toId="156">
</dataflow>
<dataflow id="785" from="zext_ln211" to="state_addr_15" fromId="152" toId="156">
</dataflow>
<dataflow id="786" from="state_addr_15" to="state_load_14" fromId="156" toId="157">
</dataflow>
<dataflow id="787" from="state_addr_15" to="state_load_14" fromId="156" toId="158">
</dataflow>
<dataflow id="788" from="state_load_14" to="shift_1" fromId="158" toId="159">
</dataflow>
<dataflow id="790" from="_ssdm_op_PartSelect.i24.i256.i32.i32" to="tmp_24" fromId="789" toId="160">
</dataflow>
<dataflow id="791" from="state_load_14" to="tmp_24" fromId="158" toId="160">
</dataflow>
<dataflow id="793" from="StgValue_792" to="tmp_24" fromId="792" toId="160">
</dataflow>
<dataflow id="795" from="StgValue_794" to="tmp_24" fromId="794" toId="160">
</dataflow>
<dataflow id="796" from="tmp_24" to="icmp_ln294" fromId="160" toId="161">
</dataflow>
<dataflow id="798" from="StgValue_797" to="icmp_ln294" fromId="797" toId="161">
</dataflow>
<dataflow id="799" from="icmp_ln294" to="br_ln294" fromId="161" toId="162">
</dataflow>
<dataflow id="800" from="StgValue_475" to="r_word_num_bits_3138_0" fromId="475" toId="163">
</dataflow>
<dataflow id="801" from="StgValue_475" to="r_word_num_bits_2_0" fromId="475" toId="164">
</dataflow>
<dataflow id="802" from="StgValue_475" to="r_word_num_bits_1_0" fromId="475" toId="165">
</dataflow>
<dataflow id="803" from="StgValue_475" to="r_word_num_bits_0_0" fromId="475" toId="166">
</dataflow>
<dataflow id="804" from="add_ln29_6" to="phi_ln29_6" fromId="169" toId="168">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="805" from="br_ln29" to="phi_ln29_6" fromId="192" toId="168">
<BackEdge/>
</dataflow>
<dataflow id="806" from="StgValue_514" to="phi_ln29_6" fromId="514" toId="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="807" from="br_ln29" to="phi_ln29_6" fromId="167" toId="168">
</dataflow>
<dataflow id="808" from="phi_ln29_6" to="add_ln29_6" fromId="168" toId="169">
</dataflow>
<dataflow id="809" from="StgValue_518" to="add_ln29_6" fromId="518" toId="169">
</dataflow>
<dataflow id="810" from="r_word_num_bits_3138_0" to="r_word_num_bits_3138_0_load" fromId="163" toId="170">
</dataflow>
<dataflow id="811" from="r_word_num_bits_2_0" to="r_word_num_bits_2_0_load" fromId="164" toId="171">
</dataflow>
<dataflow id="812" from="r_word_num_bits_1_0" to="r_word_num_bits_1_0_load" fromId="165" toId="172">
</dataflow>
<dataflow id="813" from="r_word_num_bits_0_0" to="r_word_num_bits_0_0_load" fromId="166" toId="173">
</dataflow>
<dataflow id="814" from="phi_ln29_6" to="icmp_ln29_17" fromId="168" toId="174">
</dataflow>
<dataflow id="815" from="StgValue_514" to="icmp_ln29_17" fromId="514" toId="174">
</dataflow>
<dataflow id="816" from="icmp_ln29_17" to="select_ln29_35" fromId="174" toId="175">
</dataflow>
<dataflow id="817" from="StgValue_481" to="select_ln29_35" fromId="481" toId="175">
</dataflow>
<dataflow id="818" from="r_word_num_bits_0_0_load" to="select_ln29_35" fromId="173" toId="175">
</dataflow>
<dataflow id="819" from="phi_ln29_6" to="icmp_ln29_18" fromId="168" toId="176">
</dataflow>
<dataflow id="820" from="StgValue_518" to="icmp_ln29_18" fromId="518" toId="176">
</dataflow>
<dataflow id="821" from="icmp_ln29_18" to="select_ln29_36" fromId="176" toId="177">
</dataflow>
<dataflow id="822" from="StgValue_481" to="select_ln29_36" fromId="481" toId="177">
</dataflow>
<dataflow id="823" from="r_word_num_bits_1_0_load" to="select_ln29_36" fromId="172" toId="177">
</dataflow>
<dataflow id="824" from="icmp_ln29_17" to="select_ln29_37" fromId="174" toId="178">
</dataflow>
<dataflow id="825" from="r_word_num_bits_1_0_load" to="select_ln29_37" fromId="172" toId="178">
</dataflow>
<dataflow id="826" from="select_ln29_36" to="select_ln29_37" fromId="177" toId="178">
</dataflow>
<dataflow id="827" from="phi_ln29_6" to="icmp_ln29_19" fromId="168" toId="179">
</dataflow>
<dataflow id="828" from="StgValue_525" to="icmp_ln29_19" fromId="525" toId="179">
</dataflow>
<dataflow id="829" from="icmp_ln29_19" to="select_ln29_38" fromId="179" toId="180">
</dataflow>
<dataflow id="830" from="StgValue_481" to="select_ln29_38" fromId="481" toId="180">
</dataflow>
<dataflow id="831" from="r_word_num_bits_2_0_load" to="select_ln29_38" fromId="171" toId="180">
</dataflow>
<dataflow id="832" from="icmp_ln29_18" to="select_ln29_39" fromId="176" toId="181">
</dataflow>
<dataflow id="833" from="r_word_num_bits_2_0_load" to="select_ln29_39" fromId="171" toId="181">
</dataflow>
<dataflow id="834" from="select_ln29_38" to="select_ln29_39" fromId="180" toId="181">
</dataflow>
<dataflow id="835" from="icmp_ln29_17" to="select_ln29_40" fromId="174" toId="182">
</dataflow>
<dataflow id="836" from="r_word_num_bits_2_0_load" to="select_ln29_40" fromId="171" toId="182">
</dataflow>
<dataflow id="837" from="select_ln29_39" to="select_ln29_40" fromId="181" toId="182">
</dataflow>
<dataflow id="838" from="icmp_ln29_19" to="select_ln29_41" fromId="179" toId="183">
</dataflow>
<dataflow id="839" from="r_word_num_bits_3138_0_load" to="select_ln29_41" fromId="170" toId="183">
</dataflow>
<dataflow id="840" from="StgValue_481" to="select_ln29_41" fromId="481" toId="183">
</dataflow>
<dataflow id="841" from="icmp_ln29_18" to="select_ln29_42" fromId="176" toId="184">
</dataflow>
<dataflow id="842" from="r_word_num_bits_3138_0_load" to="select_ln29_42" fromId="170" toId="184">
</dataflow>
<dataflow id="843" from="select_ln29_41" to="select_ln29_42" fromId="183" toId="184">
</dataflow>
<dataflow id="844" from="icmp_ln29_17" to="select_ln29_43" fromId="174" toId="185">
</dataflow>
<dataflow id="845" from="r_word_num_bits_3138_0_load" to="select_ln29_43" fromId="170" toId="185">
</dataflow>
<dataflow id="846" from="select_ln29_42" to="select_ln29_43" fromId="184" toId="185">
</dataflow>
<dataflow id="847" from="phi_ln29_6" to="icmp_ln29_7" fromId="168" toId="186">
</dataflow>
<dataflow id="848" from="StgValue_559" to="icmp_ln29_7" fromId="559" toId="186">
</dataflow>
<dataflow id="849" from="_ssdm_op_SpecLoopTripCount" to="empty_142" fromId="561" toId="187">
</dataflow>
<dataflow id="850" from="StgValue_563" to="empty_142" fromId="563" toId="187">
</dataflow>
<dataflow id="851" from="StgValue_563" to="empty_142" fromId="563" toId="187">
</dataflow>
<dataflow id="852" from="StgValue_563" to="empty_142" fromId="563" toId="187">
</dataflow>
<dataflow id="853" from="select_ln29_35" to="store_ln29" fromId="175" toId="188">
</dataflow>
<dataflow id="854" from="r_word_num_bits_0_0" to="store_ln29" fromId="166" toId="188">
</dataflow>
<dataflow id="855" from="select_ln29_37" to="store_ln29" fromId="178" toId="189">
</dataflow>
<dataflow id="856" from="r_word_num_bits_1_0" to="store_ln29" fromId="165" toId="189">
</dataflow>
<dataflow id="857" from="select_ln29_40" to="store_ln29" fromId="182" toId="190">
</dataflow>
<dataflow id="858" from="r_word_num_bits_2_0" to="store_ln29" fromId="164" toId="190">
</dataflow>
<dataflow id="859" from="select_ln29_43" to="store_ln29" fromId="185" toId="191">
</dataflow>
<dataflow id="860" from="r_word_num_bits_3138_0" to="store_ln29" fromId="163" toId="191">
</dataflow>
<dataflow id="861" from="icmp_ln29_7" to="br_ln29" fromId="186" toId="192">
</dataflow>
<dataflow id="862" from="StgValue_475" to="r_word_num_bits_3138_2" fromId="475" toId="193">
</dataflow>
<dataflow id="863" from="StgValue_475" to="r_word_num_bits_2_2" fromId="475" toId="194">
</dataflow>
<dataflow id="864" from="StgValue_475" to="r_word_num_bits_1_2" fromId="475" toId="195">
</dataflow>
<dataflow id="865" from="StgValue_475" to="r_word_num_bits_0_2" fromId="475" toId="196">
</dataflow>
<dataflow id="866" from="state_load_14" to="s" fromId="158" toId="197">
</dataflow>
<dataflow id="867" from="s" to="zext_ln267" fromId="197" toId="198">
</dataflow>
<dataflow id="869" from="_ssdm_op_PartSelect.i2.i256.i32.i32" to="trunc_ln" fromId="868" toId="199">
</dataflow>
<dataflow id="870" from="state_load_14" to="trunc_ln" fromId="158" toId="199">
</dataflow>
<dataflow id="872" from="StgValue_871" to="trunc_ln" fromId="871" toId="199">
</dataflow>
<dataflow id="874" from="StgValue_873" to="trunc_ln" fromId="873" toId="199">
</dataflow>
<dataflow id="875" from="trunc_ln" to="zext_ln268" fromId="199" toId="200">
</dataflow>
<dataflow id="876" from="StgValue_625" to="sub_i_i48" fromId="625" toId="201">
</dataflow>
<dataflow id="877" from="zext_ln268" to="sub_i_i48" fromId="200" toId="201">
</dataflow>
<dataflow id="878" from="s" to="empty_143" fromId="197" toId="202">
</dataflow>
<dataflow id="880" from="StgValue_879" to="empty_143" fromId="879" toId="202">
</dataflow>
<dataflow id="881" from="empty_143" to="zext_ln272" fromId="202" toId="203">
</dataflow>
<dataflow id="882" from="select_ln29_35" to="store_ln29" fromId="175" toId="204">
</dataflow>
<dataflow id="883" from="r_word_num_bits_0_2" to="store_ln29" fromId="196" toId="204">
</dataflow>
<dataflow id="884" from="select_ln29_37" to="store_ln29" fromId="178" toId="205">
</dataflow>
<dataflow id="885" from="r_word_num_bits_1_2" to="store_ln29" fromId="195" toId="205">
</dataflow>
<dataflow id="886" from="select_ln29_40" to="store_ln29" fromId="182" toId="206">
</dataflow>
<dataflow id="887" from="r_word_num_bits_2_2" to="store_ln29" fromId="194" toId="206">
</dataflow>
<dataflow id="888" from="StgValue_481" to="store_ln0" fromId="481" toId="207">
</dataflow>
<dataflow id="889" from="r_word_num_bits_3138_2" to="store_ln0" fromId="193" toId="207">
</dataflow>
<dataflow id="890" from="i_51" to="i_34" fromId="211" toId="209">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="891" from="br_ln0" to="i_34" fromId="240" toId="209">
<BackEdge/>
</dataflow>
<dataflow id="892" from="StgValue_616" to="i_34" fromId="616" toId="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="893" from="br_ln0" to="i_34" fromId="208" toId="209">
</dataflow>
<dataflow id="894" from="carry_1" to="carry" fromId="239" toId="210">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="895" from="br_ln0" to="carry" fromId="240" toId="210">
<BackEdge/>
</dataflow>
<dataflow id="896" from="StgValue_481" to="carry" fromId="481" toId="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="897" from="br_ln0" to="carry" fromId="208" toId="210">
</dataflow>
<dataflow id="898" from="i_34" to="i_51" fromId="209" toId="211">
</dataflow>
<dataflow id="899" from="StgValue_622" to="i_51" fromId="622" toId="211">
</dataflow>
<dataflow id="900" from="r_word_num_bits_3138_2" to="r_word_num_bits_3138_2_load" fromId="193" toId="212">
</dataflow>
<dataflow id="901" from="r_word_num_bits_2_2" to="r_word_num_bits_2_2_load" fromId="194" toId="213">
</dataflow>
<dataflow id="902" from="r_word_num_bits_1_2" to="r_word_num_bits_1_2_load" fromId="195" toId="214">
</dataflow>
<dataflow id="903" from="r_word_num_bits_0_2" to="r_word_num_bits_0_2_load" fromId="196" toId="215">
</dataflow>
<dataflow id="905" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="904" toId="216">
</dataflow>
<dataflow id="906" from="StgValue_496" to="specpipeline_ln0" fromId="496" toId="216">
</dataflow>
<dataflow id="907" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="216">
</dataflow>
<dataflow id="908" from="StgValue_475" to="specpipeline_ln0" fromId="475" toId="216">
</dataflow>
<dataflow id="909" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="216">
</dataflow>
<dataflow id="911" from="p_str" to="specpipeline_ln0" fromId="910" toId="216">
</dataflow>
<dataflow id="912" from="i_34" to="icmp_ln272" fromId="209" toId="217">
</dataflow>
<dataflow id="913" from="sub_i_i48" to="icmp_ln272" fromId="201" toId="217">
</dataflow>
<dataflow id="914" from="_ssdm_op_SpecLoopTripCount" to="empty_144" fromId="561" toId="218">
</dataflow>
<dataflow id="915" from="StgValue_483" to="empty_144" fromId="483" toId="218">
</dataflow>
<dataflow id="916" from="StgValue_563" to="empty_144" fromId="563" toId="218">
</dataflow>
<dataflow id="917" from="StgValue_481" to="empty_144" fromId="481" toId="218">
</dataflow>
<dataflow id="918" from="icmp_ln272" to="br_ln272" fromId="217" toId="219">
</dataflow>
<dataflow id="919" from="i_34" to="empty_145" fromId="209" toId="220">
</dataflow>
<dataflow id="920" from="empty_145" to="xor_ln274" fromId="220" toId="221">
</dataflow>
<dataflow id="921" from="StgValue_559" to="xor_ln274" fromId="559" toId="221">
</dataflow>
<dataflow id="922" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln17" fromId="633" toId="222">
</dataflow>
<dataflow id="923" from="xor_ln274" to="shl_ln17" fromId="221" toId="222">
</dataflow>
<dataflow id="924" from="StgValue_636" to="shl_ln17" fromId="636" toId="222">
</dataflow>
<dataflow id="925" from="shl_ln17" to="zext_ln274" fromId="222" toId="223">
</dataflow>
<dataflow id="926" from="state_load_11" to="lshr_ln274" fromId="80" toId="224">
</dataflow>
<dataflow id="927" from="zext_ln274" to="lshr_ln274" fromId="223" toId="224">
</dataflow>
<dataflow id="928" from="lshr_ln274" to="trunc_ln274" fromId="224" toId="225">
</dataflow>
<dataflow id="929" from="trunc_ln274" to="lshr_ln274_1" fromId="225" toId="226">
</dataflow>
<dataflow id="930" from="zext_ln267" to="lshr_ln274_1" fromId="198" toId="226">
</dataflow>
<dataflow id="931" from="lshr_ln274_1" to="or_ln274" fromId="226" toId="227">
</dataflow>
<dataflow id="932" from="carry" to="or_ln274" fromId="210" toId="227">
</dataflow>
<dataflow id="933" from="xor_ln274" to="sub_ln48" fromId="221" toId="228">
</dataflow>
<dataflow id="934" from="trunc_ln" to="sub_ln48" fromId="199" toId="228">
</dataflow>
<dataflow id="935" from="sub_ln48" to="switch_ln274" fromId="228" toId="229">
</dataflow>
<dataflow id="936" from="StgValue_514" to="switch_ln274" fromId="514" toId="229">
</dataflow>
<dataflow id="937" from="StgValue_518" to="switch_ln274" fromId="518" toId="229">
</dataflow>
<dataflow id="938" from="StgValue_525" to="switch_ln274" fromId="525" toId="229">
</dataflow>
<dataflow id="939" from="or_ln274" to="store_ln274" fromId="227" toId="230">
</dataflow>
<dataflow id="940" from="r_word_num_bits_2_2" to="store_ln274" fromId="194" toId="230">
</dataflow>
<dataflow id="941" from="or_ln274" to="store_ln274" fromId="227" toId="232">
</dataflow>
<dataflow id="942" from="r_word_num_bits_1_2" to="store_ln274" fromId="195" toId="232">
</dataflow>
<dataflow id="943" from="or_ln274" to="store_ln274" fromId="227" toId="234">
</dataflow>
<dataflow id="944" from="r_word_num_bits_0_2" to="store_ln274" fromId="196" toId="234">
</dataflow>
<dataflow id="945" from="or_ln274" to="store_ln274" fromId="227" toId="236">
</dataflow>
<dataflow id="946" from="r_word_num_bits_3138_2" to="store_ln274" fromId="193" toId="236">
</dataflow>
<dataflow id="947" from="trunc_ln274" to="shl_ln275" fromId="225" toId="238">
</dataflow>
<dataflow id="948" from="zext_ln272" to="shl_ln275" fromId="203" toId="238">
</dataflow>
<dataflow id="949" from="shl_ln275" to="carry_1" fromId="238" toId="239">
</dataflow>
<dataflow id="950" from="StgValue_483" to="carry_1" fromId="483" toId="239">
</dataflow>
<dataflow id="951" from="StgValue_481" to="r_word_num_bits_0_4" fromId="481" toId="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="952" from="br_ln294" to="r_word_num_bits_0_4" fromId="162" toId="242">
</dataflow>
<dataflow id="953" from="r_word_num_bits_0_2_load" to="r_word_num_bits_0_4" fromId="215" toId="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="954" from="br_ln0" to="r_word_num_bits_0_4" fromId="241" toId="242">
</dataflow>
<dataflow id="955" from="StgValue_481" to="r_word_num_bits_1_4" fromId="481" toId="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="956" from="br_ln294" to="r_word_num_bits_1_4" fromId="162" toId="243">
</dataflow>
<dataflow id="957" from="r_word_num_bits_1_2_load" to="r_word_num_bits_1_4" fromId="214" toId="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="958" from="br_ln0" to="r_word_num_bits_1_4" fromId="241" toId="243">
</dataflow>
<dataflow id="959" from="StgValue_481" to="r_word_num_bits_2_4" fromId="481" toId="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="960" from="br_ln294" to="r_word_num_bits_2_4" fromId="162" toId="244">
</dataflow>
<dataflow id="961" from="r_word_num_bits_2_2_load" to="r_word_num_bits_2_4" fromId="213" toId="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="962" from="br_ln0" to="r_word_num_bits_2_4" fromId="241" toId="244">
</dataflow>
<dataflow id="963" from="StgValue_481" to="r_word_num_bits_3138_4" fromId="481" toId="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="964" from="br_ln294" to="r_word_num_bits_3138_4" fromId="162" toId="245">
</dataflow>
<dataflow id="965" from="r_word_num_bits_3138_2_load" to="r_word_num_bits_3138_4" fromId="212" toId="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="966" from="br_ln0" to="r_word_num_bits_3138_4" fromId="241" toId="245">
</dataflow>
<dataflow id="968" from="StgValue_967" to="shift" fromId="967" toId="246">
</dataflow>
<dataflow id="969" from="shift_1" to="shift" fromId="159" toId="246">
</dataflow>
<dataflow id="971" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="tmp_25" fromId="970" toId="247">
</dataflow>
<dataflow id="972" from="shift" to="tmp_25" fromId="246" toId="247">
</dataflow>
<dataflow id="973" from="StgValue_792" to="tmp_25" fromId="792" toId="247">
</dataflow>
<dataflow id="974" from="StgValue_794" to="tmp_25" fromId="794" toId="247">
</dataflow>
<dataflow id="975" from="tmp_25" to="icmp_ln285" fromId="247" toId="248">
</dataflow>
<dataflow id="976" from="StgValue_797" to="icmp_ln285" fromId="797" toId="248">
</dataflow>
<dataflow id="977" from="icmp_ln285" to="br_ln285" fromId="248" toId="249">
</dataflow>
<dataflow id="978" from="StgValue_475" to="r_word_num_bits_3_3_0" fromId="475" toId="250">
</dataflow>
<dataflow id="979" from="StgValue_475" to="r_word_num_bits_3_2_0" fromId="475" toId="251">
</dataflow>
<dataflow id="980" from="StgValue_475" to="r_word_num_bits_3_1_0" fromId="475" toId="252">
</dataflow>
<dataflow id="981" from="StgValue_475" to="r_word_num_bits_3_0_0" fromId="475" toId="253">
</dataflow>
<dataflow id="982" from="add_ln29_7" to="phi_ln29_7" fromId="256" toId="255">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="983" from="br_ln29" to="phi_ln29_7" fromId="280" toId="255">
<BackEdge/>
</dataflow>
<dataflow id="984" from="StgValue_514" to="phi_ln29_7" fromId="514" toId="255">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="985" from="br_ln0" to="phi_ln29_7" fromId="254" toId="255">
</dataflow>
<dataflow id="986" from="phi_ln29_7" to="add_ln29_7" fromId="255" toId="256">
</dataflow>
<dataflow id="987" from="StgValue_518" to="add_ln29_7" fromId="518" toId="256">
</dataflow>
<dataflow id="988" from="r_word_num_bits_3_3_0" to="r_word_num_bits_3_3_0_load" fromId="250" toId="257">
</dataflow>
<dataflow id="989" from="r_word_num_bits_3_2_0" to="r_word_num_bits_3_2_0_load" fromId="251" toId="258">
</dataflow>
<dataflow id="990" from="r_word_num_bits_3_1_0" to="r_word_num_bits_3_1_0_load" fromId="252" toId="259">
</dataflow>
<dataflow id="991" from="r_word_num_bits_3_0_0" to="r_word_num_bits_3_0_0_load" fromId="253" toId="260">
</dataflow>
<dataflow id="992" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="904" toId="261">
</dataflow>
<dataflow id="993" from="StgValue_496" to="specpipeline_ln0" fromId="496" toId="261">
</dataflow>
<dataflow id="994" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="261">
</dataflow>
<dataflow id="995" from="StgValue_475" to="specpipeline_ln0" fromId="475" toId="261">
</dataflow>
<dataflow id="996" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="261">
</dataflow>
<dataflow id="997" from="p_str" to="specpipeline_ln0" fromId="910" toId="261">
</dataflow>
<dataflow id="998" from="phi_ln29_7" to="icmp_ln29_20" fromId="255" toId="262">
</dataflow>
<dataflow id="999" from="StgValue_514" to="icmp_ln29_20" fromId="514" toId="262">
</dataflow>
<dataflow id="1000" from="icmp_ln29_20" to="select_ln29_44" fromId="262" toId="263">
</dataflow>
<dataflow id="1001" from="StgValue_481" to="select_ln29_44" fromId="481" toId="263">
</dataflow>
<dataflow id="1002" from="r_word_num_bits_3_0_0_load" to="select_ln29_44" fromId="260" toId="263">
</dataflow>
<dataflow id="1003" from="phi_ln29_7" to="icmp_ln29_21" fromId="255" toId="264">
</dataflow>
<dataflow id="1004" from="StgValue_518" to="icmp_ln29_21" fromId="518" toId="264">
</dataflow>
<dataflow id="1005" from="icmp_ln29_21" to="select_ln29_45" fromId="264" toId="265">
</dataflow>
<dataflow id="1006" from="StgValue_481" to="select_ln29_45" fromId="481" toId="265">
</dataflow>
<dataflow id="1007" from="r_word_num_bits_3_1_0_load" to="select_ln29_45" fromId="259" toId="265">
</dataflow>
<dataflow id="1008" from="icmp_ln29_20" to="select_ln29_46" fromId="262" toId="266">
</dataflow>
<dataflow id="1009" from="r_word_num_bits_3_1_0_load" to="select_ln29_46" fromId="259" toId="266">
</dataflow>
<dataflow id="1010" from="select_ln29_45" to="select_ln29_46" fromId="265" toId="266">
</dataflow>
<dataflow id="1011" from="phi_ln29_7" to="icmp_ln29_22" fromId="255" toId="267">
</dataflow>
<dataflow id="1012" from="StgValue_525" to="icmp_ln29_22" fromId="525" toId="267">
</dataflow>
<dataflow id="1013" from="icmp_ln29_22" to="select_ln29_47" fromId="267" toId="268">
</dataflow>
<dataflow id="1014" from="StgValue_481" to="select_ln29_47" fromId="481" toId="268">
</dataflow>
<dataflow id="1015" from="r_word_num_bits_3_2_0_load" to="select_ln29_47" fromId="258" toId="268">
</dataflow>
<dataflow id="1016" from="icmp_ln29_21" to="select_ln29_48" fromId="264" toId="269">
</dataflow>
<dataflow id="1017" from="r_word_num_bits_3_2_0_load" to="select_ln29_48" fromId="258" toId="269">
</dataflow>
<dataflow id="1018" from="select_ln29_47" to="select_ln29_48" fromId="268" toId="269">
</dataflow>
<dataflow id="1019" from="icmp_ln29_20" to="select_ln29_49" fromId="262" toId="270">
</dataflow>
<dataflow id="1020" from="r_word_num_bits_3_2_0_load" to="select_ln29_49" fromId="258" toId="270">
</dataflow>
<dataflow id="1021" from="select_ln29_48" to="select_ln29_49" fromId="269" toId="270">
</dataflow>
<dataflow id="1022" from="icmp_ln29_22" to="select_ln29_50" fromId="267" toId="271">
</dataflow>
<dataflow id="1023" from="r_word_num_bits_3_3_0_load" to="select_ln29_50" fromId="257" toId="271">
</dataflow>
<dataflow id="1024" from="StgValue_481" to="select_ln29_50" fromId="481" toId="271">
</dataflow>
<dataflow id="1025" from="icmp_ln29_21" to="select_ln29_51" fromId="264" toId="272">
</dataflow>
<dataflow id="1026" from="r_word_num_bits_3_3_0_load" to="select_ln29_51" fromId="257" toId="272">
</dataflow>
<dataflow id="1027" from="select_ln29_50" to="select_ln29_51" fromId="271" toId="272">
</dataflow>
<dataflow id="1028" from="icmp_ln29_20" to="select_ln29_52" fromId="262" toId="273">
</dataflow>
<dataflow id="1029" from="r_word_num_bits_3_3_0_load" to="select_ln29_52" fromId="257" toId="273">
</dataflow>
<dataflow id="1030" from="select_ln29_51" to="select_ln29_52" fromId="272" toId="273">
</dataflow>
<dataflow id="1031" from="phi_ln29_7" to="icmp_ln29_8" fromId="255" toId="274">
</dataflow>
<dataflow id="1032" from="StgValue_559" to="icmp_ln29_8" fromId="559" toId="274">
</dataflow>
<dataflow id="1033" from="_ssdm_op_SpecLoopTripCount" to="empty_146" fromId="561" toId="275">
</dataflow>
<dataflow id="1034" from="StgValue_563" to="empty_146" fromId="563" toId="275">
</dataflow>
<dataflow id="1035" from="StgValue_563" to="empty_146" fromId="563" toId="275">
</dataflow>
<dataflow id="1036" from="StgValue_563" to="empty_146" fromId="563" toId="275">
</dataflow>
<dataflow id="1037" from="select_ln29_44" to="store_ln29" fromId="263" toId="276">
</dataflow>
<dataflow id="1038" from="r_word_num_bits_3_0_0" to="store_ln29" fromId="253" toId="276">
</dataflow>
<dataflow id="1039" from="select_ln29_46" to="store_ln29" fromId="266" toId="277">
</dataflow>
<dataflow id="1040" from="r_word_num_bits_3_1_0" to="store_ln29" fromId="252" toId="277">
</dataflow>
<dataflow id="1041" from="select_ln29_49" to="store_ln29" fromId="270" toId="278">
</dataflow>
<dataflow id="1042" from="r_word_num_bits_3_2_0" to="store_ln29" fromId="251" toId="278">
</dataflow>
<dataflow id="1043" from="select_ln29_52" to="store_ln29" fromId="273" toId="279">
</dataflow>
<dataflow id="1044" from="r_word_num_bits_3_3_0" to="store_ln29" fromId="250" toId="279">
</dataflow>
<dataflow id="1045" from="icmp_ln29_8" to="br_ln29" fromId="274" toId="280">
</dataflow>
<dataflow id="1046" from="StgValue_475" to="r_word_num_bits_3_3_2" fromId="475" toId="281">
</dataflow>
<dataflow id="1047" from="StgValue_475" to="r_word_num_bits_3_2_2" fromId="475" toId="282">
</dataflow>
<dataflow id="1048" from="StgValue_475" to="r_word_num_bits_3_1_2" fromId="475" toId="283">
</dataflow>
<dataflow id="1049" from="StgValue_475" to="r_word_num_bits_3_0_2" fromId="475" toId="284">
</dataflow>
<dataflow id="1050" from="shift" to="s_1" fromId="246" toId="285">
</dataflow>
<dataflow id="1051" from="s_1" to="zext_ln247" fromId="285" toId="286">
</dataflow>
<dataflow id="1053" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="trunc_ln28" fromId="1052" toId="287">
</dataflow>
<dataflow id="1054" from="shift" to="trunc_ln28" fromId="246" toId="287">
</dataflow>
<dataflow id="1055" from="StgValue_871" to="trunc_ln28" fromId="871" toId="287">
</dataflow>
<dataflow id="1056" from="StgValue_873" to="trunc_ln28" fromId="873" toId="287">
</dataflow>
<dataflow id="1057" from="trunc_ln28" to="zext_ln248" fromId="287" toId="288">
</dataflow>
<dataflow id="1058" from="StgValue_625" to="sub_i_i73" fromId="625" toId="289">
</dataflow>
<dataflow id="1059" from="zext_ln248" to="sub_i_i73" fromId="288" toId="289">
</dataflow>
<dataflow id="1060" from="s_1" to="empty_147" fromId="285" toId="290">
</dataflow>
<dataflow id="1061" from="StgValue_879" to="empty_147" fromId="879" toId="290">
</dataflow>
<dataflow id="1062" from="empty_147" to="zext_ln252" fromId="290" toId="291">
</dataflow>
<dataflow id="1063" from="select_ln29_44" to="store_ln29" fromId="263" toId="292">
</dataflow>
<dataflow id="1064" from="r_word_num_bits_3_0_2" to="store_ln29" fromId="284" toId="292">
</dataflow>
<dataflow id="1065" from="select_ln29_46" to="store_ln29" fromId="266" toId="293">
</dataflow>
<dataflow id="1066" from="r_word_num_bits_3_1_2" to="store_ln29" fromId="283" toId="293">
</dataflow>
<dataflow id="1067" from="select_ln29_49" to="store_ln29" fromId="270" toId="294">
</dataflow>
<dataflow id="1068" from="r_word_num_bits_3_2_2" to="store_ln29" fromId="282" toId="294">
</dataflow>
<dataflow id="1069" from="StgValue_481" to="store_ln0" fromId="481" toId="295">
</dataflow>
<dataflow id="1070" from="r_word_num_bits_3_3_2" to="store_ln0" fromId="281" toId="295">
</dataflow>
<dataflow id="1071" from="StgValue_616" to="i_36" fromId="616" toId="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1072" from="br_ln0" to="i_36" fromId="296" toId="297">
</dataflow>
<dataflow id="1073" from="i_52" to="i_36" fromId="299" toId="297">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1074" from="br_ln0" to="i_36" fromId="327" toId="297">
<BackEdge/>
</dataflow>
<dataflow id="1076" from="StgValue_1075" to="carry_2" fromId="1075" toId="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1077" from="br_ln0" to="carry_2" fromId="296" toId="298">
</dataflow>
<dataflow id="1078" from="trunc_ln29" to="carry_2" fromId="326" toId="298">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1079" from="br_ln0" to="carry_2" fromId="327" toId="298">
<BackEdge/>
</dataflow>
<dataflow id="1080" from="i_36" to="i_52" fromId="297" toId="299">
</dataflow>
<dataflow id="1081" from="StgValue_622" to="i_52" fromId="622" toId="299">
</dataflow>
<dataflow id="1082" from="r_word_num_bits_3_3_2" to="r_word_num_bits_3_3_2_load" fromId="281" toId="300">
</dataflow>
<dataflow id="1083" from="r_word_num_bits_3_2_2" to="r_word_num_bits_3_2_2_load" fromId="282" toId="301">
</dataflow>
<dataflow id="1084" from="r_word_num_bits_3_1_2" to="r_word_num_bits_3_1_2_load" fromId="283" toId="302">
</dataflow>
<dataflow id="1085" from="r_word_num_bits_3_0_2" to="r_word_num_bits_3_0_2_load" fromId="284" toId="303">
</dataflow>
<dataflow id="1086" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="904" toId="304">
</dataflow>
<dataflow id="1087" from="StgValue_496" to="specpipeline_ln0" fromId="496" toId="304">
</dataflow>
<dataflow id="1088" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="304">
</dataflow>
<dataflow id="1089" from="StgValue_475" to="specpipeline_ln0" fromId="475" toId="304">
</dataflow>
<dataflow id="1090" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="304">
</dataflow>
<dataflow id="1091" from="p_str" to="specpipeline_ln0" fromId="910" toId="304">
</dataflow>
<dataflow id="1092" from="i_36" to="icmp_ln252" fromId="297" toId="305">
</dataflow>
<dataflow id="1093" from="sub_i_i73" to="icmp_ln252" fromId="289" toId="305">
</dataflow>
<dataflow id="1094" from="_ssdm_op_SpecLoopTripCount" to="empty_148" fromId="561" toId="306">
</dataflow>
<dataflow id="1095" from="StgValue_483" to="empty_148" fromId="483" toId="306">
</dataflow>
<dataflow id="1096" from="StgValue_563" to="empty_148" fromId="563" toId="306">
</dataflow>
<dataflow id="1097" from="StgValue_481" to="empty_148" fromId="481" toId="306">
</dataflow>
<dataflow id="1098" from="icmp_ln252" to="br_ln252" fromId="305" toId="307">
</dataflow>
<dataflow id="1099" from="i_36" to="trunc_ln50_15" fromId="297" toId="308">
</dataflow>
<dataflow id="1100" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_15" fromId="642" toId="309">
</dataflow>
<dataflow id="1102" from="StgValue_1101" to="tmp_15" fromId="1101" toId="309">
</dataflow>
<dataflow id="1103" from="StgValue_1101" to="tmp_15" fromId="1101" toId="309">
</dataflow>
<dataflow id="1104" from="StgValue_1101" to="tmp_15" fromId="1101" toId="309">
</dataflow>
<dataflow id="1105" from="StgValue_1101" to="tmp_15" fromId="1101" toId="309">
</dataflow>
<dataflow id="1106" from="trunc_ln50_15" to="tmp_15" fromId="308" toId="309">
</dataflow>
<dataflow id="1107" from="tmp_15" to="shl_ln254" fromId="309" toId="310">
</dataflow>
<dataflow id="1108" from="zext_ln247" to="shl_ln254" fromId="286" toId="310">
</dataflow>
<dataflow id="1109" from="shl_ln254" to="trunc_ln254" fromId="310" toId="311">
</dataflow>
<dataflow id="1110" from="trunc_ln254" to="or_ln254" fromId="311" toId="312">
</dataflow>
<dataflow id="1111" from="carry_2" to="or_ln254" fromId="298" toId="312">
</dataflow>
<dataflow id="1113" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_26" fromId="1112" toId="313">
</dataflow>
<dataflow id="1114" from="shl_ln254" to="tmp_26" fromId="310" toId="313">
</dataflow>
<dataflow id="1116" from="StgValue_1115" to="tmp_26" fromId="1115" toId="313">
</dataflow>
<dataflow id="1118" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="or_ln" fromId="1117" toId="314">
</dataflow>
<dataflow id="1119" from="tmp_26" to="or_ln" fromId="313" toId="314">
</dataflow>
<dataflow id="1120" from="or_ln254" to="or_ln" fromId="312" toId="314">
</dataflow>
<dataflow id="1121" from="trunc_ln50_15" to="add_ln48" fromId="308" toId="315">
</dataflow>
<dataflow id="1122" from="trunc_ln28" to="add_ln48" fromId="287" toId="315">
</dataflow>
<dataflow id="1123" from="add_ln48" to="switch_ln254" fromId="315" toId="316">
</dataflow>
<dataflow id="1124" from="StgValue_514" to="switch_ln254" fromId="514" toId="316">
</dataflow>
<dataflow id="1125" from="StgValue_518" to="switch_ln254" fromId="518" toId="316">
</dataflow>
<dataflow id="1126" from="StgValue_525" to="switch_ln254" fromId="525" toId="316">
</dataflow>
<dataflow id="1127" from="or_ln" to="store_ln254" fromId="314" toId="317">
</dataflow>
<dataflow id="1128" from="r_word_num_bits_3_2_2" to="store_ln254" fromId="282" toId="317">
</dataflow>
<dataflow id="1129" from="or_ln" to="store_ln254" fromId="314" toId="319">
</dataflow>
<dataflow id="1130" from="r_word_num_bits_3_1_2" to="store_ln254" fromId="283" toId="319">
</dataflow>
<dataflow id="1131" from="or_ln" to="store_ln254" fromId="314" toId="321">
</dataflow>
<dataflow id="1132" from="r_word_num_bits_3_0_2" to="store_ln254" fromId="284" toId="321">
</dataflow>
<dataflow id="1133" from="or_ln" to="store_ln254" fromId="314" toId="323">
</dataflow>
<dataflow id="1134" from="r_word_num_bits_3_3_2" to="store_ln254" fromId="281" toId="323">
</dataflow>
<dataflow id="1135" from="tmp_15" to="lshr_ln255" fromId="309" toId="325">
</dataflow>
<dataflow id="1136" from="zext_ln252" to="lshr_ln255" fromId="291" toId="325">
</dataflow>
<dataflow id="1138" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln29" fromId="1137" toId="326">
</dataflow>
<dataflow id="1139" from="lshr_ln255" to="trunc_ln29" fromId="325" toId="326">
</dataflow>
<dataflow id="1140" from="StgValue_475" to="trunc_ln29" fromId="475" toId="326">
</dataflow>
<dataflow id="1141" from="StgValue_1115" to="trunc_ln29" fromId="1115" toId="326">
</dataflow>
<dataflow id="1142" from="StgValue_481" to="r_word_num_bits_3_0_4" fromId="481" toId="329">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1143" from="br_ln285" to="r_word_num_bits_3_0_4" fromId="249" toId="329">
</dataflow>
<dataflow id="1144" from="r_word_num_bits_3_0_2_load" to="r_word_num_bits_3_0_4" fromId="303" toId="329">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1145" from="br_ln0" to="r_word_num_bits_3_0_4" fromId="328" toId="329">
</dataflow>
<dataflow id="1146" from="StgValue_481" to="r_word_num_bits_3_1_4" fromId="481" toId="330">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1147" from="br_ln285" to="r_word_num_bits_3_1_4" fromId="249" toId="330">
</dataflow>
<dataflow id="1148" from="r_word_num_bits_3_1_2_load" to="r_word_num_bits_3_1_4" fromId="302" toId="330">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1149" from="br_ln0" to="r_word_num_bits_3_1_4" fromId="328" toId="330">
</dataflow>
<dataflow id="1150" from="StgValue_481" to="r_word_num_bits_3_2_4" fromId="481" toId="331">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1151" from="br_ln285" to="r_word_num_bits_3_2_4" fromId="249" toId="331">
</dataflow>
<dataflow id="1152" from="r_word_num_bits_3_2_2_load" to="r_word_num_bits_3_2_4" fromId="301" toId="331">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1153" from="br_ln0" to="r_word_num_bits_3_2_4" fromId="328" toId="331">
</dataflow>
<dataflow id="1154" from="StgValue_481" to="r_word_num_bits_3_3_4" fromId="481" toId="332">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1155" from="br_ln285" to="r_word_num_bits_3_3_4" fromId="249" toId="332">
</dataflow>
<dataflow id="1156" from="r_word_num_bits_3_3_2_load" to="r_word_num_bits_3_3_4" fromId="300" toId="332">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1157" from="br_ln0" to="r_word_num_bits_3_3_4" fromId="328" toId="332">
</dataflow>
<dataflow id="1158" from="StgValue_475" to="z_word_num_bits_0_0" fromId="475" toId="333">
</dataflow>
<dataflow id="1159" from="StgValue_475" to="z_word_num_bits_1_0" fromId="475" toId="334">
</dataflow>
<dataflow id="1160" from="StgValue_475" to="z_word_num_bits_2_0" fromId="475" toId="335">
</dataflow>
<dataflow id="1161" from="StgValue_475" to="z_word_num_bits_3_0" fromId="475" toId="336">
</dataflow>
<dataflow id="1162" from="StgValue_514" to="phi_ln29_8" fromId="514" toId="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1163" from="br_ln29" to="phi_ln29_8" fromId="337" toId="338">
</dataflow>
<dataflow id="1164" from="add_ln29_8" to="phi_ln29_8" fromId="339" toId="338">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1165" from="br_ln29" to="phi_ln29_8" fromId="355" toId="338">
<BackEdge/>
</dataflow>
<dataflow id="1166" from="phi_ln29_8" to="add_ln29_8" fromId="338" toId="339">
</dataflow>
<dataflow id="1167" from="StgValue_518" to="add_ln29_8" fromId="518" toId="339">
</dataflow>
<dataflow id="1168" from="z_word_num_bits_0_0" to="z_word_num_bits_0_0_load" fromId="333" toId="340">
</dataflow>
<dataflow id="1169" from="z_word_num_bits_1_0" to="z_word_num_bits_1_0_load" fromId="334" toId="341">
</dataflow>
<dataflow id="1170" from="z_word_num_bits_2_0" to="z_word_num_bits_2_0_load" fromId="335" toId="342">
</dataflow>
<dataflow id="1171" from="z_word_num_bits_3_0" to="z_word_num_bits_3_0_load" fromId="336" toId="343">
</dataflow>
<dataflow id="1172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="904" toId="344">
</dataflow>
<dataflow id="1173" from="StgValue_496" to="specpipeline_ln0" fromId="496" toId="344">
</dataflow>
<dataflow id="1174" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="344">
</dataflow>
<dataflow id="1175" from="StgValue_475" to="specpipeline_ln0" fromId="475" toId="344">
</dataflow>
<dataflow id="1176" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="344">
</dataflow>
<dataflow id="1177" from="p_str" to="specpipeline_ln0" fromId="910" toId="344">
</dataflow>
<dataflow id="1178" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_0_1" fromId="642" toId="345">
</dataflow>
<dataflow id="1179" from="StgValue_481" to="z_word_num_bits_0_1" fromId="481" toId="345">
</dataflow>
<dataflow id="1180" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="340" toId="345">
</dataflow>
<dataflow id="1181" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="340" toId="345">
</dataflow>
<dataflow id="1182" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="340" toId="345">
</dataflow>
<dataflow id="1183" from="phi_ln29_8" to="z_word_num_bits_0_1" fromId="338" toId="345">
</dataflow>
<dataflow id="1184" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_1_1" fromId="642" toId="346">
</dataflow>
<dataflow id="1185" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="341" toId="346">
</dataflow>
<dataflow id="1186" from="StgValue_481" to="z_word_num_bits_1_1" fromId="481" toId="346">
</dataflow>
<dataflow id="1187" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="341" toId="346">
</dataflow>
<dataflow id="1188" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="341" toId="346">
</dataflow>
<dataflow id="1189" from="phi_ln29_8" to="z_word_num_bits_1_1" fromId="338" toId="346">
</dataflow>
<dataflow id="1190" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_2_1" fromId="642" toId="347">
</dataflow>
<dataflow id="1191" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="342" toId="347">
</dataflow>
<dataflow id="1192" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="342" toId="347">
</dataflow>
<dataflow id="1193" from="StgValue_481" to="z_word_num_bits_2_1" fromId="481" toId="347">
</dataflow>
<dataflow id="1194" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="342" toId="347">
</dataflow>
<dataflow id="1195" from="phi_ln29_8" to="z_word_num_bits_2_1" fromId="338" toId="347">
</dataflow>
<dataflow id="1196" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_3_1" fromId="642" toId="348">
</dataflow>
<dataflow id="1197" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="343" toId="348">
</dataflow>
<dataflow id="1198" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="343" toId="348">
</dataflow>
<dataflow id="1199" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="343" toId="348">
</dataflow>
<dataflow id="1200" from="StgValue_481" to="z_word_num_bits_3_1" fromId="481" toId="348">
</dataflow>
<dataflow id="1201" from="phi_ln29_8" to="z_word_num_bits_3_1" fromId="338" toId="348">
</dataflow>
<dataflow id="1202" from="phi_ln29_8" to="icmp_ln29_9" fromId="338" toId="349">
</dataflow>
<dataflow id="1203" from="StgValue_559" to="icmp_ln29_9" fromId="559" toId="349">
</dataflow>
<dataflow id="1204" from="_ssdm_op_SpecLoopTripCount" to="empty_149" fromId="561" toId="350">
</dataflow>
<dataflow id="1205" from="StgValue_563" to="empty_149" fromId="563" toId="350">
</dataflow>
<dataflow id="1206" from="StgValue_563" to="empty_149" fromId="563" toId="350">
</dataflow>
<dataflow id="1207" from="StgValue_563" to="empty_149" fromId="563" toId="350">
</dataflow>
<dataflow id="1208" from="z_word_num_bits_3_1" to="store_ln29" fromId="348" toId="351">
</dataflow>
<dataflow id="1209" from="z_word_num_bits_3_0" to="store_ln29" fromId="336" toId="351">
</dataflow>
<dataflow id="1210" from="z_word_num_bits_2_1" to="store_ln29" fromId="347" toId="352">
</dataflow>
<dataflow id="1211" from="z_word_num_bits_2_0" to="store_ln29" fromId="335" toId="352">
</dataflow>
<dataflow id="1212" from="z_word_num_bits_1_1" to="store_ln29" fromId="346" toId="353">
</dataflow>
<dataflow id="1213" from="z_word_num_bits_1_0" to="store_ln29" fromId="334" toId="353">
</dataflow>
<dataflow id="1214" from="z_word_num_bits_0_1" to="store_ln29" fromId="345" toId="354">
</dataflow>
<dataflow id="1215" from="z_word_num_bits_0_0" to="store_ln29" fromId="333" toId="354">
</dataflow>
<dataflow id="1216" from="icmp_ln29_9" to="br_ln29" fromId="349" toId="355">
</dataflow>
<dataflow id="1217" from="StgValue_475" to="z_word_num_bits_0_2" fromId="475" toId="356">
</dataflow>
<dataflow id="1218" from="StgValue_475" to="z_word_num_bits_1_2" fromId="475" toId="357">
</dataflow>
<dataflow id="1219" from="StgValue_475" to="z_word_num_bits_2_2" fromId="475" toId="358">
</dataflow>
<dataflow id="1220" from="StgValue_475" to="z_word_num_bits_3_2" fromId="475" toId="359">
</dataflow>
<dataflow id="1221" from="z_word_num_bits_3_1" to="store_ln29" fromId="348" toId="360">
</dataflow>
<dataflow id="1222" from="z_word_num_bits_3_2" to="store_ln29" fromId="359" toId="360">
</dataflow>
<dataflow id="1223" from="z_word_num_bits_2_1" to="store_ln29" fromId="347" toId="361">
</dataflow>
<dataflow id="1224" from="z_word_num_bits_2_2" to="store_ln29" fromId="358" toId="361">
</dataflow>
<dataflow id="1225" from="z_word_num_bits_1_1" to="store_ln29" fromId="346" toId="362">
</dataflow>
<dataflow id="1226" from="z_word_num_bits_1_2" to="store_ln29" fromId="357" toId="362">
</dataflow>
<dataflow id="1227" from="z_word_num_bits_0_1" to="store_ln29" fromId="345" toId="363">
</dataflow>
<dataflow id="1228" from="z_word_num_bits_0_2" to="store_ln29" fromId="356" toId="363">
</dataflow>
<dataflow id="1229" from="i_53" to="i_49" fromId="366" toId="365">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1230" from="br_ln0" to="i_49" fromId="384" toId="365">
<BackEdge/>
</dataflow>
<dataflow id="1231" from="StgValue_616" to="i_49" fromId="616" toId="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1232" from="br_ln0" to="i_49" fromId="364" toId="365">
</dataflow>
<dataflow id="1233" from="i_49" to="i_53" fromId="365" toId="366">
</dataflow>
<dataflow id="1234" from="StgValue_622" to="i_53" fromId="622" toId="366">
</dataflow>
<dataflow id="1235" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="904" toId="367">
</dataflow>
<dataflow id="1236" from="StgValue_496" to="specpipeline_ln0" fromId="496" toId="367">
</dataflow>
<dataflow id="1237" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="367">
</dataflow>
<dataflow id="1238" from="StgValue_475" to="specpipeline_ln0" fromId="475" toId="367">
</dataflow>
<dataflow id="1239" from="StgValue_491" to="specpipeline_ln0" fromId="491" toId="367">
</dataflow>
<dataflow id="1240" from="p_str" to="specpipeline_ln0" fromId="910" toId="367">
</dataflow>
<dataflow id="1241" from="i_49" to="icmp_ln210" fromId="365" toId="368">
</dataflow>
<dataflow id="1242" from="StgValue_625" to="icmp_ln210" fromId="625" toId="368">
</dataflow>
<dataflow id="1243" from="_ssdm_op_SpecLoopTripCount" to="empty_150" fromId="561" toId="369">
</dataflow>
<dataflow id="1244" from="StgValue_563" to="empty_150" fromId="563" toId="369">
</dataflow>
<dataflow id="1245" from="StgValue_563" to="empty_150" fromId="563" toId="369">
</dataflow>
<dataflow id="1246" from="StgValue_563" to="empty_150" fromId="563" toId="369">
</dataflow>
<dataflow id="1247" from="icmp_ln210" to="br_ln210" fromId="368" toId="370">
</dataflow>
<dataflow id="1248" from="i_49" to="trunc_ln50_16" fromId="365" toId="371">
</dataflow>
<dataflow id="1249" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_s" fromId="642" toId="372">
</dataflow>
<dataflow id="1250" from="r_word_num_bits_0_4" to="tmp_s" fromId="242" toId="372">
</dataflow>
<dataflow id="1251" from="r_word_num_bits_1_4" to="tmp_s" fromId="243" toId="372">
</dataflow>
<dataflow id="1252" from="r_word_num_bits_2_4" to="tmp_s" fromId="244" toId="372">
</dataflow>
<dataflow id="1253" from="r_word_num_bits_3138_4" to="tmp_s" fromId="245" toId="372">
</dataflow>
<dataflow id="1254" from="trunc_ln50_16" to="tmp_s" fromId="371" toId="372">
</dataflow>
<dataflow id="1255" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_17" fromId="642" toId="373">
</dataflow>
<dataflow id="1256" from="r_word_num_bits_3_0_4" to="tmp_17" fromId="329" toId="373">
</dataflow>
<dataflow id="1257" from="r_word_num_bits_3_1_4" to="tmp_17" fromId="330" toId="373">
</dataflow>
<dataflow id="1258" from="r_word_num_bits_3_2_4" to="tmp_17" fromId="331" toId="373">
</dataflow>
<dataflow id="1259" from="r_word_num_bits_3_3_4" to="tmp_17" fromId="332" toId="373">
</dataflow>
<dataflow id="1260" from="trunc_ln50_16" to="tmp_17" fromId="371" toId="373">
</dataflow>
<dataflow id="1261" from="tmp_17" to="or_ln211" fromId="373" toId="374">
</dataflow>
<dataflow id="1262" from="tmp_s" to="or_ln211" fromId="372" toId="374">
</dataflow>
<dataflow id="1263" from="trunc_ln50_16" to="switch_ln211" fromId="371" toId="375">
</dataflow>
<dataflow id="1264" from="StgValue_514" to="switch_ln211" fromId="514" toId="375">
</dataflow>
<dataflow id="1265" from="StgValue_518" to="switch_ln211" fromId="518" toId="375">
</dataflow>
<dataflow id="1266" from="StgValue_525" to="switch_ln211" fromId="525" toId="375">
</dataflow>
<dataflow id="1267" from="or_ln211" to="store_ln211" fromId="374" toId="376">
</dataflow>
<dataflow id="1268" from="z_word_num_bits_2_2" to="store_ln211" fromId="358" toId="376">
</dataflow>
<dataflow id="1269" from="or_ln211" to="store_ln211" fromId="374" toId="378">
</dataflow>
<dataflow id="1270" from="z_word_num_bits_1_2" to="store_ln211" fromId="357" toId="378">
</dataflow>
<dataflow id="1271" from="or_ln211" to="store_ln211" fromId="374" toId="380">
</dataflow>
<dataflow id="1272" from="z_word_num_bits_0_2" to="store_ln211" fromId="356" toId="380">
</dataflow>
<dataflow id="1273" from="or_ln211" to="store_ln211" fromId="374" toId="382">
</dataflow>
<dataflow id="1274" from="z_word_num_bits_3_2" to="store_ln211" fromId="359" toId="382">
</dataflow>
<dataflow id="1275" from="z_word_num_bits_0_2" to="z_word_num_bits_0_2_load" fromId="356" toId="385">
</dataflow>
<dataflow id="1276" from="z_word_num_bits_1_2" to="z_word_num_bits_1_2_load" fromId="357" toId="386">
</dataflow>
<dataflow id="1277" from="z_word_num_bits_2_2" to="z_word_num_bits_2_2_load" fromId="358" toId="387">
</dataflow>
<dataflow id="1278" from="z_word_num_bits_3_2" to="z_word_num_bits_3_2_load" fromId="359" toId="388">
</dataflow>
<dataflow id="1280" from="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64" to="or_ln278_2" fromId="1279" toId="389">
</dataflow>
<dataflow id="1281" from="z_word_num_bits_3_2_load" to="or_ln278_2" fromId="388" toId="389">
</dataflow>
<dataflow id="1282" from="z_word_num_bits_2_2_load" to="or_ln278_2" fromId="387" toId="389">
</dataflow>
<dataflow id="1283" from="z_word_num_bits_1_2_load" to="or_ln278_2" fromId="386" toId="389">
</dataflow>
<dataflow id="1284" from="z_word_num_bits_0_2_load" to="or_ln278_2" fromId="385" toId="389">
</dataflow>
<dataflow id="1285" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln278" fromId="722" toId="390">
</dataflow>
<dataflow id="1286" from="state_addr_12" to="store_ln278" fromId="74" toId="390">
</dataflow>
<dataflow id="1287" from="or_ln278_2" to="store_ln278" fromId="389" toId="390">
</dataflow>
<dataflow id="1288" from="StgValue_496" to="store_ln278" fromId="496" toId="390">
</dataflow>
<dataflow id="1289" from="state_addr" to="state_load_16" fromId="31" toId="392">
</dataflow>
<dataflow id="1290" from="state_addr" to="state_load_16" fromId="31" toId="393">
</dataflow>
<dataflow id="1291" from="state_load_16" to="trunc_ln60_7" fromId="393" toId="394">
</dataflow>
<dataflow id="1292" from="trunc_ln60_7" to="add_ln60_3" fromId="394" toId="395">
</dataflow>
<dataflow id="1293" from="StgValue_496" to="add_ln60_3" fromId="496" toId="395">
</dataflow>
<dataflow id="1294" from="add_ln60_3" to="zext_ln60_1" fromId="395" toId="396">
</dataflow>
<dataflow id="1295" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="722" toId="397">
</dataflow>
<dataflow id="1296" from="state_addr" to="store_ln60" fromId="31" toId="397">
</dataflow>
<dataflow id="1297" from="zext_ln60_1" to="store_ln60" fromId="396" toId="397">
</dataflow>
<dataflow id="1298" from="StgValue_726" to="store_ln60" fromId="726" toId="397">
</dataflow>
<dataflow id="1299" from="trunc_ln45_1" to="add_ln60_4" fromId="67" toId="400">
</dataflow>
<dataflow id="1300" from="StgValue_705" to="add_ln60_4" fromId="705" toId="400">
</dataflow>
<dataflow id="1301" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln15" fromId="587" toId="401">
</dataflow>
<dataflow id="1302" from="add_ln60_4" to="shl_ln15" fromId="400" toId="401">
</dataflow>
<dataflow id="1303" from="StgValue_590" to="shl_ln15" fromId="590" toId="401">
</dataflow>
<dataflow id="1304" from="shl_ln15" to="add_ln60" fromId="401" toId="402">
</dataflow>
<dataflow id="1305" from="StgValue_593" to="add_ln60" fromId="593" toId="402">
</dataflow>
<dataflow id="1306" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln60_7" fromId="595" toId="403">
</dataflow>
<dataflow id="1307" from="add_ln60" to="lshr_ln60_7" fromId="402" toId="403">
</dataflow>
<dataflow id="1308" from="StgValue_598" to="lshr_ln60_7" fromId="598" toId="403">
</dataflow>
<dataflow id="1309" from="StgValue_600" to="lshr_ln60_7" fromId="600" toId="403">
</dataflow>
<dataflow id="1310" from="lshr_ln60_7" to="zext_ln60_3" fromId="403" toId="404">
</dataflow>
<dataflow id="1311" from="state" to="state_addr_13" fromId="474" toId="405">
</dataflow>
<dataflow id="1312" from="StgValue_481" to="state_addr_13" fromId="481" toId="405">
</dataflow>
<dataflow id="1313" from="zext_ln60_3" to="state_addr_13" fromId="404" toId="405">
</dataflow>
<dataflow id="1314" from="state_addr_13" to="state_load_12" fromId="405" toId="406">
</dataflow>
<dataflow id="1315" from="state_addr_13" to="state_load_12" fromId="405" toId="407">
</dataflow>
<dataflow id="1316" from="state_load_12" to="trunc_ln60" fromId="407" toId="408">
</dataflow>
<dataflow id="1318" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_4" fromId="1317" toId="409">
</dataflow>
<dataflow id="1319" from="state_load_12" to="trunc_ln60_4" fromId="407" toId="409">
</dataflow>
<dataflow id="1321" from="StgValue_1320" to="trunc_ln60_4" fromId="1320" toId="409">
</dataflow>
<dataflow id="1323" from="StgValue_1322" to="trunc_ln60_4" fromId="1322" toId="409">
</dataflow>
<dataflow id="1324" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_5" fromId="1317" toId="410">
</dataflow>
<dataflow id="1325" from="state_load_12" to="trunc_ln60_5" fromId="407" toId="410">
</dataflow>
<dataflow id="1327" from="StgValue_1326" to="trunc_ln60_5" fromId="1326" toId="410">
</dataflow>
<dataflow id="1329" from="StgValue_1328" to="trunc_ln60_5" fromId="1328" toId="410">
</dataflow>
<dataflow id="1330" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_6" fromId="1317" toId="411">
</dataflow>
<dataflow id="1331" from="state_load_12" to="trunc_ln60_6" fromId="407" toId="411">
</dataflow>
<dataflow id="1333" from="StgValue_1332" to="trunc_ln60_6" fromId="1332" toId="411">
</dataflow>
<dataflow id="1335" from="StgValue_1334" to="trunc_ln60_6" fromId="1334" toId="411">
</dataflow>
<dataflow id="1337" from="operator>>=<256u, uint<256u>, void>" to="call_ln263" fromId="1336" toId="412">
</dataflow>
<dataflow id="1338" from="state" to="call_ln263" fromId="474" toId="412">
</dataflow>
<dataflow id="1339" from="add_ln50" to="call_ln263" fromId="71" toId="412">
</dataflow>
<dataflow id="1340" from="trunc_ln60" to="call_ln263" fromId="408" toId="412">
</dataflow>
<dataflow id="1341" from="trunc_ln60_4" to="call_ln263" fromId="409" toId="412">
</dataflow>
<dataflow id="1342" from="trunc_ln60_5" to="call_ln263" fromId="410" toId="412">
</dataflow>
<dataflow id="1343" from="trunc_ln60_6" to="call_ln263" fromId="411" toId="412">
</dataflow>
<dataflow id="1344" from="operator>>=<256u, uint<256u>, void>" to="call_ln263" fromId="1336" toId="413">
</dataflow>
<dataflow id="1345" from="state" to="call_ln263" fromId="474" toId="413">
</dataflow>
<dataflow id="1346" from="add_ln50" to="call_ln263" fromId="71" toId="413">
</dataflow>
<dataflow id="1347" from="trunc_ln60" to="call_ln263" fromId="408" toId="413">
</dataflow>
<dataflow id="1348" from="trunc_ln60_4" to="call_ln263" fromId="409" toId="413">
</dataflow>
<dataflow id="1349" from="trunc_ln60_5" to="call_ln263" fromId="410" toId="413">
</dataflow>
<dataflow id="1350" from="trunc_ln60_6" to="call_ln263" fromId="411" toId="413">
</dataflow>
<dataflow id="1351" from="icmp_ln29_6" to="StgValue_3" fromId="55" toId="3">
</dataflow>
<dataflow id="1352" from="icmp_ln219" to="StgValue_5" fromId="84" toId="5">
</dataflow>
<dataflow id="1353" from="trunc_ln50" to="StgValue_5" fromId="87" toId="5">
</dataflow>
<dataflow id="1354" from="icmp_ln82" to="StgValue_6" fromId="108" toId="6">
</dataflow>
<dataflow id="1355" from="result" to="StgValue_6" fromId="106" toId="6">
</dataflow>
<dataflow id="1356" from="icmp_ln211" to="StgValue_8" fromId="137" toId="8">
</dataflow>
<dataflow id="1357" from="k" to="StgValue_8" fromId="134" toId="8">
</dataflow>
<dataflow id="1358" from="icmp_ln294" to="StgValue_9" fromId="161" toId="9">
</dataflow>
<dataflow id="1359" from="icmp_ln29_7" to="StgValue_10" fromId="186" toId="10">
</dataflow>
<dataflow id="1360" from="icmp_ln272" to="StgValue_11" fromId="217" toId="11">
</dataflow>
<dataflow id="1361" from="sub_ln48" to="StgValue_11" fromId="228" toId="11">
</dataflow>
<dataflow id="1362" from="icmp_ln294" to="StgValue_12" fromId="161" toId="12">
</dataflow>
<dataflow id="1363" from="icmp_ln285" to="StgValue_12" fromId="248" toId="12">
</dataflow>
<dataflow id="1364" from="icmp_ln252" to="StgValue_15" fromId="305" toId="15">
</dataflow>
<dataflow id="1365" from="add_ln48" to="StgValue_15" fromId="315" toId="15">
</dataflow>
<dataflow id="1366" from="icmp_ln285" to="StgValue_16" fromId="248" toId="16">
</dataflow>
<dataflow id="1367" from="icmp_ln210" to="StgValue_19" fromId="368" toId="19">
</dataflow>
<dataflow id="1368" from="trunc_ln50_16" to="StgValue_19" fromId="371" toId="19">
</dataflow>
<dataflow id="1369" from="k" to="StgValue_20" fromId="134" toId="20">
</dataflow>
<dataflow id="1370" from="result" to="StgValue_22" fromId="106" toId="22">
</dataflow>
<dataflow id="1371" from="icmp_ln29_8" to="StgValue_13" fromId="274" toId="13">
</dataflow>
<dataflow id="1372" from="icmp_ln29_9" to="StgValue_17" fromId="349" toId="17">
</dataflow>
<dataflow id="1373" from="icmp_ln29_7" to="StgValue_11" fromId="186" toId="11">
</dataflow>
<dataflow id="1374" from="icmp_ln285" to="StgValue_13" fromId="248" toId="13">
</dataflow>
</dataflows>


</stg>
