<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fips202.c:479:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in" LoopLoc="fips202.c:479:20" LoopName="VITIS_LOOP_479_2" ParentFunc="sha3_256_hw" Length="variable" Direction="read" AccessID="in6seq" OrigID="for.inc.i.i.i.load.9" OrigAccess-DebugLoc="fips202.c:27:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fips202.c:488:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in" LoopLoc="fips202.c:488:16" LoopName="absorb_loop3" ParentFunc="sha3_256_hw" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc30.i.i.load.7" OrigAccess-DebugLoc="fips202.c:490:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fips202.c:761:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 32 has been inferred" BundleName="gmem" VarName="out" LoopLoc="fips202.c:761:21" LoopName="VITIS_LOOP_761_1" ParentFunc="sha3_256_hw" Length="32" Direction="write" AccessID="out7seq" OrigID="for.inc.i8.i.store.9" OrigAccess-DebugLoc="fips202.c:45:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fips202.c:43:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="out" LoopLoc="fips202.c:43:20" LoopName="VITIS_LOOP_43_1" ParentFunc="sha3_256_hw" OrigID="out7seq" OrigAccess-DebugLoc="fips202.c:761:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fips202.c:488:16" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in" LoopLoc="fips202.c:488:16" LoopName="absorb_loop3" ParentFunc="sha3_256_hw" OrigID="scevgepseq" OrigAccess-DebugLoc="fips202.c:488:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fips202.c:26:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in" LoopLoc="fips202.c:26:20" LoopName="VITIS_LOOP_26_1" ParentFunc="sha3_256_hw" OrigID="in6seq" OrigAccess-DebugLoc="fips202.c:479:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fips202.c:479:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_479_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="fips202.c:479:20" LoopName="VITIS_LOOP_479_2" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fips202.c:488:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="fips202.c:488:16" LoopName="absorb_loop3" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fips202.c:761:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_761_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="fips202.c:761:21" LoopName="VITIS_LOOP_761_1" Length="32" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

