Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Fri Sep  7 14:58:02 2018
| Host              : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/ddr_hls_test_timing_routed.rpt
| Design            : ddr_hls_test
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 126 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 178 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.695        0.000                      0                 3045        0.046        0.000                      0                 3045        4.458        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.695        0.000                      0                 3045        0.046        0.000                      0                 3045        4.458        0.000                       0                  1409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.549ns (24.842%)  route 1.661ns (75.158%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y95         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[10]/Q
                         net (fo=4, routed)           0.588     0.666    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][10]
    SLICE_X45Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.812 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_4/O
                         net (fo=1, routed)           0.009     0.821    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_63
    SLICE_X45Y93         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.165     0.986 r  ddr_hls_test_gmem_m_axi_U/bus_write/last_sect_carry/CO[6]
                         net (fo=16, routed)          0.346     1.332    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X48Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     1.455 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=36, routed)          0.398     1.853    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X43Y87         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     1.890 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0/O
                         net (fo=3, routed)           0.320     2.210    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X45Y86         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X45Y86         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.905    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  7.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X44Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]/Q
                         net (fo=1, routed)           0.054     0.093    ddr_hls_test_gmem_m_axi_U/bus_read/q[22]
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1408, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y74         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]/C
                         clock pessimism              0.000     0.000    
    SLICE_X45Y74         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.047    ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y10  ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y13  addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0/CLKARDCLK



