<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Instantiation Templates</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part446.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part448.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark609">&zwnj;</a>Instantiation Templates<a name="bookmark648">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="342" alt="image" src="Image_551.png"/></span></p><p style="text-indent: 0pt;text-align: left;">ACX_NAP_VERTICAL #(</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.column</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.n2s_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.row</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.s2n_arbitration_schedule</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.output_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_data</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_src</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_dest</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_data</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;">ACX_NAP_VERTICAL #(</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.column</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.n2s_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.row</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.s2n_arbitration_schedule</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.output_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_data</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_src</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_dest</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_data</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">ACX_NAP_VERTICAL #(</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.column</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.n2s_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.row</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.s2n_arbitration_schedule</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.output_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_data</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.rx_src</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_ready</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_valid</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_sop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_eop</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_dest</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.tx_data</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(column), (n2s_arbitration_schedule), (row),</p><p style="text-indent: 0pt;text-align: left;">(s2n_arbitration_schedule)</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(column), (n2s_arbitration_schedule), (row),</p><p style="text-indent: 0pt;text-align: left;">(s2n_arbitration_schedule)</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(column), (n2s_arbitration_schedule), (row),</p><p style="text-indent: 0pt;text-align: left;">(s2n_arbitration_schedule)</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(user_clk), (user_rstn), (user_output_rstn), (user_rx_ready), (user_rx_valid), (user_rx_sop), (user_rx_eop), (user_rx_data), (user_rx_src), (user_tx_ready), (user_tx_valid), (user_tx_sop), (user_tx_eop), (user_tx_dest),</p><p style="text-indent: 0pt;text-align: left;">(user_tx_data)</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(user_clk), (user_rstn), (user_output_rstn), (user_rx_ready), (user_rx_valid), (user_rx_sop), (user_rx_eop), (user_rx_data), (user_rx_src), (user_tx_ready), (user_tx_valid), (user_tx_sop), (user_tx_eop), (user_tx_dest),</p><p style="text-indent: 0pt;text-align: left;">(user_tx_data)</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">(user_clk), (user_rstn), (user_output_rstn), (user_rx_ready), (user_rx_valid), (user_rx_sop), (user_rx_eop), (user_rx_data), (user_rx_src), (user_tx_ready), (user_tx_valid), (user_tx_sop), (user_tx_eop), (user_tx_dest),</p><p style="text-indent: 0pt;text-align: left;">(user_tx_data)</p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part448.htm">Verilog</a><a class="toc0" href="part449.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part446.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part448.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
