{
  "Top": "wrapperAdmin",
  "RtlTop": "wrapperAdmin",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": ["config_dataflow -default_channel=fifo -fifo_depth=16"],
    "Directives": [
      "interface wrapperAdmin {{ap_ctrl_none positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}",
      "interface wrapperAdmin {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddin}} {}",
      "interface wrapperAdmin {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddout}} {}",
      "interface wrapperAdmin {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredpr}} {}",
      "interface wrapperAdmin {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredprDone}} {}",
      "dataflow wrapperAdmin {} {}",
      "inline buildResponseHead {} {}",
      "inline buildResponse {} {}",
      "inline forward {{off positionBoolean1}} {}",
      "inline newObject {} {}",
      "inline wrapper_newObject {} {}",
      "inline readParameters_newObject {} {}",
      "inline wrapper_status {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "wrapperAdmin",
    "Version": "1.0",
    "DisplayName": "Wrapperadmin",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/casting.cc",
      "..\/..\/wrapperAdmin.cc"
    ],
    "Vhdl": [
      "impl\/vhdl\/Block_proc11.vhd",
      "impl\/vhdl\/fifo_w32_d16_A.vhd",
      "impl\/vhdl\/forward.vhd",
      "impl\/vhdl\/getRequestHead.vhd",
      "impl\/vhdl\/getRequestHead_wobkb.vhd",
      "impl\/vhdl\/wrapperAdmin.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc11.v",
      "impl\/verilog\/fifo_w32_d16_A.v",
      "impl\/verilog\/forward.v",
      "impl\/verilog\/getRequestHead.v",
      "impl\/verilog\/getRequestHead_wobkb.v",
      "impl\/verilog\/wrapperAdmin.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "din_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "dout_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "prDone_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "null",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "pr_V_addr": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "pr_V_areaID": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "din_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "din_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "din_V_read": {
      "dir": "out",
      "width": "1"
    },
    "dout_V_din": {
      "dir": "out",
      "width": "32"
    },
    "dout_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dout_V_write": {
      "dir": "out",
      "width": "1"
    },
    "pr_V_addr_din": {
      "dir": "out",
      "width": "32"
    },
    "pr_V_addr_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pr_V_addr_write": {
      "dir": "out",
      "width": "1"
    },
    "pr_V_areaID_din": {
      "dir": "out",
      "width": "16"
    },
    "pr_V_areaID_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pr_V_areaID_write": {
      "dir": "out",
      "width": "1"
    },
    "prDone_V_dout": {
      "dir": "in",
      "width": "1"
    },
    "prDone_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "prDone_V_read": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "din_V": {
      "interfaceRef": "din_V",
      "dir": "in"
    },
    "dout_V": {
      "interfaceRef": "dout_V",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "pr_V_addr": {
      "interfaceRef": "pr_V_addr",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "pr_V_areaID": {
      "interfaceRef": "pr_V_areaID",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "prDone_V": {
      "interfaceRef": "prDone_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "wrapperAdmin",
      "Instances": [{
          "ModuleName": "Block_proc11",
          "InstanceName": "Block_proc11_U0",
          "Instances": [
            {
              "ModuleName": "forward",
              "InstanceName": "grp_forward_fu_197"
            },
            {
              "ModuleName": "getRequestHead",
              "InstanceName": "grp_getRequestHead_fu_204"
            }
          ]
        }]
    },
    "Metrics": {
      "getRequestHead": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.96"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "69",
          "LUT": "82",
          "DSP48E": "0"
        }
      },
      "forward": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "18",
          "LUT": "77",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_proc11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.44"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "FF": "242",
          "LUT": "668",
          "DSP48E": "0"
        }
      },
      "wrapperAdmin": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.44"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "243",
          "LUT": "668",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-11-11 13:38:00 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
