[15:01:15.976] <TB0>     INFO: *** Welcome to pxar ***
[15:01:15.976] <TB0>     INFO: *** Today: 2016/08/22
[15:01:15.982] <TB0>     INFO: *** Version: b2a7-dirty
[15:01:15.982] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:01:15.983] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:01:15.983] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//defaultMaskFile.dat
[15:01:15.983] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C15.dat
[15:01:16.057] <TB0>     INFO:         clk: 4
[15:01:16.057] <TB0>     INFO:         ctr: 4
[15:01:16.057] <TB0>     INFO:         sda: 19
[15:01:16.057] <TB0>     INFO:         tin: 9
[15:01:16.057] <TB0>     INFO:         level: 15
[15:01:16.058] <TB0>     INFO:         triggerdelay: 0
[15:01:16.058] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:01:16.058] <TB0>     INFO: Log level: DEBUG
[15:01:16.068] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:01:16.080] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:01:16.083] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:01:16.086] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:01:17.640] <TB0>     INFO: DUT info: 
[15:01:17.640] <TB0>     INFO: The DUT currently contains the following objects:
[15:01:17.640] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:01:17.640] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:01:17.640] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:01:17.640] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:01:17.640] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.640] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:01:17.641] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:01:17.642] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:17.643] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32055296
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12223e0
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1194770
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f71e9d94010
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f71effff510
[15:01:17.646] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32120832 fPxarMemory = 0x7f71e9d94010
[15:01:17.647] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[15:01:17.648] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[15:01:17.648] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.8 C
[15:01:17.648] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:01:18.049] <TB0>     INFO: enter 'restricted' command line mode
[15:01:18.049] <TB0>     INFO: enter test to run
[15:01:18.049] <TB0>     INFO:   test: FPIXTest no parameter change
[15:01:18.049] <TB0>     INFO:   running: fpixtest
[15:01:18.049] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:01:18.051] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:01:18.051] <TB0>     INFO: ######################################################################
[15:01:18.052] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:01:18.052] <TB0>     INFO: ######################################################################
[15:01:18.055] <TB0>     INFO: ######################################################################
[15:01:18.055] <TB0>     INFO: PixTestPretest::doTest()
[15:01:18.055] <TB0>     INFO: ######################################################################
[15:01:18.058] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:18.058] <TB0>     INFO:    PixTestPretest::programROC() 
[15:01:18.058] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:36.075] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:01:36.075] <TB0>     INFO: IA differences per ROC:  17.7 18.5 16.9 16.9 16.9 17.7 19.3 18.5 17.7 17.7 16.9 16.9 18.5 19.3 20.1 19.3
[15:01:36.149] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:36.150] <TB0>     INFO:    PixTestPretest::checkIdig() 
[15:01:36.150] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:37.403] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:01:37.905] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:01:38.407] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[15:01:38.908] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:01:39.410] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:01:39.912] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:01:40.413] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:01:40.915] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[15:01:41.417] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[15:01:41.919] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[15:01:42.420] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:01:42.922] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:01:43.424] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[15:01:43.926] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:01:44.427] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[15:01:44.929] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:01:45.182] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 2.4 2.4 2.4 2.4 1.6 1.6 
[15:01:45.182] <TB0>     INFO: Test took 9035 ms.
[15:01:45.183] <TB0>     INFO: PixTestPretest::checkIdig() done.
[15:01:45.214] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:45.214] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:01:45.214] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:45.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[15:01:45.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[15:01:45.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[15:01:45.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[15:01:45.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[15:01:45.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[15:01:45.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.6688 mA
[15:01:46.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 23.8687 mA
[15:01:46.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.4688 mA
[15:01:46.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  93 Ia 24.6688 mA
[15:01:46.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  90 Ia 23.8687 mA
[15:01:46.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[15:01:46.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[15:01:46.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[15:01:46.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[15:01:46.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[15:01:46.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[15:01:47.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.0687 mA
[15:01:47.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 25.4688 mA
[15:01:47.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  73 Ia 23.0687 mA
[15:01:47.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 24.6688 mA
[15:01:47.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  76 Ia 23.0687 mA
[15:01:47.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 25.4688 mA
[15:01:47.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  74 Ia 23.0687 mA
[15:01:47.743] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  80 Ia 25.4688 mA
[15:01:47.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  72 Ia 23.0687 mA
[15:01:47.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 24.6688 mA
[15:01:48.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  75 Ia 23.0687 mA
[15:01:48.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[15:01:48.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[15:01:48.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[15:01:48.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[15:01:48.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.0687 mA
[15:01:48.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 25.4688 mA
[15:01:48.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  77 Ia 23.0687 mA
[15:01:48.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 24.6688 mA
[15:01:48.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 23.8687 mA
[15:01:49.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[15:01:49.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 23.8687 mA
[15:01:49.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.4688 mA
[15:01:49.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.6688 mA
[15:01:49.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  90 Ia 23.8687 mA
[15:01:49.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[15:01:49.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[15:01:49.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 23.8687 mA
[15:01:49.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[15:01:49.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.6688 mA
[15:01:50.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 23.8687 mA
[15:01:50.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[15:01:50.267] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[15:01:50.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[15:01:50.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[15:01:50.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4688 mA
[15:01:50.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.0687 mA
[15:01:50.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 24.6688 mA
[15:01:50.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 23.8687 mA
[15:01:50.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[15:01:51.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8687 mA
[15:01:51.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[15:01:51.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[15:01:51.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[15:01:51.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[15:01:51.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  90
[15:01:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[15:01:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[15:01:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[15:01:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[15:01:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[15:01:51.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  90
[15:01:51.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[15:01:51.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  90
[15:01:51.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[15:01:51.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  79
[15:01:51.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[15:01:51.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[15:01:53.041] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 393.1 mA = 24.5688 mA/ROC
[15:01:53.041] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  20.1  20.1  18.5  19.3  20.1  20.1  20.1  20.1  19.3  19.3  19.3  20.1
[15:01:53.077] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:53.078] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:01:53.078] <TB0>     INFO:    ----------------------------------------------------------------------
[15:01:53.214] <TB0>     INFO: Expecting 231680 events.
[15:02:01.454] <TB0>     INFO: 231680 events read in total (7522ms).
[15:02:01.613] <TB0>     INFO: Test took 8533ms.
[15:02:01.813] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 64
[15:02:01.818] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:02:01.822] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 61
[15:02:01.825] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 56
[15:02:01.829] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 60
[15:02:01.833] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 61
[15:02:01.840] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 61
[15:02:01.844] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 59
[15:02:01.848] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 58
[15:02:01.851] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 106 and Delta(CalDel) = 63
[15:02:01.855] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 60
[15:02:01.859] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 58
[15:02:01.862] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 108 and Delta(CalDel) = 60
[15:02:01.865] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 61
[15:02:01.869] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 57
[15:02:01.872] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 64
[15:02:01.922] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:02:01.961] <TB0>     INFO:    ----------------------------------------------------------------------
[15:02:01.961] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:02:01.961] <TB0>     INFO:    ----------------------------------------------------------------------
[15:02:02.098] <TB0>     INFO: Expecting 231680 events.
[15:02:10.299] <TB0>     INFO: 231680 events read in total (7486ms).
[15:02:10.303] <TB0>     INFO: Test took 8337ms.
[15:02:10.326] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 32
[15:02:10.639] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[15:02:10.643] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[15:02:10.647] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[15:02:10.654] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 28.5
[15:02:10.658] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:02:10.661] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[15:02:10.665] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 28.5
[15:02:10.672] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[15:02:10.676] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:02:10.679] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[15:02:10.683] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29
[15:02:10.687] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[15:02:10.690] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[15:02:10.694] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29
[15:02:10.697] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[15:02:10.735] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:02:10.736] <TB0>     INFO: CalDel:      134   131   134   129   136   137   138   135   125   137   125   128   125   126   109   139
[15:02:10.736] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:02:10.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat
[15:02:10.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C1.dat
[15:02:10.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C2.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C3.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C4.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C5.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C6.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C7.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C8.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C9.dat
[15:02:10.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C10.dat
[15:02:10.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C11.dat
[15:02:10.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C12.dat
[15:02:10.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C13.dat
[15:02:10.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C14.dat
[15:02:10.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:02:10.743] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:10.743] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:10.743] <TB0>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[15:02:10.743] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:02:10.830] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:02:10.830] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:02:10.830] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:02:10.830] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:02:10.833] <TB0>     INFO: ######################################################################
[15:02:10.833] <TB0>     INFO: PixTestTiming::doTest()
[15:02:10.833] <TB0>     INFO: ######################################################################
[15:02:10.833] <TB0>     INFO:    ----------------------------------------------------------------------
[15:02:10.833] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:02:10.833] <TB0>     INFO:    ----------------------------------------------------------------------
[15:02:10.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:02:12.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:02:14.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:02:17.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:02:20.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:02:22.575] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:02:24.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:02:37.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:02:39.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:02:41.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:02:42.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:02:44.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:02:45.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:02:47.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:02:48.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:02:50.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:02:52.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:02:53.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:02:55.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:02:56.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:02:58.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:02:59.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:03:01.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:03:02.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:03:04.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:03:05.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:03:07.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:03:08.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:03:10.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:03:11.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:03:13.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:03:14.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:03:16.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:03:17.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:03:19.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:03:20.914] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:03:22.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:03:23.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:03:25.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:03:26.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:03:28.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:03:30.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:03:32.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:03:33.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:03:35.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:03:47.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:03:49.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:03:50.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:03:52.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:03:54.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:03:56.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:03:59.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:04:01.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:04:03.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:04:06.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:04:08.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:04:10.616] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:04:12.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:04:15.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:04:17.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:04:19.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:04:21.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:04:24.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:04:25.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:04:28.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:04:30.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:04:32.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:04:34.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:04:37.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:04:39.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:04:41.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:04:54.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:04:56.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:04:58.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:05:01.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:05:03.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:05:05.693] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:05:07.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:05:10.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:05:11.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:05:14.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:05:18.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:05:20.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:05:21.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:05:23.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:05:24.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:05:26.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:05:27.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:05:29.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:05:30.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:05:37.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:05:43.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:05:49.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:05:56.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:06:03.140] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:06:09.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:06:15.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:06:17.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:06:18.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:06:20.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:06:22.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:06:23.558] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:06:25.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:06:26.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:06:28.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:06:30.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:06:31.920] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:06:44.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:06:55.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:06:57.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:07:10.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:07:11.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:07:13.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:07:15.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:07:17.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:07:19.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:07:22.154] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:07:24.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:07:26.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:07:28.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:07:31.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:07:33.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:07:35.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:07:38.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:07:40.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:07:42.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:07:44.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:07:47.167] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:07:49.825] <TB0>     INFO: TBM Phase Settings: 224
[15:07:49.825] <TB0>     INFO: 400MHz Phase: 0
[15:07:49.825] <TB0>     INFO: 160MHz Phase: 7
[15:07:49.825] <TB0>     INFO: Functional Phase Area: 3
[15:07:49.828] <TB0>     INFO: Test took 338995 ms.
[15:07:49.828] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:07:49.828] <TB0>     INFO:    ----------------------------------------------------------------------
[15:07:49.828] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:07:49.828] <TB0>     INFO:    ----------------------------------------------------------------------
[15:07:49.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:07:50.970] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:07:55.310] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:07:59.274] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:08:03.051] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:08:07.202] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:08:11.354] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:08:15.130] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:08:19.470] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:08:23.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:08:28.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:08:33.806] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:08:38.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:08:42.674] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:08:47.207] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:08:51.927] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:08:56.642] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:08:58.162] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:08:59.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:09:01.202] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:09:02.721] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:09:04.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:09:05.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:09:07.282] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:09:08.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:09:10.322] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:09:11.842] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:09:14.115] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:09:16.390] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:09:18.662] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:09:20.937] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:09:23.213] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:09:25.486] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:09:27.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:09:28.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:09:30.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:09:33.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:09:35.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:09:37.623] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:09:39.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:09:42.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:09:43.689] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:09:45.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:09:47.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:09:49.758] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:09:52.033] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:09:54.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:09:56.580] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:09:58.853] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:10:00.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:10:01.892] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:10:04.165] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:10:06.440] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:10:08.713] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:10:10.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:10:13.263] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:10:15.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:10:17.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:10:18.578] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:10:20.098] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:10:21.618] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:10:23.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:10:24.658] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:10:26.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:10:28.081] <TB0>     INFO: ROC Delay Settings: 228
[15:10:28.081] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:10:28.081] <TB0>     INFO: ROC Port 0 Delay: 4
[15:10:28.081] <TB0>     INFO: ROC Port 1 Delay: 4
[15:10:28.081] <TB0>     INFO: Functional ROC Area: 4
[15:10:28.084] <TB0>     INFO: Test took 158256 ms.
[15:10:28.084] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:10:28.085] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:28.085] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:10:28.085] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:29.226] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4188 4188 4188 4188 4188 4188 4188 4189 e062 c000 a101 80b1 4188 4189 4188 4188 4188 4188 418b 4188 e062 c000 
[15:10:29.226] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4188 4188 4189 4188 4189 4188 4188 418b e022 c000 a102 80c0 4188 4188 4188 4188 4188 4188 4189 4188 e022 c000 
[15:10:29.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4188 4189 4189 4188 4189 4188 4188 4188 e022 c000 a103 8000 4189 4188 4189 4189 4189 4189 4189 4189 e022 c000 
[15:10:29.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:10:43.383] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:43.383] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:10:57.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:57.406] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:11:11.453] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:11.453] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:11:25.498] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:25.498] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:11:31.251] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:11:31.251] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:11:39.552] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:39.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:11:53.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:53.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:12:07.667] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:07.667] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:12:21.775] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:21.775] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:12:35.856] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:35.856] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:12:49.968] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:50.353] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:50.366] <TB0>     INFO: Decoding statistics:
[15:12:50.366] <TB0>     INFO:   General information:
[15:12:50.366] <TB0>     INFO: 	 16bit words read:         240000000
[15:12:50.366] <TB0>     INFO: 	 valid events total:       19999998
[15:12:50.366] <TB0>     INFO: 	 empty events:             19999998
[15:12:50.366] <TB0>     INFO: 	 valid events with pixels: 0
[15:12:50.366] <TB0>     INFO: 	 valid pixel hits:         1
[15:12:50.366] <TB0>     INFO:   Event errors: 	           0
[15:12:50.367] <TB0>     INFO: 	 start marker:             0
[15:12:50.367] <TB0>     INFO: 	 stop marker:              0
[15:12:50.367] <TB0>     INFO: 	 overflow:                 0
[15:12:50.367] <TB0>     INFO: 	 invalid 5bit words:       0
[15:12:50.367] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:12:50.367] <TB0>     INFO:   TBM errors: 		           0
[15:12:50.367] <TB0>     INFO: 	 flawed TBM headers:       0
[15:12:50.367] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:12:50.367] <TB0>     INFO: 	 event ID mismatches:      0
[15:12:50.367] <TB0>     INFO:   ROC errors: 		           2
[15:12:50.367] <TB0>     INFO: 	 missing ROC header(s):    2
[15:12:50.367] <TB0>     INFO: 	 misplaced readback start: 0
[15:12:50.367] <TB0>     INFO:   Pixel decoding errors:	   1
[15:12:50.367] <TB0>     INFO: 	 pixel data incomplete:    0
[15:12:50.367] <TB0>     INFO: 	 pixel address:            1
[15:12:50.367] <TB0>     INFO: 	 pulse height fill bit:    0
[15:12:50.367] <TB0>     INFO: 	 buffer corruption:        0
[15:12:50.367] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.367] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[15:12:50.367] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.367] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.367] <TB0>     INFO:    Read back bit status: 0
[15:12:50.367] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.367] <TB0>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[15:12:50.367] <TB0>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[15:12:50.367] <TB0>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[15:12:50.367] <TB0>     INFO: Test took 142283 ms.
[15:12:50.367] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:12:50.367] <TB0>     INFO: Problem with TimingTest! Timings not saved!
[15:12:50.367] <TB0>     INFO: PixTestTiming::doTest took 639537 ms.
[15:12:50.367] <TB0>     INFO: PixTestTiming::doTest() done
[15:12:50.367] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:12:50.367] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:12:50.367] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:12:50.367] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:12:50.368] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:12:50.368] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:12:50.368] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:12:50.719] <TB0>     INFO: ######################################################################
[15:12:50.719] <TB0>     INFO: PixTestAlive::doTest()
[15:12:50.719] <TB0>     INFO: ######################################################################
[15:12:50.728] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.728] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:50.728] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:50.730] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:51.075] <TB0>     INFO: Expecting 41600 events.
[15:12:55.157] <TB0>     INFO: 41600 events read in total (3367ms).
[15:12:55.158] <TB0>     INFO: Test took 4428ms.
[15:12:55.166] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:55.166] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:12:55.166] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:12:55.538] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:12:55.538] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:55.538] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:55.541] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:55.541] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:55.541] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:55.542] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:55.886] <TB0>     INFO: Expecting 41600 events.
[15:12:58.869] <TB0>     INFO: 41600 events read in total (2268ms).
[15:12:58.869] <TB0>     INFO: Test took 3326ms.
[15:12:58.869] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:58.869] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:12:58.869] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:12:58.870] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:12:59.275] <TB0>     INFO: PixTestAlive::maskTest() done
[15:12:59.275] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:59.279] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:59.279] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:59.279] <TB0>     INFO:    ----------------------------------------------------------------------
[15:12:59.280] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:59.637] <TB0>     INFO: Expecting 41600 events.
[15:13:03.700] <TB0>     INFO: 41600 events read in total (3348ms).
[15:13:03.701] <TB0>     INFO: Test took 4421ms.
[15:13:03.709] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:03.709] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:13:03.709] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:13:04.082] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:13:04.082] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:13:04.082] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:13:04.082] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:13:04.090] <TB0>     INFO: ######################################################################
[15:13:04.090] <TB0>     INFO: PixTestTrim::doTest()
[15:13:04.091] <TB0>     INFO: ######################################################################
[15:13:04.093] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:04.093] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:13:04.093] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:04.174] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:13:04.174] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:13:04.187] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:13:04.187] <TB0>     INFO:     run 1 of 1
[15:13:04.188] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:04.533] <TB0>     INFO: Expecting 5025280 events.
[15:13:49.842] <TB0>     INFO: 1416600 events read in total (44593ms).
[15:14:34.367] <TB0>     INFO: 2819128 events read in total (89118ms).
[15:15:18.624] <TB0>     INFO: 4231544 events read in total (133375ms).
[15:15:43.759] <TB0>     INFO: 5025280 events read in total (158510ms).
[15:15:43.800] <TB0>     INFO: Test took 159613ms.
[15:15:43.857] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:43.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:45.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:46.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:48.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:49.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:50.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:52.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:53.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:54.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:56.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:57.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:58.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:00.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:01.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:03.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:04.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:05.735] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 201490432
[15:16:05.740] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4729 minThrLimit = 99.4562 minThrNLimit = 120.045 -> result = 99.4729 -> 99
[15:16:05.741] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7992 minThrLimit = 93.7971 minThrNLimit = 116.724 -> result = 93.7992 -> 93
[15:16:05.741] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7169 minThrLimit = 94.7149 minThrNLimit = 114.241 -> result = 94.7169 -> 94
[15:16:05.742] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9704 minThrLimit = 89.8704 minThrNLimit = 109.707 -> result = 89.9704 -> 89
[15:16:05.742] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5609 minThrLimit = 95.542 minThrNLimit = 117.296 -> result = 95.5609 -> 95
[15:16:05.743] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4624 minThrLimit = 97.4577 minThrNLimit = 116.886 -> result = 97.4624 -> 97
[15:16:05.743] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.324 minThrLimit = 91.2972 minThrNLimit = 113.204 -> result = 91.324 -> 91
[15:16:05.744] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9464 minThrLimit = 92.9363 minThrNLimit = 116.893 -> result = 92.9464 -> 92
[15:16:05.744] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.652 minThrLimit = 103.645 minThrNLimit = 126.358 -> result = 103.652 -> 103
[15:16:05.745] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.32 minThrLimit = 105.297 minThrNLimit = 128.528 -> result = 105.32 -> 105
[15:16:05.745] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.391 minThrLimit = 100.388 minThrNLimit = 121.5 -> result = 100.391 -> 100
[15:16:05.745] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4548 minThrLimit = 98.4435 minThrNLimit = 116.956 -> result = 98.4548 -> 98
[15:16:05.746] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.854 minThrLimit = 100.836 minThrNLimit = 125.59 -> result = 100.854 -> 100
[15:16:05.746] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.627 minThrLimit = 101.626 minThrNLimit = 123.832 -> result = 101.627 -> 101
[15:16:05.747] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1136 minThrLimit = 94.1057 minThrNLimit = 118.274 -> result = 94.1136 -> 94
[15:16:05.747] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4672 minThrLimit = 90.4589 minThrNLimit = 115.952 -> result = 90.4672 -> 90
[15:16:05.747] <TB0>     INFO: ROC 0 VthrComp = 99
[15:16:05.747] <TB0>     INFO: ROC 1 VthrComp = 93
[15:16:05.747] <TB0>     INFO: ROC 2 VthrComp = 94
[15:16:05.747] <TB0>     INFO: ROC 3 VthrComp = 89
[15:16:05.748] <TB0>     INFO: ROC 4 VthrComp = 95
[15:16:05.748] <TB0>     INFO: ROC 5 VthrComp = 97
[15:16:05.748] <TB0>     INFO: ROC 6 VthrComp = 91
[15:16:05.748] <TB0>     INFO: ROC 7 VthrComp = 92
[15:16:05.748] <TB0>     INFO: ROC 8 VthrComp = 103
[15:16:05.748] <TB0>     INFO: ROC 9 VthrComp = 105
[15:16:05.748] <TB0>     INFO: ROC 10 VthrComp = 100
[15:16:05.748] <TB0>     INFO: ROC 11 VthrComp = 98
[15:16:05.748] <TB0>     INFO: ROC 12 VthrComp = 100
[15:16:05.748] <TB0>     INFO: ROC 13 VthrComp = 101
[15:16:05.748] <TB0>     INFO: ROC 14 VthrComp = 94
[15:16:05.748] <TB0>     INFO: ROC 15 VthrComp = 90
[15:16:05.748] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:16:05.749] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:16:05.761] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:05.761] <TB0>     INFO:     run 1 of 1
[15:16:05.761] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:06.105] <TB0>     INFO: Expecting 5025280 events.
[15:16:42.045] <TB0>     INFO: 889080 events read in total (35225ms).
[15:17:17.465] <TB0>     INFO: 1776328 events read in total (70645ms).
[15:17:52.959] <TB0>     INFO: 2662928 events read in total (106140ms).
[15:18:28.121] <TB0>     INFO: 3539408 events read in total (141301ms).
[15:19:03.019] <TB0>     INFO: 4412080 events read in total (176199ms).
[15:19:28.173] <TB0>     INFO: 5025280 events read in total (201353ms).
[15:19:28.243] <TB0>     INFO: Test took 202482ms.
[15:19:28.423] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:28.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:30.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:32.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:33.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:35.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:37.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:38.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:40.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:42.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:43.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:45.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:47.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:48.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:50.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:52.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:53.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:55.463] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240906240
[15:19:55.466] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2904 for pixel 51/3 mean/min/max = 44.1368/31.7222/56.5514
[15:19:55.467] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.2792 for pixel 0/2 mean/min/max = 46.0576/32.8244/59.2907
[15:19:55.467] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.045 for pixel 11/1 mean/min/max = 47.0991/33.1079/61.0902
[15:19:55.467] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.0248 for pixel 35/2 mean/min/max = 46.8067/34.5662/59.0471
[15:19:55.468] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.5757 for pixel 18/0 mean/min/max = 45.8013/32.9684/58.6341
[15:19:55.468] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3266 for pixel 30/72 mean/min/max = 44.844/32.1571/57.5309
[15:19:55.469] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.7487 for pixel 17/77 mean/min/max = 45.635/33.5155/57.7545
[15:19:55.469] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.7552 for pixel 16/47 mean/min/max = 45.7661/33.7657/57.7665
[15:19:55.470] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.9468 for pixel 2/3 mean/min/max = 46.4101/32.662/60.1582
[15:19:55.470] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.1796 for pixel 13/19 mean/min/max = 46.7411/34.2456/59.2365
[15:19:55.470] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.3985 for pixel 15/12 mean/min/max = 44.6169/31.5637/57.6701
[15:19:55.471] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.0102 for pixel 23/6 mean/min/max = 45.7497/32.3822/59.1172
[15:19:55.471] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.5647 for pixel 20/0 mean/min/max = 47.005/32.3796/61.6304
[15:19:55.471] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0012 for pixel 51/26 mean/min/max = 44.151/32.1318/56.1702
[15:19:55.472] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.902 for pixel 8/74 mean/min/max = 45.2224/32.1937/58.251
[15:19:55.472] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.8238 for pixel 6/75 mean/min/max = 45.5551/33.2117/57.8985
[15:19:55.473] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:55.606] <TB0>     INFO: Expecting 411648 events.
[15:20:03.109] <TB0>     INFO: 411648 events read in total (6788ms).
[15:20:03.116] <TB0>     INFO: Expecting 411648 events.
[15:20:10.709] <TB0>     INFO: 411648 events read in total (6922ms).
[15:20:10.716] <TB0>     INFO: Expecting 411648 events.
[15:20:18.351] <TB0>     INFO: 411648 events read in total (6968ms).
[15:20:18.362] <TB0>     INFO: Expecting 411648 events.
[15:20:25.950] <TB0>     INFO: 411648 events read in total (6930ms).
[15:20:25.963] <TB0>     INFO: Expecting 411648 events.
[15:20:33.710] <TB0>     INFO: 411648 events read in total (7082ms).
[15:20:33.725] <TB0>     INFO: Expecting 411648 events.
[15:20:41.353] <TB0>     INFO: 411648 events read in total (6975ms).
[15:20:41.371] <TB0>     INFO: Expecting 411648 events.
[15:20:48.969] <TB0>     INFO: 411648 events read in total (6940ms).
[15:20:48.991] <TB0>     INFO: Expecting 411648 events.
[15:20:56.641] <TB0>     INFO: 411648 events read in total (6999ms).
[15:20:56.666] <TB0>     INFO: Expecting 411648 events.
[15:21:04.396] <TB0>     INFO: 411648 events read in total (7089ms).
[15:21:04.422] <TB0>     INFO: Expecting 411648 events.
[15:21:12.101] <TB0>     INFO: 411648 events read in total (7033ms).
[15:21:12.129] <TB0>     INFO: Expecting 411648 events.
[15:21:19.744] <TB0>     INFO: 411648 events read in total (6969ms).
[15:21:19.773] <TB0>     INFO: Expecting 411648 events.
[15:21:27.396] <TB0>     INFO: 411648 events read in total (6983ms).
[15:21:27.430] <TB0>     INFO: Expecting 411648 events.
[15:21:35.079] <TB0>     INFO: 411648 events read in total (7014ms).
[15:21:35.113] <TB0>     INFO: Expecting 411648 events.
[15:21:42.705] <TB0>     INFO: 411648 events read in total (6956ms).
[15:21:42.744] <TB0>     INFO: Expecting 411648 events.
[15:21:50.363] <TB0>     INFO: 411648 events read in total (6984ms).
[15:21:50.408] <TB0>     INFO: Expecting 411648 events.
[15:21:58.040] <TB0>     INFO: 411648 events read in total (7009ms).
[15:21:58.083] <TB0>     INFO: Test took 122611ms.
[15:21:58.582] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4919 < 35 for itrim+1 = 88; old thr = 34.8708 ... break
[15:21:58.608] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2056 < 35 for itrim = 99; old thr = 34.4981 ... break
[15:21:58.645] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8143 < 35 for itrim+1 = 116; old thr = 34.6745 ... break
[15:21:58.680] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1856 < 35 for itrim+1 = 94; old thr = 34.9749 ... break
[15:21:58.717] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4192 < 35 for itrim = 106; old thr = 33.7435 ... break
[15:21:58.751] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7161 < 35 for itrim+1 = 98; old thr = 34.8703 ... break
[15:21:58.783] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1637 < 35 for itrim = 91; old thr = 34.6983 ... break
[15:21:58.824] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4014 < 35 for itrim+1 = 114; old thr = 34.9658 ... break
[15:21:58.856] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0412 < 35 for itrim = 116; old thr = 33.4936 ... break
[15:21:58.888] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3238 < 35 for itrim = 104; old thr = 34.2638 ... break
[15:21:58.925] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1533 < 35 for itrim = 104; old thr = 34.7289 ... break
[15:21:58.958] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1593 < 35 for itrim = 113; old thr = 32.7675 ... break
[15:21:58.998] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2042 < 35 for itrim = 123; old thr = 33.8252 ... break
[15:21:59.028] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2028 < 35 for itrim = 94; old thr = 34.4024 ... break
[15:21:59.066] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0422 < 35 for itrim = 106; old thr = 34.0317 ... break
[15:21:59.106] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7162 < 35 for itrim = 98; old thr = 34.2739 ... break
[15:21:59.185] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:21:59.195] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:21:59.195] <TB0>     INFO:     run 1 of 1
[15:21:59.196] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:59.540] <TB0>     INFO: Expecting 5025280 events.
[15:22:34.821] <TB0>     INFO: 870752 events read in total (34566ms).
[15:23:09.830] <TB0>     INFO: 1739336 events read in total (69575ms).
[15:23:44.930] <TB0>     INFO: 2607520 events read in total (104676ms).
[15:24:19.807] <TB0>     INFO: 3464856 events read in total (139552ms).
[15:24:54.631] <TB0>     INFO: 4317928 events read in total (174376ms).
[15:25:23.930] <TB0>     INFO: 5025280 events read in total (203675ms).
[15:25:24.013] <TB0>     INFO: Test took 204817ms.
[15:25:24.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:24.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:26.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:27.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:29.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:30.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:32.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:33.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:35.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:37.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:38.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:40.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:41.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:43.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:44.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:46.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:47.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:49.512] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277671936
[15:25:49.516] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.037481 .. 49.199762
[15:25:49.597] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[15:25:49.608] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:25:49.608] <TB0>     INFO:     run 1 of 1
[15:25:49.608] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:49.956] <TB0>     INFO: Expecting 1697280 events.
[15:26:30.218] <TB0>     INFO: 1105648 events read in total (39547ms).
[15:26:52.057] <TB0>     INFO: 1697280 events read in total (61386ms).
[15:26:52.078] <TB0>     INFO: Test took 62470ms.
[15:26:52.119] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:52.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:53.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:54.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:55.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:56.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:57.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:58.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:59.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:00.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:01.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:02.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:03.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:04.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:05.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:06.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:07.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:07.001] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283799552
[15:27:08.084] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.240224 .. 44.032294
[15:27:08.159] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:27:08.169] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:27:08.169] <TB0>     INFO:     run 1 of 1
[15:27:08.169] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:08.511] <TB0>     INFO: Expecting 1597440 events.
[15:27:48.591] <TB0>     INFO: 1162536 events read in total (39365ms).
[15:28:04.141] <TB0>     INFO: 1597440 events read in total (54917ms).
[15:28:04.164] <TB0>     INFO: Test took 55996ms.
[15:28:04.202] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:04.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:05.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:06.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:07.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:08.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:09.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:10.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:10.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:11.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:12.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:13.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:14.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:15.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:16.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:17.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:18.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:19.634] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227254272
[15:28:19.718] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.401037 .. 40.750737
[15:28:19.795] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:28:19.807] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:28:19.808] <TB0>     INFO:     run 1 of 1
[15:28:19.808] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:20.155] <TB0>     INFO: Expecting 1331200 events.
[15:29:02.126] <TB0>     INFO: 1184584 events read in total (41253ms).
[15:29:07.567] <TB0>     INFO: 1331200 events read in total (46694ms).
[15:29:07.578] <TB0>     INFO: Test took 47769ms.
[15:29:07.605] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:07.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:08.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:09.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:10.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:11.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:12.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:13.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:14.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:15.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:16.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:17.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:18.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:19.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:20.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:21.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:22.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:23.069] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227254272
[15:29:23.150] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.149339 .. 39.473344
[15:29:23.226] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:29:23.237] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:23.237] <TB0>     INFO:     run 1 of 1
[15:29:23.237] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:23.580] <TB0>     INFO: Expecting 1231360 events.
[15:30:06.737] <TB0>     INFO: 1183608 events read in total (42442ms).
[15:30:08.795] <TB0>     INFO: 1231360 events read in total (44501ms).
[15:30:08.809] <TB0>     INFO: Test took 45572ms.
[15:30:08.838] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:08.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:09.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:10.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:11.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:12.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:13.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:14.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:15.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:16.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:17.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:18.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:19.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:20.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:20.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:21.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:22.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:23.854] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298643456
[15:30:23.936] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:30:23.936] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:30:23.947] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:23.947] <TB0>     INFO:     run 1 of 1
[15:30:23.947] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:24.290] <TB0>     INFO: Expecting 1364480 events.
[15:31:05.080] <TB0>     INFO: 1076072 events read in total (40075ms).
[15:31:15.864] <TB0>     INFO: 1364480 events read in total (50859ms).
[15:31:15.884] <TB0>     INFO: Test took 51937ms.
[15:31:15.924] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:15.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:16.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:17.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:18.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:19.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:20.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:21.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:22.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:23.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:24.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:25.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:26.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:28.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:29.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:30.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:31.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:32.164] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294359040
[15:31:32.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[15:31:32.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[15:31:32.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[15:31:32.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[15:31:32.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[15:31:32.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[15:31:32.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[15:31:32.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[15:31:32.230] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C0.dat
[15:31:32.238] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C1.dat
[15:31:32.246] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C2.dat
[15:31:32.254] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C3.dat
[15:31:32.261] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C4.dat
[15:31:32.269] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C5.dat
[15:31:32.277] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C6.dat
[15:31:32.284] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C7.dat
[15:31:32.292] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C8.dat
[15:31:32.299] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C9.dat
[15:31:32.308] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C10.dat
[15:31:32.316] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C11.dat
[15:31:32.324] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C12.dat
[15:31:32.331] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C13.dat
[15:31:32.339] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C14.dat
[15:31:32.350] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C15.dat
[15:31:32.358] <TB0>     INFO: PixTestTrim::trimTest() done
[15:31:32.358] <TB0>     INFO: vtrim:      88  99 116  94 106  98  91 114 116 104 104 113 123  94 106  98 
[15:31:32.358] <TB0>     INFO: vthrcomp:   99  93  94  89  95  97  91  92 103 105 100  98 100 101  94  90 
[15:31:32.358] <TB0>     INFO: vcal mean:  34.92  34.96  34.99  35.20  34.97  34.95  34.94  34.96  35.06  35.00  34.95  34.96  34.96  35.00  34.99  35.00 
[15:31:32.358] <TB0>     INFO: vcal RMS:    0.86   0.80   0.88   0.84   0.85   0.90   0.81   0.83   0.85   0.88   0.87   0.86   0.85   0.85   0.85   0.80 
[15:31:32.358] <TB0>     INFO: bits mean:   9.76   8.94   9.19   8.73   9.26   9.96   9.16   9.74   9.38   9.19   9.89   9.75   9.43   9.92   9.65   9.36 
[15:31:32.358] <TB0>     INFO: bits RMS:    2.78   2.86   2.61   2.67   2.76   2.58   2.73   2.38   2.63   2.45   2.67   2.56   2.61   2.59   2.69   2.60 
[15:31:32.373] <TB0>     INFO:    ----------------------------------------------------------------------
[15:31:32.373] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:31:32.373] <TB0>     INFO:    ----------------------------------------------------------------------
[15:31:32.377] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:31:32.377] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:31:32.388] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:31:32.388] <TB0>     INFO:     run 1 of 1
[15:31:32.389] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:32.739] <TB0>     INFO: Expecting 4160000 events.
[15:32:19.311] <TB0>     INFO: 1165995 events read in total (45855ms).
[15:33:05.055] <TB0>     INFO: 2320900 events read in total (91599ms).
[15:33:51.115] <TB0>     INFO: 3462790 events read in total (137660ms).
[15:34:19.706] <TB0>     INFO: 4160000 events read in total (166250ms).
[15:34:19.770] <TB0>     INFO: Test took 167382ms.
[15:34:19.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:20.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:22.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:24.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:25.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:27.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:29.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:31.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:33.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:35.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:37.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:39.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:41.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:43.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:45.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:47.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:49.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:51.176] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294367232
[15:34:51.177] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:34:51.255] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:34:51.255] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[15:34:51.266] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:51.266] <TB0>     INFO:     run 1 of 1
[15:34:51.266] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:51.619] <TB0>     INFO: Expecting 3598400 events.
[15:35:39.760] <TB0>     INFO: 1208060 events read in total (47426ms).
[15:36:26.972] <TB0>     INFO: 2399425 events read in total (94638ms).
[15:37:13.908] <TB0>     INFO: 3584380 events read in total (141574ms).
[15:37:14.831] <TB0>     INFO: 3598400 events read in total (142497ms).
[15:37:14.880] <TB0>     INFO: Test took 143615ms.
[15:37:14.983] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:15.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:17.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:19.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:21.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:23.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:25.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:27.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:29.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:31.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:33.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:35.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:38.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:39.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:41.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:43.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:45.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:46.970] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294367232
[15:37:46.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:37:47.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:37:47.046] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:37:47.057] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:37:47.057] <TB0>     INFO:     run 1 of 1
[15:37:47.057] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:47.399] <TB0>     INFO: Expecting 3348800 events.
[15:38:36.755] <TB0>     INFO: 1262355 events read in total (48641ms).
[15:39:25.134] <TB0>     INFO: 2502650 events read in total (97020ms).
[15:39:58.315] <TB0>     INFO: 3348800 events read in total (130201ms).
[15:39:58.350] <TB0>     INFO: Test took 131293ms.
[15:39:58.427] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:58.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:00.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:01.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:03.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:05.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:07.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:08.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:10.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:12.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:13.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:15.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:17.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:18.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:20.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:22.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:23.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:25.737] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354766848
[15:40:25.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:40:25.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:40:25.814] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[15:40:25.827] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:40:25.827] <TB0>     INFO:     run 1 of 1
[15:40:25.827] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:26.175] <TB0>     INFO: Expecting 3369600 events.
[15:41:17.066] <TB0>     INFO: 1257005 events read in total (50176ms).
[15:42:05.271] <TB0>     INFO: 2491765 events read in total (98381ms).
[15:42:39.897] <TB0>     INFO: 3369600 events read in total (133007ms).
[15:42:39.942] <TB0>     INFO: Test took 134115ms.
[15:42:40.022] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:40.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:41.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:43.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:45.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:46.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:48.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:50.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:51.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:53.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:54.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:56.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:58.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:59.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:01.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:03.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:04.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:06.384] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294367232
[15:43:06.385] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:43:06.459] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:43:06.459] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:43:06.470] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:43:06.470] <TB0>     INFO:     run 1 of 1
[15:43:06.470] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:06.847] <TB0>     INFO: Expecting 3348800 events.
[15:43:56.223] <TB0>     INFO: 1261500 events read in total (48661ms).
[15:44:44.018] <TB0>     INFO: 2500030 events read in total (96456ms).
[15:45:17.363] <TB0>     INFO: 3348800 events read in total (129801ms).
[15:45:17.401] <TB0>     INFO: Test took 130932ms.
[15:45:17.478] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:17.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:19.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:20.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:22.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:24.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:25.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:27.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:29.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:30.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:32.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:33.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:35.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:37.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:38.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:40.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:42.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:43.897] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360288256
[15:45:43.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.5966, thr difference RMS: 1.45944
[15:45:43.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.43682, thr difference RMS: 1.67752
[15:45:43.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0621, thr difference RMS: 1.57009
[15:45:43.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.82619, thr difference RMS: 1.65611
[15:45:43.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.52969, thr difference RMS: 1.87393
[15:45:43.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7567, thr difference RMS: 1.85339
[15:45:43.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.7545, thr difference RMS: 1.71987
[15:45:43.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.15602, thr difference RMS: 1.61449
[15:45:43.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.96483, thr difference RMS: 1.36418
[15:45:43.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.8437, thr difference RMS: 1.21916
[15:45:43.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.84378, thr difference RMS: 1.47258
[15:45:43.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.2776, thr difference RMS: 1.32881
[15:45:43.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.2789, thr difference RMS: 1.3297
[15:45:43.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.4606, thr difference RMS: 1.36489
[15:45:43.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.62483, thr difference RMS: 1.80352
[15:45:43.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.7047, thr difference RMS: 1.52805
[15:45:43.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.7603, thr difference RMS: 1.47039
[15:45:43.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.38878, thr difference RMS: 1.6669
[15:45:43.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.99217, thr difference RMS: 1.56877
[15:45:43.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.80999, thr difference RMS: 1.66033
[15:45:43.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.57116, thr difference RMS: 1.86112
[15:45:43.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.8408, thr difference RMS: 1.84907
[15:45:43.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.8213, thr difference RMS: 1.72413
[15:45:43.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.23763, thr difference RMS: 1.61793
[15:45:43.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.92319, thr difference RMS: 1.3505
[15:45:43.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0025, thr difference RMS: 1.20187
[15:45:43.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.80724, thr difference RMS: 1.47646
[15:45:43.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.1192, thr difference RMS: 1.3056
[15:45:43.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.1537, thr difference RMS: 1.31084
[15:45:43.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.4195, thr difference RMS: 1.37642
[15:45:43.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.68788, thr difference RMS: 1.81681
[15:45:43.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.86117, thr difference RMS: 1.54199
[15:45:43.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.9172, thr difference RMS: 1.49293
[15:45:43.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.43241, thr difference RMS: 1.66898
[15:45:43.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0512, thr difference RMS: 1.55233
[15:45:43.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.99371, thr difference RMS: 1.64824
[15:45:43.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.57595, thr difference RMS: 1.82509
[15:45:43.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.9705, thr difference RMS: 1.85482
[15:45:43.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.95524, thr difference RMS: 1.73569
[15:45:43.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.40204, thr difference RMS: 1.62133
[15:45:43.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.88525, thr difference RMS: 1.32347
[15:45:43.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.1772, thr difference RMS: 1.22154
[15:45:43.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.90727, thr difference RMS: 1.44479
[15:45:43.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0761, thr difference RMS: 1.29109
[15:45:43.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1479, thr difference RMS: 1.32119
[15:45:43.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.5941, thr difference RMS: 1.33682
[15:45:43.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80893, thr difference RMS: 1.77819
[15:45:43.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.13884, thr difference RMS: 1.53896
[15:45:43.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.0421, thr difference RMS: 1.49111
[15:45:43.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.36899, thr difference RMS: 1.6658
[15:45:43.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0955, thr difference RMS: 1.56656
[15:45:43.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.21805, thr difference RMS: 1.64326
[15:45:43.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.61105, thr difference RMS: 1.82915
[15:45:43.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.009, thr difference RMS: 1.85526
[15:45:43.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.06734, thr difference RMS: 1.71829
[15:45:43.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.50369, thr difference RMS: 1.62529
[15:45:43.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.71825, thr difference RMS: 1.34636
[15:45:43.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.3455, thr difference RMS: 1.20473
[15:45:43.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.97019, thr difference RMS: 1.47287
[15:45:43.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.0396, thr difference RMS: 1.29096
[15:45:43.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1838, thr difference RMS: 1.31452
[15:45:43.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.6315, thr difference RMS: 1.36416
[15:45:43.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.90907, thr difference RMS: 1.79067
[15:45:43.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.38374, thr difference RMS: 1.48742
[15:45:44.033] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:45:44.044] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1959 seconds
[15:45:44.044] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:45:44.756] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:45:44.756] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:45:44.763] <TB0>     INFO: ######################################################################
[15:45:44.763] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:45:44.763] <TB0>     INFO: ######################################################################
[15:45:44.763] <TB0>     INFO:    ----------------------------------------------------------------------
[15:45:44.763] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:45:44.763] <TB0>     INFO:    ----------------------------------------------------------------------
[15:45:44.763] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:45:44.774] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:45:44.774] <TB0>     INFO:     run 1 of 1
[15:45:44.775] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:45.124] <TB0>     INFO: Expecting 59072000 events.
[15:46:14.565] <TB0>     INFO: 1072400 events read in total (28726ms).
[15:46:43.119] <TB0>     INFO: 2141000 events read in total (57280ms).
[15:47:11.122] <TB0>     INFO: 3209400 events read in total (85283ms).
[15:47:39.603] <TB0>     INFO: 4282200 events read in total (113764ms).
[15:48:07.623] <TB0>     INFO: 5351200 events read in total (141784ms).
[15:48:37.429] <TB0>     INFO: 6421600 events read in total (171590ms).
[15:49:05.909] <TB0>     INFO: 7492400 events read in total (200070ms).
[15:49:34.641] <TB0>     INFO: 8561200 events read in total (228802ms).
[15:50:03.082] <TB0>     INFO: 9632400 events read in total (257243ms).
[15:50:31.726] <TB0>     INFO: 10703000 events read in total (285887ms).
[15:51:00.263] <TB0>     INFO: 11771800 events read in total (314424ms).
[15:51:28.593] <TB0>     INFO: 12844600 events read in total (342754ms).
[15:51:57.203] <TB0>     INFO: 13913000 events read in total (371364ms).
[15:52:25.566] <TB0>     INFO: 14982200 events read in total (399727ms).
[15:52:54.610] <TB0>     INFO: 16054400 events read in total (428771ms).
[15:53:23.492] <TB0>     INFO: 17123000 events read in total (457653ms).
[15:53:52.435] <TB0>     INFO: 18192800 events read in total (486596ms).
[15:54:21.375] <TB0>     INFO: 19264200 events read in total (515536ms).
[15:54:50.395] <TB0>     INFO: 20332800 events read in total (544556ms).
[15:55:19.432] <TB0>     INFO: 21404000 events read in total (573593ms).
[15:55:48.463] <TB0>     INFO: 22474400 events read in total (602624ms).
[15:56:17.341] <TB0>     INFO: 23542800 events read in total (631502ms).
[15:56:46.310] <TB0>     INFO: 24615600 events read in total (660471ms).
[15:57:15.294] <TB0>     INFO: 25684000 events read in total (689455ms).
[15:57:44.415] <TB0>     INFO: 26753600 events read in total (718576ms).
[15:58:13.531] <TB0>     INFO: 27826000 events read in total (747692ms).
[15:58:42.652] <TB0>     INFO: 28894800 events read in total (776813ms).
[15:59:11.701] <TB0>     INFO: 29965400 events read in total (805862ms).
[15:59:40.839] <TB0>     INFO: 31035400 events read in total (835000ms).
[16:00:09.882] <TB0>     INFO: 32104000 events read in total (864043ms).
[16:00:39.071] <TB0>     INFO: 33173600 events read in total (893232ms).
[16:01:08.273] <TB0>     INFO: 34244600 events read in total (922434ms).
[16:01:37.360] <TB0>     INFO: 35313000 events read in total (951521ms).
[16:02:06.392] <TB0>     INFO: 36382600 events read in total (980553ms).
[16:02:35.352] <TB0>     INFO: 37454000 events read in total (1009513ms).
[16:03:04.350] <TB0>     INFO: 38522400 events read in total (1038511ms).
[16:03:33.342] <TB0>     INFO: 39592000 events read in total (1067503ms).
[16:04:02.298] <TB0>     INFO: 40662800 events read in total (1096459ms).
[16:04:31.327] <TB0>     INFO: 41731200 events read in total (1125488ms).
[16:05:00.149] <TB0>     INFO: 42800000 events read in total (1154310ms).
[16:05:29.266] <TB0>     INFO: 43870600 events read in total (1183427ms).
[16:05:58.356] <TB0>     INFO: 44939400 events read in total (1212517ms).
[16:06:27.236] <TB0>     INFO: 46007800 events read in total (1241397ms).
[16:06:56.122] <TB0>     INFO: 47079400 events read in total (1270283ms).
[16:07:25.083] <TB0>     INFO: 48148000 events read in total (1299244ms).
[16:07:53.973] <TB0>     INFO: 49215800 events read in total (1328134ms).
[16:08:22.949] <TB0>     INFO: 50284400 events read in total (1357110ms).
[16:08:51.882] <TB0>     INFO: 51354800 events read in total (1386043ms).
[16:09:20.925] <TB0>     INFO: 52423200 events read in total (1415086ms).
[16:09:49.855] <TB0>     INFO: 53491000 events read in total (1444016ms).
[16:10:18.805] <TB0>     INFO: 54562600 events read in total (1472966ms).
[16:10:47.596] <TB0>     INFO: 55631400 events read in total (1501757ms).
[16:11:16.449] <TB0>     INFO: 56699200 events read in total (1530610ms).
[16:11:45.305] <TB0>     INFO: 57768000 events read in total (1559466ms).
[16:12:14.148] <TB0>     INFO: 58839200 events read in total (1588309ms).
[16:12:20.861] <TB0>     INFO: 59072000 events read in total (1595022ms).
[16:12:20.881] <TB0>     INFO: Test took 1596106ms.
[16:12:20.938] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:21.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:21.068] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:22.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:22.233] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:23.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:23.404] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:24.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:24.563] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:25.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:25.712] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:26.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:26.885] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:28.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:28.053] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:29.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:29.202] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:30.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:30.342] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:31.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:31.517] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:32.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:32.690] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:33.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:33.855] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:35.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:35.037] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:36.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:36.191] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:37.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:37.361] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:38.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:38.526] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:12:39.699] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500838400
[16:12:39.728] <TB0>     INFO: PixTestScurves::scurves() done 
[16:12:39.728] <TB0>     INFO: Vcal mean:  34.97  35.08  35.13  35.22  35.05  35.09  35.16  35.11  35.11  35.08  35.04  35.11  35.08  35.12  35.05  35.09 
[16:12:39.728] <TB0>     INFO: Vcal RMS:    0.73   0.68   0.74   0.71   0.73   0.79   0.68   0.69   0.73   0.73   0.76   0.74   0.73   0.73   0.72   0.68 
[16:12:39.728] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:12:39.805] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:12:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:12:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:12:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:12:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:12:39.805] <TB0>     INFO: ######################################################################
[16:12:39.805] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:12:39.805] <TB0>     INFO: ######################################################################
[16:12:39.809] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:12:40.165] <TB0>     INFO: Expecting 41600 events.
[16:12:44.296] <TB0>     INFO: 41600 events read in total (3410ms).
[16:12:44.297] <TB0>     INFO: Test took 4488ms.
[16:12:44.306] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:44.306] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:12:44.306] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:12:44.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:12:44.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:12:44.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:12:44.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:12:44.655] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:12:44.999] <TB0>     INFO: Expecting 41600 events.
[16:12:49.195] <TB0>     INFO: 41600 events read in total (3481ms).
[16:12:49.196] <TB0>     INFO: Test took 4541ms.
[16:12:49.204] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:49.204] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:12:49.204] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:12:49.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.76
[16:12:49.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 181
[16:12:49.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.994
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.073
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 170
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.801
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 180
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.105
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 178
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.642
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.566
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[16:12:49.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.474
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.067
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.762
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.849
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.255
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 180
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.694
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[16:12:49.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.642
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 178
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.094
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.152
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:12:49.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:12:49.290] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:12:49.642] <TB0>     INFO: Expecting 41600 events.
[16:12:53.840] <TB0>     INFO: 41600 events read in total (3483ms).
[16:12:53.842] <TB0>     INFO: Test took 4552ms.
[16:12:53.850] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:53.850] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:12:53.850] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:12:53.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:12:53.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 9
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6926
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 67
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9712
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 70
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.328
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4405
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 78
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7258
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 73
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.379
[16:12:53.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 65
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9238
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 86
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.122
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 79
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0068
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 66
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1704
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 58
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0108
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 82
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.5126
[16:12:53.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6269
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 81
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6255
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5353
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 64
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6872
[16:12:53.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 74
[16:12:53.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 0 0
[16:12:54.265] <TB0>     INFO: Expecting 2560 events.
[16:12:55.224] <TB0>     INFO: 2560 events read in total (245ms).
[16:12:55.224] <TB0>     INFO: Test took 1365ms.
[16:12:55.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:12:55.225] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 1 1
[16:12:55.731] <TB0>     INFO: Expecting 2560 events.
[16:12:56.688] <TB0>     INFO: 2560 events read in total (242ms).
[16:12:56.689] <TB0>     INFO: Test took 1464ms.
[16:12:56.689] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:12:56.689] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[16:12:57.196] <TB0>     INFO: Expecting 2560 events.
[16:12:58.153] <TB0>     INFO: 2560 events read in total (241ms).
[16:12:58.154] <TB0>     INFO: Test took 1465ms.
[16:12:58.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:12:58.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 3 3
[16:12:58.661] <TB0>     INFO: Expecting 2560 events.
[16:12:59.617] <TB0>     INFO: 2560 events read in total (241ms).
[16:12:59.617] <TB0>     INFO: Test took 1462ms.
[16:12:59.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:12:59.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 4 4
[16:13:00.126] <TB0>     INFO: Expecting 2560 events.
[16:13:01.083] <TB0>     INFO: 2560 events read in total (243ms).
[16:13:01.083] <TB0>     INFO: Test took 1465ms.
[16:13:01.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:01.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 5 5
[16:13:01.590] <TB0>     INFO: Expecting 2560 events.
[16:13:02.549] <TB0>     INFO: 2560 events read in total (244ms).
[16:13:02.549] <TB0>     INFO: Test took 1465ms.
[16:13:02.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:02.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 6 6
[16:13:03.057] <TB0>     INFO: Expecting 2560 events.
[16:13:04.016] <TB0>     INFO: 2560 events read in total (244ms).
[16:13:04.017] <TB0>     INFO: Test took 1467ms.
[16:13:04.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:04.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[16:13:04.524] <TB0>     INFO: Expecting 2560 events.
[16:13:05.487] <TB0>     INFO: 2560 events read in total (248ms).
[16:13:05.488] <TB0>     INFO: Test took 1471ms.
[16:13:05.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:05.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 8 8
[16:13:05.995] <TB0>     INFO: Expecting 2560 events.
[16:13:06.952] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:06.953] <TB0>     INFO: Test took 1465ms.
[16:13:06.953] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:06.953] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 9 9
[16:13:07.460] <TB0>     INFO: Expecting 2560 events.
[16:13:08.417] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:08.423] <TB0>     INFO: Test took 1470ms.
[16:13:08.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:08.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 10 10
[16:13:08.928] <TB0>     INFO: Expecting 2560 events.
[16:13:09.886] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:09.887] <TB0>     INFO: Test took 1464ms.
[16:13:09.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:09.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[16:13:10.394] <TB0>     INFO: Expecting 2560 events.
[16:13:11.351] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:11.352] <TB0>     INFO: Test took 1465ms.
[16:13:11.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:11.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 12 12
[16:13:11.863] <TB0>     INFO: Expecting 2560 events.
[16:13:12.820] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:12.821] <TB0>     INFO: Test took 1466ms.
[16:13:12.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:12.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[16:13:13.329] <TB0>     INFO: Expecting 2560 events.
[16:13:14.286] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:14.287] <TB0>     INFO: Test took 1466ms.
[16:13:14.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:14.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 14 14
[16:13:14.796] <TB0>     INFO: Expecting 2560 events.
[16:13:15.753] <TB0>     INFO: 2560 events read in total (242ms).
[16:13:15.754] <TB0>     INFO: Test took 1467ms.
[16:13:15.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:15.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[16:13:16.262] <TB0>     INFO: Expecting 2560 events.
[16:13:17.219] <TB0>     INFO: 2560 events read in total (243ms).
[16:13:17.219] <TB0>     INFO: Test took 1464ms.
[16:13:17.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:13:17.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:13:17.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:13:17.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[16:13:17.222] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:13:17.730] <TB0>     INFO: Expecting 655360 events.
[16:13:29.627] <TB0>     INFO: 655360 events read in total (11183ms).
[16:13:29.638] <TB0>     INFO: Expecting 655360 events.
[16:13:41.321] <TB0>     INFO: 655360 events read in total (11125ms).
[16:13:41.338] <TB0>     INFO: Expecting 655360 events.
[16:13:53.170] <TB0>     INFO: 655360 events read in total (11276ms).
[16:13:53.189] <TB0>     INFO: Expecting 655360 events.
[16:14:04.874] <TB0>     INFO: 655360 events read in total (11134ms).
[16:14:04.898] <TB0>     INFO: Expecting 655360 events.
[16:14:16.754] <TB0>     INFO: 655360 events read in total (11307ms).
[16:14:16.782] <TB0>     INFO: Expecting 655360 events.
[16:14:28.399] <TB0>     INFO: 655360 events read in total (11071ms).
[16:14:28.431] <TB0>     INFO: Expecting 655360 events.
[16:14:40.118] <TB0>     INFO: 655360 events read in total (11146ms).
[16:14:40.155] <TB0>     INFO: Expecting 655360 events.
[16:14:51.980] <TB0>     INFO: 655360 events read in total (11291ms).
[16:14:52.020] <TB0>     INFO: Expecting 655360 events.
[16:15:03.779] <TB0>     INFO: 655360 events read in total (11224ms).
[16:15:03.825] <TB0>     INFO: Expecting 655360 events.
[16:15:15.781] <TB0>     INFO: 655360 events read in total (11426ms).
[16:15:15.830] <TB0>     INFO: Expecting 655360 events.
[16:15:27.498] <TB0>     INFO: 655360 events read in total (11141ms).
[16:15:27.551] <TB0>     INFO: Expecting 655360 events.
[16:15:39.214] <TB0>     INFO: 655360 events read in total (11136ms).
[16:15:39.272] <TB0>     INFO: Expecting 655360 events.
[16:15:50.934] <TB0>     INFO: 655360 events read in total (11136ms).
[16:15:50.998] <TB0>     INFO: Expecting 655360 events.
[16:16:02.630] <TB0>     INFO: 655360 events read in total (11105ms).
[16:16:02.696] <TB0>     INFO: Expecting 655360 events.
[16:16:14.486] <TB0>     INFO: 655360 events read in total (11263ms).
[16:16:14.561] <TB0>     INFO: Expecting 655360 events.
[16:16:26.222] <TB0>     INFO: 655360 events read in total (11135ms).
[16:16:26.297] <TB0>     INFO: Test took 189075ms.
[16:16:26.392] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:26.698] <TB0>     INFO: Expecting 655360 events.
[16:16:38.570] <TB0>     INFO: 655360 events read in total (11157ms).
[16:16:38.582] <TB0>     INFO: Expecting 655360 events.
[16:16:50.235] <TB0>     INFO: 655360 events read in total (11091ms).
[16:16:50.251] <TB0>     INFO: Expecting 655360 events.
[16:17:01.840] <TB0>     INFO: 655360 events read in total (11033ms).
[16:17:01.860] <TB0>     INFO: Expecting 655360 events.
[16:17:13.592] <TB0>     INFO: 655360 events read in total (11180ms).
[16:17:13.616] <TB0>     INFO: Expecting 655360 events.
[16:17:25.289] <TB0>     INFO: 655360 events read in total (11124ms).
[16:17:25.317] <TB0>     INFO: Expecting 655360 events.
[16:17:37.026] <TB0>     INFO: 655360 events read in total (11163ms).
[16:17:37.060] <TB0>     INFO: Expecting 655360 events.
[16:17:48.682] <TB0>     INFO: 655360 events read in total (11080ms).
[16:17:48.719] <TB0>     INFO: Expecting 655360 events.
[16:18:00.372] <TB0>     INFO: 655360 events read in total (11121ms).
[16:18:00.413] <TB0>     INFO: Expecting 655360 events.
[16:18:12.124] <TB0>     INFO: 655360 events read in total (11181ms).
[16:18:12.169] <TB0>     INFO: Expecting 655360 events.
[16:18:23.861] <TB0>     INFO: 655360 events read in total (11163ms).
[16:18:23.911] <TB0>     INFO: Expecting 655360 events.
[16:18:35.657] <TB0>     INFO: 655360 events read in total (11220ms).
[16:18:35.712] <TB0>     INFO: Expecting 655360 events.
[16:18:47.398] <TB0>     INFO: 655360 events read in total (11159ms).
[16:18:47.455] <TB0>     INFO: Expecting 655360 events.
[16:18:59.110] <TB0>     INFO: 655360 events read in total (11128ms).
[16:18:59.172] <TB0>     INFO: Expecting 655360 events.
[16:19:10.905] <TB0>     INFO: 655360 events read in total (11206ms).
[16:19:10.974] <TB0>     INFO: Expecting 655360 events.
[16:19:22.546] <TB0>     INFO: 655360 events read in total (11046ms).
[16:19:22.616] <TB0>     INFO: Expecting 655360 events.
[16:19:34.290] <TB0>     INFO: 655360 events read in total (11148ms).
[16:19:34.367] <TB0>     INFO: Test took 187975ms.
[16:19:34.543] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.543] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:19:34.543] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:19:34.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:19:34.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:19:34.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:19:34.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:19:34.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:19:34.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:19:34.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:19:34.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:19:34.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:19:34.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:19:34.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:19:34.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:19:34.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:19:34.549] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.557] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.564] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.571] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.578] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.585] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:19:34.592] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:19:34.599] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.606] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.613] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.620] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.628] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.634] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:19:34.641] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.648] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:19:34.655] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:19:34.662] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.669] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:19:34.676] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.683] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.690] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.697] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:19:34.705] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:19:34.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[16:19:34.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[16:19:34.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[16:19:34.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[16:19:34.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[16:19:34.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[16:19:34.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[16:19:34.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[16:19:34.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[16:19:35.082] <TB0>     INFO: Expecting 41600 events.
[16:19:38.912] <TB0>     INFO: 41600 events read in total (3115ms).
[16:19:38.912] <TB0>     INFO: Test took 4173ms.
[16:19:39.559] <TB0>     INFO: Expecting 41600 events.
[16:19:43.407] <TB0>     INFO: 41600 events read in total (3134ms).
[16:19:43.408] <TB0>     INFO: Test took 4194ms.
[16:19:44.057] <TB0>     INFO: Expecting 41600 events.
[16:19:47.915] <TB0>     INFO: 41600 events read in total (3143ms).
[16:19:47.916] <TB0>     INFO: Test took 4207ms.
[16:19:48.213] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:48.347] <TB0>     INFO: Expecting 2560 events.
[16:19:49.305] <TB0>     INFO: 2560 events read in total (243ms).
[16:19:49.306] <TB0>     INFO: Test took 1093ms.
[16:19:49.308] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:49.814] <TB0>     INFO: Expecting 2560 events.
[16:19:50.774] <TB0>     INFO: 2560 events read in total (245ms).
[16:19:50.774] <TB0>     INFO: Test took 1467ms.
[16:19:50.776] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:51.282] <TB0>     INFO: Expecting 2560 events.
[16:19:52.240] <TB0>     INFO: 2560 events read in total (243ms).
[16:19:52.240] <TB0>     INFO: Test took 1464ms.
[16:19:52.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:52.749] <TB0>     INFO: Expecting 2560 events.
[16:19:53.707] <TB0>     INFO: 2560 events read in total (243ms).
[16:19:53.707] <TB0>     INFO: Test took 1463ms.
[16:19:53.711] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:54.216] <TB0>     INFO: Expecting 2560 events.
[16:19:55.174] <TB0>     INFO: 2560 events read in total (243ms).
[16:19:55.174] <TB0>     INFO: Test took 1463ms.
[16:19:55.176] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:55.683] <TB0>     INFO: Expecting 2560 events.
[16:19:56.640] <TB0>     INFO: 2560 events read in total (242ms).
[16:19:56.641] <TB0>     INFO: Test took 1465ms.
[16:19:56.643] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:57.149] <TB0>     INFO: Expecting 2560 events.
[16:19:58.109] <TB0>     INFO: 2560 events read in total (244ms).
[16:19:58.110] <TB0>     INFO: Test took 1467ms.
[16:19:58.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:58.618] <TB0>     INFO: Expecting 2560 events.
[16:19:59.579] <TB0>     INFO: 2560 events read in total (246ms).
[16:19:59.579] <TB0>     INFO: Test took 1467ms.
[16:19:59.581] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:00.089] <TB0>     INFO: Expecting 2560 events.
[16:20:01.046] <TB0>     INFO: 2560 events read in total (242ms).
[16:20:01.047] <TB0>     INFO: Test took 1466ms.
[16:20:01.051] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:01.555] <TB0>     INFO: Expecting 2560 events.
[16:20:02.513] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:02.514] <TB0>     INFO: Test took 1463ms.
[16:20:02.518] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:03.026] <TB0>     INFO: Expecting 2560 events.
[16:20:03.984] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:03.985] <TB0>     INFO: Test took 1467ms.
[16:20:03.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:04.493] <TB0>     INFO: Expecting 2560 events.
[16:20:05.451] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:05.451] <TB0>     INFO: Test took 1464ms.
[16:20:05.453] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:05.960] <TB0>     INFO: Expecting 2560 events.
[16:20:06.919] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:06.919] <TB0>     INFO: Test took 1466ms.
[16:20:06.923] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:07.428] <TB0>     INFO: Expecting 2560 events.
[16:20:08.386] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:08.387] <TB0>     INFO: Test took 1464ms.
[16:20:08.389] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:08.895] <TB0>     INFO: Expecting 2560 events.
[16:20:09.854] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:09.854] <TB0>     INFO: Test took 1465ms.
[16:20:09.856] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:10.362] <TB0>     INFO: Expecting 2560 events.
[16:20:11.320] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:11.320] <TB0>     INFO: Test took 1465ms.
[16:20:11.323] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:11.830] <TB0>     INFO: Expecting 2560 events.
[16:20:12.791] <TB0>     INFO: 2560 events read in total (246ms).
[16:20:12.792] <TB0>     INFO: Test took 1470ms.
[16:20:12.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:13.301] <TB0>     INFO: Expecting 2560 events.
[16:20:14.259] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:14.260] <TB0>     INFO: Test took 1464ms.
[16:20:14.262] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:14.768] <TB0>     INFO: Expecting 2560 events.
[16:20:15.727] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:15.727] <TB0>     INFO: Test took 1466ms.
[16:20:15.730] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:16.239] <TB0>     INFO: Expecting 2560 events.
[16:20:17.198] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:17.199] <TB0>     INFO: Test took 1470ms.
[16:20:17.201] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:17.708] <TB0>     INFO: Expecting 2560 events.
[16:20:18.667] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:18.668] <TB0>     INFO: Test took 1467ms.
[16:20:18.671] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:19.180] <TB0>     INFO: Expecting 2560 events.
[16:20:20.139] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:20.139] <TB0>     INFO: Test took 1468ms.
[16:20:20.141] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:20.648] <TB0>     INFO: Expecting 2560 events.
[16:20:21.605] <TB0>     INFO: 2560 events read in total (242ms).
[16:20:21.606] <TB0>     INFO: Test took 1465ms.
[16:20:21.610] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:22.117] <TB0>     INFO: Expecting 2560 events.
[16:20:23.076] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:23.076] <TB0>     INFO: Test took 1466ms.
[16:20:23.079] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:23.585] <TB0>     INFO: Expecting 2560 events.
[16:20:24.543] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:24.544] <TB0>     INFO: Test took 1465ms.
[16:20:24.546] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:25.052] <TB0>     INFO: Expecting 2560 events.
[16:20:26.009] <TB0>     INFO: 2560 events read in total (242ms).
[16:20:26.009] <TB0>     INFO: Test took 1463ms.
[16:20:26.014] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:26.518] <TB0>     INFO: Expecting 2560 events.
[16:20:27.477] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:27.477] <TB0>     INFO: Test took 1464ms.
[16:20:27.479] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:27.986] <TB0>     INFO: Expecting 2560 events.
[16:20:28.942] <TB0>     INFO: 2560 events read in total (242ms).
[16:20:28.942] <TB0>     INFO: Test took 1463ms.
[16:20:28.944] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:29.451] <TB0>     INFO: Expecting 2560 events.
[16:20:30.409] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:30.409] <TB0>     INFO: Test took 1465ms.
[16:20:30.413] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:30.917] <TB0>     INFO: Expecting 2560 events.
[16:20:31.880] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:31.880] <TB0>     INFO: Test took 1467ms.
[16:20:31.882] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:32.388] <TB0>     INFO: Expecting 2560 events.
[16:20:33.348] <TB0>     INFO: 2560 events read in total (244ms).
[16:20:33.348] <TB0>     INFO: Test took 1466ms.
[16:20:33.350] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:33.856] <TB0>     INFO: Expecting 2560 events.
[16:20:34.814] <TB0>     INFO: 2560 events read in total (243ms).
[16:20:34.815] <TB0>     INFO: Test took 1465ms.
[16:20:35.832] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[16:20:35.832] <TB0>     INFO: PH scale (per ROC):    79  80  70  77  76  74  64  79  69  69  69  65  68  74  76  75
[16:20:35.832] <TB0>     INFO: PH offset (per ROC):  178 176 188 172 176 184 173 171 186 192 173 174 174 181 182 175
[16:20:36.006] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:20:36.009] <TB0>     INFO: ######################################################################
[16:20:36.009] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:20:36.009] <TB0>     INFO: ######################################################################
[16:20:36.009] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:20:36.021] <TB0>     INFO: scanning low vcal = 10
[16:20:36.365] <TB0>     INFO: Expecting 41600 events.
[16:20:40.082] <TB0>     INFO: 41600 events read in total (3002ms).
[16:20:40.082] <TB0>     INFO: Test took 4061ms.
[16:20:40.087] <TB0>     INFO: scanning low vcal = 20
[16:20:40.590] <TB0>     INFO: Expecting 41600 events.
[16:20:44.312] <TB0>     INFO: 41600 events read in total (3007ms).
[16:20:44.312] <TB0>     INFO: Test took 4226ms.
[16:20:44.314] <TB0>     INFO: scanning low vcal = 30
[16:20:44.825] <TB0>     INFO: Expecting 41600 events.
[16:20:48.554] <TB0>     INFO: 41600 events read in total (3014ms).
[16:20:48.555] <TB0>     INFO: Test took 4241ms.
[16:20:48.559] <TB0>     INFO: scanning low vcal = 40
[16:20:49.058] <TB0>     INFO: Expecting 41600 events.
[16:20:53.318] <TB0>     INFO: 41600 events read in total (3545ms).
[16:20:53.319] <TB0>     INFO: Test took 4760ms.
[16:20:53.323] <TB0>     INFO: scanning low vcal = 50
[16:20:53.738] <TB0>     INFO: Expecting 41600 events.
[16:20:57.992] <TB0>     INFO: 41600 events read in total (3539ms).
[16:20:57.993] <TB0>     INFO: Test took 4670ms.
[16:20:57.996] <TB0>     INFO: scanning low vcal = 60
[16:20:58.413] <TB0>     INFO: Expecting 41600 events.
[16:21:02.672] <TB0>     INFO: 41600 events read in total (3544ms).
[16:21:02.673] <TB0>     INFO: Test took 4677ms.
[16:21:02.676] <TB0>     INFO: scanning low vcal = 70
[16:21:03.093] <TB0>     INFO: Expecting 41600 events.
[16:21:07.339] <TB0>     INFO: 41600 events read in total (3532ms).
[16:21:07.340] <TB0>     INFO: Test took 4664ms.
[16:21:07.342] <TB0>     INFO: scanning low vcal = 80
[16:21:07.761] <TB0>     INFO: Expecting 41600 events.
[16:21:12.046] <TB0>     INFO: 41600 events read in total (3570ms).
[16:21:12.047] <TB0>     INFO: Test took 4704ms.
[16:21:12.050] <TB0>     INFO: scanning low vcal = 90
[16:21:12.462] <TB0>     INFO: Expecting 41600 events.
[16:21:16.743] <TB0>     INFO: 41600 events read in total (3566ms).
[16:21:16.744] <TB0>     INFO: Test took 4694ms.
[16:21:16.748] <TB0>     INFO: scanning low vcal = 100
[16:21:17.163] <TB0>     INFO: Expecting 41600 events.
[16:21:21.559] <TB0>     INFO: 41600 events read in total (3681ms).
[16:21:21.560] <TB0>     INFO: Test took 4812ms.
[16:21:21.563] <TB0>     INFO: scanning low vcal = 110
[16:21:21.981] <TB0>     INFO: Expecting 41600 events.
[16:21:26.248] <TB0>     INFO: 41600 events read in total (3552ms).
[16:21:26.249] <TB0>     INFO: Test took 4686ms.
[16:21:26.256] <TB0>     INFO: scanning low vcal = 120
[16:21:26.667] <TB0>     INFO: Expecting 41600 events.
[16:21:30.924] <TB0>     INFO: 41600 events read in total (3542ms).
[16:21:30.924] <TB0>     INFO: Test took 4668ms.
[16:21:30.927] <TB0>     INFO: scanning low vcal = 130
[16:21:31.349] <TB0>     INFO: Expecting 41600 events.
[16:21:35.595] <TB0>     INFO: 41600 events read in total (3531ms).
[16:21:35.596] <TB0>     INFO: Test took 4669ms.
[16:21:35.599] <TB0>     INFO: scanning low vcal = 140
[16:21:36.015] <TB0>     INFO: Expecting 41600 events.
[16:21:40.274] <TB0>     INFO: 41600 events read in total (3544ms).
[16:21:40.275] <TB0>     INFO: Test took 4676ms.
[16:21:40.279] <TB0>     INFO: scanning low vcal = 150
[16:21:40.698] <TB0>     INFO: Expecting 41600 events.
[16:21:44.963] <TB0>     INFO: 41600 events read in total (3550ms).
[16:21:44.964] <TB0>     INFO: Test took 4685ms.
[16:21:44.967] <TB0>     INFO: scanning low vcal = 160
[16:21:45.385] <TB0>     INFO: Expecting 41600 events.
[16:21:49.646] <TB0>     INFO: 41600 events read in total (3546ms).
[16:21:49.646] <TB0>     INFO: Test took 4679ms.
[16:21:49.649] <TB0>     INFO: scanning low vcal = 170
[16:21:50.066] <TB0>     INFO: Expecting 41600 events.
[16:21:54.317] <TB0>     INFO: 41600 events read in total (3536ms).
[16:21:54.318] <TB0>     INFO: Test took 4668ms.
[16:21:54.323] <TB0>     INFO: scanning low vcal = 180
[16:21:54.738] <TB0>     INFO: Expecting 41600 events.
[16:21:59.007] <TB0>     INFO: 41600 events read in total (3554ms).
[16:21:59.008] <TB0>     INFO: Test took 4684ms.
[16:21:59.018] <TB0>     INFO: scanning low vcal = 190
[16:21:59.425] <TB0>     INFO: Expecting 41600 events.
[16:22:03.686] <TB0>     INFO: 41600 events read in total (3546ms).
[16:22:03.686] <TB0>     INFO: Test took 4668ms.
[16:22:03.689] <TB0>     INFO: scanning low vcal = 200
[16:22:04.109] <TB0>     INFO: Expecting 41600 events.
[16:22:08.406] <TB0>     INFO: 41600 events read in total (3582ms).
[16:22:08.406] <TB0>     INFO: Test took 4716ms.
[16:22:08.411] <TB0>     INFO: scanning low vcal = 210
[16:22:08.825] <TB0>     INFO: Expecting 41600 events.
[16:22:13.092] <TB0>     INFO: 41600 events read in total (3552ms).
[16:22:13.093] <TB0>     INFO: Test took 4682ms.
[16:22:13.096] <TB0>     INFO: scanning low vcal = 220
[16:22:13.513] <TB0>     INFO: Expecting 41600 events.
[16:22:17.771] <TB0>     INFO: 41600 events read in total (3543ms).
[16:22:17.772] <TB0>     INFO: Test took 4676ms.
[16:22:17.777] <TB0>     INFO: scanning low vcal = 230
[16:22:18.196] <TB0>     INFO: Expecting 41600 events.
[16:22:22.460] <TB0>     INFO: 41600 events read in total (3549ms).
[16:22:22.461] <TB0>     INFO: Test took 4684ms.
[16:22:22.464] <TB0>     INFO: scanning low vcal = 240
[16:22:22.879] <TB0>     INFO: Expecting 41600 events.
[16:22:27.139] <TB0>     INFO: 41600 events read in total (3545ms).
[16:22:27.140] <TB0>     INFO: Test took 4676ms.
[16:22:27.144] <TB0>     INFO: scanning low vcal = 250
[16:22:27.560] <TB0>     INFO: Expecting 41600 events.
[16:22:31.838] <TB0>     INFO: 41600 events read in total (3563ms).
[16:22:31.838] <TB0>     INFO: Test took 4694ms.
[16:22:31.843] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:22:32.262] <TB0>     INFO: Expecting 41600 events.
[16:22:36.531] <TB0>     INFO: 41600 events read in total (3554ms).
[16:22:36.532] <TB0>     INFO: Test took 4689ms.
[16:22:36.535] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:22:36.948] <TB0>     INFO: Expecting 41600 events.
[16:22:41.219] <TB0>     INFO: 41600 events read in total (3556ms).
[16:22:41.221] <TB0>     INFO: Test took 4686ms.
[16:22:41.224] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:22:41.641] <TB0>     INFO: Expecting 41600 events.
[16:22:45.899] <TB0>     INFO: 41600 events read in total (3543ms).
[16:22:45.899] <TB0>     INFO: Test took 4674ms.
[16:22:45.902] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:22:46.320] <TB0>     INFO: Expecting 41600 events.
[16:22:50.578] <TB0>     INFO: 41600 events read in total (3543ms).
[16:22:50.578] <TB0>     INFO: Test took 4676ms.
[16:22:50.582] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:22:50.995] <TB0>     INFO: Expecting 41600 events.
[16:22:55.258] <TB0>     INFO: 41600 events read in total (3548ms).
[16:22:55.258] <TB0>     INFO: Test took 4676ms.
[16:22:55.805] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:22:55.809] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:22:55.810] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:22:55.810] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:22:55.810] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:22:55.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:22:55.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:22:55.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:22:55.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:22:55.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:22:55.812] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:22:55.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:23:32.833] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:23:32.833] <TB0>     INFO: non-linearity mean:  0.961 0.953 0.953 0.958 0.956 0.956 0.949 0.947 0.951 0.956 0.954 0.955 0.957 0.950 0.944 0.951
[16:23:32.833] <TB0>     INFO: non-linearity RMS:   0.007 0.004 0.006 0.006 0.005 0.007 0.007 0.008 0.008 0.006 0.007 0.006 0.006 0.007 0.006 0.006
[16:23:32.833] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:23:32.858] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:23:32.881] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:23:32.905] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:23:32.929] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:23:32.952] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:23:32.975] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:23:32.999] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:23:33.022] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:23:33.046] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:23:33.069] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:23:33.092] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:23:33.116] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:23:33.139] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:23:33.163] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:23:33.187] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-38_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:23:33.210] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:23:33.210] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:23:33.218] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:23:33.218] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:23:33.221] <TB0>     INFO: ######################################################################
[16:23:33.221] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:23:33.221] <TB0>     INFO: ######################################################################
[16:23:33.223] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:23:33.234] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:23:33.234] <TB0>     INFO:     run 1 of 1
[16:23:33.234] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:33.577] <TB0>     INFO: Expecting 3120000 events.
[16:24:24.564] <TB0>     INFO: 1309100 events read in total (50272ms).
[16:25:14.956] <TB0>     INFO: 2616535 events read in total (100664ms).
[16:25:34.608] <TB0>     INFO: 3120000 events read in total (120316ms).
[16:25:34.643] <TB0>     INFO: Test took 121410ms.
[16:25:34.717] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:34.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:25:36.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:25:37.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:25:39.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:25:40.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:41.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:43.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:44.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:46.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:47.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:49.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:25:50.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:25:51.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:53.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:54.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:56.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:57.670] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400683008
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2147, RMS = 1.73183
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1517, RMS = 1.61685
[16:25:57.741] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5946, RMS = 0.960599
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1441, RMS = 0.969939
[16:25:57.742] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8744, RMS = 1.18712
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2297, RMS = 1.22185
[16:25:57.743] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3855, RMS = 1.02429
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3971, RMS = 1.49089
[16:25:57.744] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5902, RMS = 1.67278
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1245, RMS = 1.35676
[16:25:57.746] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3194, RMS = 1.327
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9806, RMS = 1.24145
[16:25:57.747] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2191, RMS = 0.77463
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6652, RMS = 1.08793
[16:25:57.748] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5207, RMS = 1.17795
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.873, RMS = 0.904878
[16:25:57.749] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:25:57.750] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:25:57.751] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8317, RMS = 1.30675
[16:25:57.751] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:25:57.751] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:25:57.751] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0276, RMS = 1.72868
[16:25:57.751] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.3691, RMS = 1.68525
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.804, RMS = 1.90327
[16:25:57.752] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2905, RMS = 1.71358
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.352, RMS = 1.45694
[16:25:57.753] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2511, RMS = 1.80633
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7236, RMS = 2.11755
[16:25:57.754] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1261, RMS = 1.29453
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7285, RMS = 1.69579
[16:25:57.755] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4342, RMS = 1.73658
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3265, RMS = 2.01337
[16:25:57.756] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3209, RMS = 1.25096
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7166, RMS = 0.986408
[16:25:57.757] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:25:57.758] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:25:57.758] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9472, RMS = 1.10354
[16:25:57.759] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:25:57.759] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:25:57.759] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3886, RMS = 0.938862
[16:25:57.759] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:25:57.767] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:25:57.767] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    5
[16:25:57.768] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:25:57.867] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:25:57.867] <TB0>     INFO: enter test to run
[16:25:57.867] <TB0>     INFO:   test:  no parameter change
[16:25:57.867] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[16:25:57.870] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:25:57.870] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[16:25:57.870] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:25:58.263] <TB0>    QUIET: Connection to board 133 closed.
[16:25:58.264] <TB0>     INFO: pXar: this is the end, my friend
[16:25:58.264] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
