<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_2_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Updown_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Updown_design.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Updown_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Updown_top.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Updown_top.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Updown_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Updown_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Updown_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Updown_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Updown_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Updown_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Updown_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Updown_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Updown_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Updown_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Updown_top.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Updown_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Updown_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Updown_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Updown_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Updown_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Updown_top.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Updown_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Updown_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Updown_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Updown_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Updown_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Updown_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Updown_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Updown_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Updown_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Updown_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Updown_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Updown_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Updown_top_par.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Updown_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Updown_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Updown_top_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Updown_top_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Updown_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Updown_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="addten_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="addten_design.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="addten_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcd2_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd2_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcd_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_design.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bcd_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="empty_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="empty_design.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="indianpoker_final.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_final.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_final2.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_final2_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="indianpoker_final3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_final3.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_final_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_real_final.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="indianpoker_real_final_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_real_final_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="indianpoker_real_final_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="indianpoker_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_top.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="indianpoker_top_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="indianpoker_top_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="indianpoker_top_top_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_top_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="indianpoker_top_top_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="indianpoker_top_top_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indianpoker_top_top_top.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="indianpoker_top_top_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="indiapoker_top_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="indiapoker_top_top.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux2_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="p_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="player1_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="player1_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="player2_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="player2_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="random1_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="random1_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="random_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="random_design.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="random_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="segment_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="segment_design.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="segment_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="segment_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="segment_top.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_segment_ctrl_seven_segment_ctrl_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seven_segment_ctrl_seven_segment_ctrl_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="seven_segment_ctrl_seven_segment_ctrl_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="subtract1_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="subtract1_design.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="subtractone_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="switch_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="switch_design.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="updown_top_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="updown_top_top.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="w_design.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="w_design.vf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1611372351" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1611372351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611595135" xil_pn:in_ck="-1256719427324695741" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1611595135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="project_2_bcd.v"/>
      <outfile xil_pn:name="project_2_indianpoker_final.v"/>
      <outfile xil_pn:name="project_2_indianpoker_final2.v"/>
      <outfile xil_pn:name="project_2_indianpoker_top_top_top.v"/>
      <outfile xil_pn:name="project_2_random.v"/>
      <outfile xil_pn:name="project_2_segment.v"/>
      <outfile xil_pn:name="project_2_top.v"/>
      <outfile xil_pn:name="project_2_top_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1611595135" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4276894574333902999" xil_pn:start_ts="1611595135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611595378" xil_pn:in_ck="-2812166649272125644" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1096885709580972321" xil_pn:start_ts="1611595327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Updown_design.vf"/>
      <outfile xil_pn:name="Updown_top.vf"/>
      <outfile xil_pn:name="addten_design.vf"/>
      <outfile xil_pn:name="bcd2_design.vf"/>
      <outfile xil_pn:name="bcd_design.vf"/>
      <outfile xil_pn:name="empty_design.vf"/>
      <outfile xil_pn:name="indianpoker_final.vf"/>
      <outfile xil_pn:name="indianpoker_final2.vf"/>
      <outfile xil_pn:name="indianpoker_final3.vf"/>
      <outfile xil_pn:name="indianpoker_real_final.vf"/>
      <outfile xil_pn:name="indianpoker_top.vf"/>
      <outfile xil_pn:name="indianpoker_top_top_top.vf"/>
      <outfile xil_pn:name="indiapoker_top_top.vf"/>
      <outfile xil_pn:name="mux2_design.vf"/>
      <outfile xil_pn:name="p_design.vf"/>
      <outfile xil_pn:name="player1_design.vf"/>
      <outfile xil_pn:name="player2_design.vf"/>
      <outfile xil_pn:name="random1_design.vf"/>
      <outfile xil_pn:name="random_design.vf"/>
      <outfile xil_pn:name="segment_design.vf"/>
      <outfile xil_pn:name="segment_top.vf"/>
      <outfile xil_pn:name="subtract1_design.vf"/>
      <outfile xil_pn:name="switch_design.vf"/>
      <outfile xil_pn:name="updown_top_top.vf"/>
      <outfile xil_pn:name="w_design.vf"/>
    </transform>
    <transform xil_pn:end_ts="1611372742" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4487322854463762422" xil_pn:start_ts="1611372742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611595378" xil_pn:in_ck="5762193707244221536" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1611595378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Updown_design.vf"/>
      <outfile xil_pn:name="Updown_top.vf"/>
      <outfile xil_pn:name="addten_design.vf"/>
      <outfile xil_pn:name="bcd2_design.vf"/>
      <outfile xil_pn:name="bcd_design.vf"/>
      <outfile xil_pn:name="empty_design.vf"/>
      <outfile xil_pn:name="indianpoker_final.vf"/>
      <outfile xil_pn:name="indianpoker_final2.vf"/>
      <outfile xil_pn:name="indianpoker_final3.vf"/>
      <outfile xil_pn:name="indianpoker_real_final.vf"/>
      <outfile xil_pn:name="indianpoker_top.vf"/>
      <outfile xil_pn:name="indianpoker_top_top_top.vf"/>
      <outfile xil_pn:name="indiapoker_top_top.vf"/>
      <outfile xil_pn:name="mux2_design.vf"/>
      <outfile xil_pn:name="p_design.vf"/>
      <outfile xil_pn:name="player1_design.vf"/>
      <outfile xil_pn:name="player2_design.vf"/>
      <outfile xil_pn:name="project_2_bcd.v"/>
      <outfile xil_pn:name="project_2_indianpoker_final.v"/>
      <outfile xil_pn:name="project_2_indianpoker_final2.v"/>
      <outfile xil_pn:name="project_2_indianpoker_top_top_top.v"/>
      <outfile xil_pn:name="project_2_random.v"/>
      <outfile xil_pn:name="project_2_segment.v"/>
      <outfile xil_pn:name="project_2_top.v"/>
      <outfile xil_pn:name="project_2_top_top.v"/>
      <outfile xil_pn:name="random1_design.vf"/>
      <outfile xil_pn:name="random_design.vf"/>
      <outfile xil_pn:name="segment_design.vf"/>
      <outfile xil_pn:name="segment_top.vf"/>
      <outfile xil_pn:name="subtract1_design.vf"/>
      <outfile xil_pn:name="switch_design.vf"/>
      <outfile xil_pn:name="updown_top_top.vf"/>
      <outfile xil_pn:name="w_design.vf"/>
    </transform>
    <transform xil_pn:end_ts="1611595386" xil_pn:in_ck="5762193707244221536" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4013131096749919666" xil_pn:start_ts="1611595378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="indianpoker_real_final_sch_tb_beh.prj"/>
      <outfile xil_pn:name="indianpoker_real_final_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1611595386" xil_pn:in_ck="-8625398879116383093" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="482594799566328561" xil_pn:start_ts="1611595386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="indianpoker_real_final_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1611393030" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1611393030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611465560" xil_pn:in_ck="7436798522528009613" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4948896625349891454" xil_pn:start_ts="1611465557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Updown_top.vf"/>
    </transform>
    <transform xil_pn:end_ts="1611404113" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4487322854463762422" xil_pn:start_ts="1611404113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611404113" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1611404113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611404113" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5158027817293489350" xil_pn:start_ts="1611404113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611404113" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1611404113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1611404113" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6430540969540586752" xil_pn:start_ts="1611404113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1611463036" xil_pn:in_ck="15853862178951001" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2449951444764319478" xil_pn:start_ts="1611463027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611393043" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766552416688988273" xil_pn:start_ts="1611393043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1611463042" xil_pn:in_ck="523177451905374453" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5299092960030033044" xil_pn:start_ts="1611463036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611463046" xil_pn:in_ck="523177451905374454" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1611463042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611463055" xil_pn:in_ck="-9109976060397309169" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1611463046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611463055" xil_pn:in_ck="523177451905374322" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1611463052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
