maxpool_inst1 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows1,
	mp_input => rows1,
	mp_output => mp_output1,
	ready => mp_ready1,
	valid_output => valid_output1
);

maxpool_inst2 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows1,
	mp_input => rows2,
	mp_output => mp_output2,
	ready => mp_ready2,
	valid_output => valid_output2
);

maxpool_inst3 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows1,
	mp_input => rows3,
	mp_output => mp_output3,
	ready => mp_ready3,
	valid_output => valid_output3
);

maxpool_inst4 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows1,
	mp_input => rows4,
	mp_output => mp_output4,
	ready => mp_ready4,
	valid_output => valid_output4
);

maxpool_inst5 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows2,
	mp_input => rows5,
	mp_output => mp_output5,
	ready => mp_ready5,
	valid_output => valid_output5
);

maxpool_inst6 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows2,
	mp_input => rows6,
	mp_output => mp_output6,
	ready => mp_ready6,
	valid_output => valid_output6
);

maxpool_inst7 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows2,
	mp_input => rows7,
	mp_output => mp_output7,
	ready => mp_ready7,
	valid_output => valid_output7
);

maxpool_inst8 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows2,
	mp_input => rows8,
	mp_output => mp_output8,
	ready => mp_ready8,
	valid_output => valid_output8
);

maxpool_inst9 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows3,
	mp_input => rows9,
	mp_output => mp_output9,
	ready => mp_ready9,
	valid_output => valid_output9
);

maxpool_inst10 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows3,
	mp_input => rows10,
	mp_output => mp_output10,
	ready => mp_ready10,
	valid_output => valid_output10
);

maxpool_inst11 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows3,
	mp_input => rows11,
	mp_output => mp_output11,
	ready => mp_ready11,
	valid_output => valid_output11
);

maxpool_inst12 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows3,
	mp_input => rows12,
	mp_output => mp_output12,
	ready => mp_ready12,
	valid_output => valid_output12
);

maxpool_inst13 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows4,
	mp_input => rows13,
	mp_output => mp_output13,
	ready => mp_ready13,
	valid_output => valid_output13
);

maxpool_inst14 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows4,
	mp_input => rows14,
	mp_output => mp_output14,
	ready => mp_ready14,
	valid_output => valid_output14
);

maxpool_inst15 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows4,
	mp_input => rows15,
	mp_output => mp_output15,
	ready => mp_ready15,
	valid_output => valid_output15
);

maxpool_inst16 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows4,
	mp_input => rows16,
	mp_output => mp_output16,
	ready => mp_ready16,
	valid_output => valid_output16
);

maxpool_inst17 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows5,
	mp_input => rows17,
	mp_output => mp_output17,
	ready => mp_ready17,
	valid_output => valid_output17
);

maxpool_inst18 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows5,
	mp_input => rows18,
	mp_output => mp_output18,
	ready => mp_ready18,
	valid_output => valid_output18
);

maxpool_inst19 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows5,
	mp_input => rows19,
	mp_output => mp_output19,
	ready => mp_ready19,
	valid_output => valid_output19
);

maxpool_inst20 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows5,
	mp_input => rows20,
	mp_output => mp_output20,
	ready => mp_ready20,
	valid_output => valid_output20
);

maxpool_inst21 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows6,
	mp_input => rows21,
	mp_output => mp_output21,
	ready => mp_ready21,
	valid_output => valid_output21
);

maxpool_inst22 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows6,
	mp_input => rows22,
	mp_output => mp_output22,
	ready => mp_ready22,
	valid_output => valid_output22
);

maxpool_inst23 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows6,
	mp_input => rows23,
	mp_output => mp_output23,
	ready => mp_ready23,
	valid_output => valid_output23
);

maxpool_inst24 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows6,
	mp_input => rows24,
	mp_output => mp_output24,
	ready => mp_ready24,
	valid_output => valid_output24
);

maxpool_inst25 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows7,
	mp_input => rows25,
	mp_output => mp_output25,
	ready => mp_ready25,
	valid_output => valid_output25
);

maxpool_inst26 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows7,
	mp_input => rows26,
	mp_output => mp_output26,
	ready => mp_ready26,
	valid_output => valid_output26
);

maxpool_inst27 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows7,
	mp_input => rows27,
	mp_output => mp_output27,
	ready => mp_ready27,
	valid_output => valid_output27
);

maxpool_inst28 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows7,
	mp_input => rows28,
	mp_output => mp_output28,
	ready => mp_ready28,
	valid_output => valid_output28
);

maxpool_inst29 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows8,
	mp_input => rows29,
	mp_output => mp_output29,
	ready => mp_ready29,
	valid_output => valid_output29
);

maxpool_inst30 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows8,
	mp_input => rows30,
	mp_output => mp_output30,
	ready => mp_ready30,
	valid_output => valid_output30
);

maxpool_inst31 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows8,
	mp_input => rows31,
	mp_output => mp_output31,
	ready => mp_ready31,
	valid_output => valid_output31
);

maxpool_inst32 : maxpool
port map(
	clk => s00_axis_aclk,
	reset => s00_axis_aresetn,
	valid_input => valid_rows8,
	mp_input => rows32,
	mp_output => mp_output32,
	ready => mp_ready32,
	valid_output => valid_output32
);

