Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:14:13 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing -file postroute_timing_max_allsugg_stra.rpt -delay_type max -max_paths 100
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -8.028ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.080ns  (logic 8.488ns (84.203%)  route 1.592ns (15.797%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 11.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.158ns (routing 0.175ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.066 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.764    18.830    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y23         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.158    11.158    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.158    
                         clock uncertainty           -0.035    11.122    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.802    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                 -8.028    

Slack (VIOLATED) :        -8.025ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.044ns  (logic 8.491ns (84.537%)  route 1.553ns (15.463%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.124ns (routing 0.175ns, distribution 0.949ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.619    18.794    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y23         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.124    11.124    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.124    
                         clock uncertainty           -0.035    11.089    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.769    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                 -8.025    

Slack (VIOLATED) :        -8.024ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.063ns  (logic 8.491ns (84.377%)  route 1.572ns (15.623%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 11.145 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.145ns (routing 0.175ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.638    18.813    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.145    11.145    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.145    
                         clock uncertainty           -0.035    11.110    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.790    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                 -8.024    

Slack (VIOLATED) :        -8.017ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.066ns  (logic 8.474ns (84.188%)  route 1.592ns (15.812%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.154ns (routing 0.175ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.764    18.816    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y23         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.154    11.154    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.154    
                         clock uncertainty           -0.035    11.118    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.798    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                 -8.017    

Slack (VIOLATED) :        -8.015ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.075ns  (logic 8.490ns (84.272%)  route 1.585ns (15.728%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.831    18.119    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X4Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.171 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.653    18.825    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y53         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    11.165    
                         clock uncertainty           -0.035    11.129    
    RAMB18_X0Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.809    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                 -8.015    

Slack (VIOLATED) :        -8.010ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.057ns  (logic 8.474ns (84.259%)  route 1.583ns (15.741%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 11.153 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.175ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.755    18.807    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y22         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.153    11.153    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.153    
                         clock uncertainty           -0.035    11.117    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.797    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 -8.010    

Slack (VIOLATED) :        -8.008ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.044ns  (logic 8.490ns (84.529%)  route 1.554ns (15.471%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 11.141 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.141ns (routing 0.175ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          1.041    18.329    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X10Y83         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    18.381 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_3/O
                         net (fo=1, routed)           0.412    18.794    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a_repN_3_alias
    RAMB36_X1Y16         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.141    11.141    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.141    
                         clock uncertainty           -0.035    11.106    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.786    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                 -8.008    

Slack (VIOLATED) :        -8.005ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.118ns  (logic 8.491ns (83.918%)  route 1.627ns (16.082%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 11.219 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.175ns, distribution 1.044ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.693    18.868    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.219    11.219    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.219    
                         clock uncertainty           -0.035    11.184    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.864    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                         -18.868    
  -------------------------------------------------------------------
                         slack                                 -8.005    

Slack (VIOLATED) :        -8.002ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.020ns  (logic 8.491ns (84.742%)  route 1.529ns (15.258%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 11.123 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.123ns (routing 0.175ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.594    18.770    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y22         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.123    11.123    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.123    
                         clock uncertainty           -0.035    11.088    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.768    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -18.770    
  -------------------------------------------------------------------
                         slack                                 -8.002    

Slack (VIOLATED) :        -8.000ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.089ns  (logic 8.491ns (84.159%)  route 1.598ns (15.841%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.175ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.664    18.839    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.195    11.195    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.195    
                         clock uncertainty           -0.035    11.160    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.840    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                 -8.000    

Slack (VIOLATED) :        -7.997ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.114ns  (logic 8.491ns (83.952%)  route 1.623ns (16.048%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 11.222 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.175ns, distribution 1.047ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.689    18.864    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y50         RAMB18E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.222    11.222    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.222    
                         clock uncertainty           -0.035    11.187    
    RAMB18_X0Y50         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.867    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -7.997    

Slack (VIOLATED) :        -7.997ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.107ns  (logic 8.487ns (83.976%)  route 1.620ns (16.024%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 11.215 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.215ns (routing 0.175ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.721    18.009    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    18.058 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.799    18.857    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y19         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.215    11.215    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.215    
                         clock uncertainty           -0.035    11.179    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.859    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                         -18.857    
  -------------------------------------------------------------------
                         slack                                 -7.997    

Slack (VIOLATED) :        -7.994ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.045ns  (logic 8.488ns (84.501%)  route 1.557ns (15.499%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.066 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.729    18.795    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y22         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.157    
                         clock uncertainty           -0.035    11.121    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.801    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -18.795    
  -------------------------------------------------------------------
                         slack                                 -7.994    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.162ns  (logic 8.488ns (83.524%)  route 1.674ns (16.476%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.275ns (routing 0.175ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.958    18.246    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y79          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.296 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica/O
                         net (fo=1, routed)           0.616    18.912    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a_repN_alias
    RAMB36_X0Y8          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.275    11.275    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.035    11.240    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.920    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -7.991ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.998ns  (logic 8.491ns (84.923%)  route 1.507ns (15.077%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.175ns, distribution 0.938ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.573    18.748    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.113    11.113    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.035    11.078    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.758    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -18.748    
  -------------------------------------------------------------------
                         slack                                 -7.991    

Slack (VIOLATED) :        -7.983ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.096ns  (logic 8.490ns (84.094%)  route 1.606ns (15.906%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 11.219 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.175ns, distribution 1.044ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.831    18.119    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X4Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.171 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.674    18.846    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y19         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.219    11.219    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.219    
                         clock uncertainty           -0.035    11.183    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.863    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -7.983    

Slack (VIOLATED) :        -7.976ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.077ns  (logic 8.491ns (84.258%)  route 1.586ns (15.742%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 11.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.207ns (routing 0.175ns, distribution 1.032ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.652    18.827    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.207    11.207    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.207    
                         clock uncertainty           -0.035    11.172    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.852    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 -7.976    

Slack (VIOLATED) :        -7.974ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.944ns  (logic 8.489ns (85.365%)  route 1.455ns (14.635%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.076ns (routing 0.175ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.957    18.245    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y79          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.296 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_7/O
                         net (fo=1, routed)           0.398    18.694    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a_repN_7_alias
    RAMB36_X0Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.076    11.076    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.076    
                         clock uncertainty           -0.035    11.041    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.721    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                 -7.974    

Slack (VIOLATED) :        -7.965ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.152ns  (logic 8.491ns (83.641%)  route 1.661ns (16.359%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 11.292 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.292ns (routing 0.175ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.726    18.902    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.292    11.292    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.292    
                         clock uncertainty           -0.035    11.257    
    RAMB36_X2Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.937    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -18.902    
  -------------------------------------------------------------------
                         slack                                 -7.965    

Slack (VIOLATED) :        -7.961ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.159ns  (logic 8.491ns (83.578%)  route 1.668ns (16.422%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 11.304 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.304ns (routing 0.175ns, distribution 1.129ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.734    18.909    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.304    11.304    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.304    
                         clock uncertainty           -0.035    11.269    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.949    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                 -7.961    

Slack (VIOLATED) :        -7.959ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.116ns  (logic 8.473ns (83.755%)  route 1.643ns (16.245%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.263ns (routing 0.175ns, distribution 1.088ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.911    18.199    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.234 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.632    18.866    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y6          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.263    11.263    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.035    11.228    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.908    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                         -18.866    
  -------------------------------------------------------------------
                         slack                                 -7.959    

Slack (VIOLATED) :        -7.958ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/line_reset/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.212ns  (logic 8.438ns (91.598%)  route 0.774ns (8.402%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
                         input delay                  1.000     9.750    
    W20                                               0.000     9.750 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.100     9.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    18.288 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.674    18.962    mipi_subsystem/line_reset/dphy_data_lp_p_x
    SLICE_X0Y87          FDRE                                         r  mipi_subsystem/line_reset/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    mipi_subsystem/line_reset/shift_reg_reg[0]_0
    SLICE_X0Y87          FDRE                                         r  mipi_subsystem/line_reset/shift_reg_reg[0]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y87          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.004    mipi_subsystem/line_reset/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                         -18.962    
  -------------------------------------------------------------------
                         slack                                 -7.958    

Slack (VIOLATED) :        -7.957ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.043ns  (logic 8.489ns (84.527%)  route 1.554ns (15.473%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 11.191 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.191ns (routing 0.175ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.969    18.257    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y76          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.308 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_5/O
                         net (fo=1, routed)           0.485    18.793    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a_repN_5_alias
    RAMB36_X0Y9          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.191    11.191    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.191    
                         clock uncertainty           -0.035    11.156    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.836    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                         -18.793    
  -------------------------------------------------------------------
                         slack                                 -7.957    

Slack (VIOLATED) :        -7.957ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.145ns  (logic 8.491ns (83.694%)  route 1.654ns (16.306%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.294ns (routing 0.175ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.720    18.895    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.294    11.294    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.035    11.259    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.939    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                         -18.895    
  -------------------------------------------------------------------
                         slack                                 -7.957    

Slack (VIOLATED) :        -7.956ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.001ns  (logic 8.490ns (84.893%)  route 1.511ns (15.107%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 11.150 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.175ns, distribution 0.975ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.775    18.063    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y89          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    18.115 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_2/O
                         net (fo=1, routed)           0.636    18.751    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_a_repN_2_alias
    RAMB36_X1Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.150    11.150    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.150    
                         clock uncertainty           -0.035    11.115    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.795    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -18.751    
  -------------------------------------------------------------------
                         slack                                 -7.956    

Slack (VIOLATED) :        -7.954ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.008ns  (logic 8.475ns (84.678%)  route 1.533ns (15.322%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 11.160 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.160ns (routing 0.175ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.743    18.031    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    18.068 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.690    18.758    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y13         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.160    11.160    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.160    
                         clock uncertainty           -0.035    11.124    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.804    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -18.758    
  -------------------------------------------------------------------
                         slack                                 -7.954    

Slack (VIOLATED) :        -7.954ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.155ns  (logic 8.473ns (83.433%)  route 1.682ns (16.567%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.307ns (routing 0.175ns, distribution 1.132ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.911    18.199    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.234 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.671    18.905    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.307    11.307    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.307    
                         clock uncertainty           -0.035    11.272    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.952    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                 -7.954    

Slack (VIOLATED) :        -7.951ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.114ns  (logic 8.473ns (83.771%)  route 1.641ns (16.229%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 11.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.269ns (routing 0.175ns, distribution 1.094ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.964    18.252    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    18.287 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_11/O
                         net (fo=1, routed)           0.577    18.864    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_a_repN_11_alias
    RAMB36_X0Y7          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.269    11.269    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.269    
                         clock uncertainty           -0.035    11.234    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.914    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -7.951    

Slack (VIOLATED) :        -7.948ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.983ns  (logic 8.476ns (84.902%)  route 1.507ns (15.098%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 11.141 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.141ns (routing 0.175ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.751    18.039    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038    18.077 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.657    18.733    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y17         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.141    11.141    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.141    
                         clock uncertainty           -0.035    11.105    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.785    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -18.733    
  -------------------------------------------------------------------
                         slack                                 -7.948    

Slack (VIOLATED) :        -7.948ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.011ns  (logic 8.490ns (84.808%)  route 1.521ns (15.192%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 11.169 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.169ns (routing 0.175ns, distribution 0.994ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.831    18.119    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X4Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.171 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.589    18.761    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y24         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.169    11.169    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.169    
                         clock uncertainty           -0.035    11.133    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.813    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -18.761    
  -------------------------------------------------------------------
                         slack                                 -7.948    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.002ns  (logic 8.487ns (84.853%)  route 1.515ns (15.147%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 11.164 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.164ns (routing 0.175ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.721    18.009    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    18.058 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.694    18.752    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y53         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.164    11.164    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.164    
                         clock uncertainty           -0.035    11.128    
    RAMB18_X0Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.808    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -18.752    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.936ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.904ns  (logic 8.473ns (85.552%)  route 1.431ns (14.448%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 11.073 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.175ns, distribution 0.898ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.932    18.220    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y73          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.255 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_9/O
                         net (fo=1, routed)           0.398    18.654    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_rstram_a_repN_9_alias
    RAMB36_X0Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.073    11.073    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.073    
                         clock uncertainty           -0.035    11.038    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.718    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                 -7.936    

Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.985ns  (logic 8.474ns (84.866%)  route 1.511ns (15.134%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.688    17.976    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    18.012 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.723    18.735    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y13         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.157    
                         clock uncertainty           -0.035    11.121    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.801    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -18.735    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.933ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.992ns  (logic 8.487ns (84.936%)  route 1.505ns (15.064%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.721    18.009    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    18.058 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.685    18.742    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y24         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.165    
                         clock uncertainty           -0.035    11.129    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.809    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -18.742    
  -------------------------------------------------------------------
                         slack                                 -7.933    

Slack (VIOLATED) :        -7.932ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.971ns  (logic 8.475ns (84.993%)  route 1.496ns (15.007%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 11.145 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.145ns (routing 0.175ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.749    18.037    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    18.074 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.648    18.721    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y17         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.145    11.145    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.145    
                         clock uncertainty           -0.035    11.109    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.789    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -18.721    
  -------------------------------------------------------------------
                         slack                                 -7.932    

Slack (VIOLATED) :        -7.928ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.929ns  (logic 8.491ns (85.513%)  route 1.438ns (14.487%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 11.107 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.175ns, distribution 0.932ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.504    18.679    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y19         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.107    11.107    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.107    
                         clock uncertainty           -0.035    11.072    
    RAMB36_X0Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.752    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                 -7.928    

Slack (VIOLATED) :        -7.922ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.978ns  (logic 8.474ns (84.926%)  route 1.504ns (15.074%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 11.162 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.162ns (routing 0.175ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.676    18.728    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y52         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.162    11.162    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.035    11.126    
    RAMB18_X0Y52         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.806    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -18.728    
  -------------------------------------------------------------------
                         slack                                 -7.922    

Slack (VIOLATED) :        -7.920ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.009ns  (logic 8.473ns (84.654%)  route 1.536ns (15.346%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 11.194 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.194ns (routing 0.175ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.952    18.240    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y81          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.275 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_4/O
                         net (fo=1, routed)           0.484    18.759    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a_repN_4_alias
    RAMB36_X0Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.194    11.194    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.194    
                         clock uncertainty           -0.035    11.159    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.839    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -7.920    

Slack (VIOLATED) :        -7.916ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.961ns  (logic 8.473ns (85.060%)  route 1.488ns (14.940%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 11.151 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.151ns (routing 0.175ns, distribution 0.976ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          1.139    18.427    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X14Y78         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    18.462 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_1/O
                         net (fo=1, routed)           0.249    18.711    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a_repN_1
    RAMB36_X1Y15         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.151    11.151    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.151    
                         clock uncertainty           -0.035    11.115    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.795    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -18.711    
  -------------------------------------------------------------------
                         slack                                 -7.916    

Slack (VIOLATED) :        -7.916ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.884ns  (logic 8.475ns (85.745%)  route 1.409ns (14.255%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 11.074 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.074ns (routing 0.175ns, distribution 0.899ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.749    18.037    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    18.074 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.560    18.634    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y16         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.074    11.074    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.074    
                         clock uncertainty           -0.035    11.038    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.718    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                 -7.916    

Slack (VIOLATED) :        -7.905ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.916ns  (logic 8.491ns (85.627%)  route 1.425ns (14.373%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 11.117 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.175ns, distribution 0.942ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.491    18.666    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.117    11.117    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.117    
                         clock uncertainty           -0.035    11.082    
    RAMB36_X0Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.762    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                 -7.905    

Slack (VIOLATED) :        -7.901ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.852ns  (logic 8.491ns (86.183%)  route 1.361ns (13.817%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.427    18.602    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057    11.057    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.057    
                         clock uncertainty           -0.035    11.022    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.702    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                 -7.901    

Slack (VIOLATED) :        -7.895ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.984ns  (logic 8.489ns (85.023%)  route 1.495ns (14.977%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.175ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.954    18.242    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    18.293 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_6/O
                         net (fo=1, routed)           0.441    18.734    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a_repN_6_alias
    RAMB18_X0Y22         RAMB18E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.195    11.195    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.195    
                         clock uncertainty           -0.035    11.160    
    RAMB18_X0Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.840    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                         -18.734    
  -------------------------------------------------------------------
                         slack                                 -7.895    

Slack (VIOLATED) :        -7.894ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.858ns  (logic 8.476ns (85.978%)  route 1.382ns (14.022%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 11.070 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.175ns, distribution 0.895ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.751    18.039    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038    18.077 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.532    18.608    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y16         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.070    11.070    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.070    
                         clock uncertainty           -0.035    11.034    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.714    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                         -18.608    
  -------------------------------------------------------------------
                         slack                                 -7.894    

Slack (VIOLATED) :        -7.892ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.953ns  (logic 8.488ns (85.280%)  route 1.465ns (14.720%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 11.167 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.167ns (routing 0.175ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.066 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.637    18.703    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y52         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.167    11.167    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    11.167    
                         clock uncertainty           -0.035    11.131    
    RAMB18_X0Y52         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.811    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                         -18.703    
  -------------------------------------------------------------------
                         slack                                 -7.892    

Slack (VIOLATED) :        -7.883ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.922ns  (logic 8.474ns (85.404%)  route 1.448ns (14.596%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 11.144 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.175ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.688    17.976    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    18.012 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.660    18.672    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y19         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.144    11.144    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.144    
                         clock uncertainty           -0.035    11.109    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.789    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                 -7.883    

Slack (VIOLATED) :        -7.872ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.841ns  (logic 8.473ns (86.095%)  route 1.368ns (13.905%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.075ns = ( 11.075 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.075ns (routing 0.175ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.680    17.968    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.003 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_8/O
                         net (fo=1, routed)           0.589    18.591    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a_repN_8_alias
    RAMB36_X0Y13         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.075    11.075    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.075    
                         clock uncertainty           -0.035    11.040    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.720    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                 -7.872    

Slack (VIOLATED) :        -7.870ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.913ns  (logic 8.475ns (85.495%)  route 1.438ns (14.505%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 11.148 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.148ns (routing 0.175ns, distribution 0.973ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.743    18.031    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    18.068 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.595    18.663    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y19         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.148    11.148    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.148    
                         clock uncertainty           -0.035    11.113    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.793    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                 -7.870    

Slack (VIOLATED) :        -7.813ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.778ns  (logic 8.473ns (86.656%)  route 1.305ns (13.344%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 11.070 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.175ns, distribution 0.895ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.955    18.243    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    18.278 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_10/O
                         net (fo=1, routed)           0.249    18.528    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_a_repN_10_alias
    RAMB36_X0Y15         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.070    11.070    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.070    
                         clock uncertainty           -0.035    11.035    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.715    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -18.528    
  -------------------------------------------------------------------
                         slack                                 -7.813    

Slack (VIOLATED) :        -7.801ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.802ns  (logic 8.476ns (86.475%)  route 1.326ns (13.525%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.175ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.751    18.039    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038    18.077 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.475    18.552    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y36         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.106    11.106    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.106    
                         clock uncertainty           -0.035    11.070    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.750    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                 -7.801    

Slack (VIOLATED) :        -7.730ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.736ns  (logic 8.475ns (87.047%)  route 1.261ns (12.953%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 11.112 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.112ns (routing 0.175ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.743    18.031    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    18.068 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.418    18.486    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y37         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.112    11.112    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    11.112    
                         clock uncertainty           -0.035    11.076    
    RAMB18_X0Y37         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.756    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                         -18.486    
  -------------------------------------------------------------------
                         slack                                 -7.730    

Slack (VIOLATED) :        -7.684ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.690ns  (logic 8.475ns (87.465%)  route 1.215ns (12.535%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.175ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.749    18.037    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    18.074 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.366    18.440    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y36         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.111    11.111    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    11.111    
                         clock uncertainty           -0.035    11.075    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.755    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                 -7.684    

Slack (VIOLATED) :        -7.660ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.665ns  (logic 8.474ns (87.673%)  route 1.191ns (12.327%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.175ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.688    17.976    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    18.012 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.403    18.415    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y37         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.111    11.111    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.111    
                         clock uncertainty           -0.035    11.075    
    RAMB18_X0Y37         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.755    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -18.415    
  -------------------------------------------------------------------
                         slack                                 -7.660    

Slack (VIOLATED) :        -7.301ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.570ns  (logic 8.491ns (88.728%)  route 1.079ns (11.272%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.029ns = ( 11.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.029ns (routing 0.175ns, distribution 0.854ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.144    18.320    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X4Y91          FDRE                                         f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.029    11.029    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.029    
                         clock uncertainty           -0.035    10.994    
    SLICE_X4Y91          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.019    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                         -18.320    
  -------------------------------------------------------------------
                         slack                                 -7.301    

Slack (VIOLATED) :        -7.245ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.532ns  (logic 8.473ns (88.889%)  route 1.059ns (11.111%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.047ns (routing 0.175ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.911    18.199    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.234 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.048    18.282    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X3Y78          FDRE                                         f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.047    11.047    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.047    
                         clock uncertainty           -0.035    11.012    
    SLICE_X3Y78          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.037    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                         -18.282    
  -------------------------------------------------------------------
                         slack                                 -7.245    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/last_line_sync_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/last_line_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/last_line_sync_reg/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/last_line_sync_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[10]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[2]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[2]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[4]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[4]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[8]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[8]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[8]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[9]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[9]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.355ns  (logic 8.438ns (90.199%)  route 0.917ns (9.801%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.817    18.105    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y90          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010    11.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X0Y90          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.909    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -7.196    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.355ns  (logic 8.438ns (90.199%)  route 0.917ns (9.801%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.817    18.105    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y90          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010    11.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X0Y90          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.909    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -7.196    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.355ns  (logic 8.438ns (90.199%)  route 0.917ns (9.801%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.817    18.105    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y90          FDCE                                         f  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010    11.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X0Y90          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.909    pixel_processor/output_reformatter/line_even_nodd_clk_i_reg
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -7.196    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[0]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[0]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[11]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[11]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[1]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[1]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[5]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[5]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[5]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[6]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.358ns  (logic 8.438ns (90.169%)  route 0.920ns (9.831%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.820    18.108    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[6]/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y91          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    10.914    pixel_processor/output_reformatter/write_address_reg[6]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -7.194    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.174ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.340ns  (logic 8.438ns (90.342%)  route 0.902ns (9.658%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.802    18.090    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018    11.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X0Y93          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    10.916    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -7.174    

Slack (VIOLATED) :        -7.132ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.387ns  (logic 8.476ns (90.299%)  route 0.911ns (9.701%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.751    18.039    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038    18.077 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.060    18.137    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y90          FDRE                                         f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y90          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X1Y90          FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.005    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                 -7.132    

Slack (VIOLATED) :        -7.102ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.487ns (90.686%)  route 0.872ns (9.314%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 11.017 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.721    18.009    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    18.058 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.051    18.109    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y92          FDRE                                         f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017    11.017    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.017    
                         clock uncertainty           -0.035    10.981    
    SLICE_X0Y92          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.006    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.102    

Slack (VIOLATED) :        -7.095ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.350ns  (logic 8.474ns (90.631%)  route 0.876ns (9.369%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.048    18.100    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y93          FDRE                                         f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.016    
                         clock uncertainty           -0.035    10.980    
    SLICE_X0Y93          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.005    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -18.100    
  -------------------------------------------------------------------
                         slack                                 -7.095    

Slack (VIOLATED) :        -7.056ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.310ns  (logic 8.474ns (91.017%)  route 0.836ns (8.983%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.688    17.976    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    18.012 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.048    18.060    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y92          FDRE                                         f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.004    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                 -7.056    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.444ns  (logic 8.134ns (86.125%)  route 1.310ns (13.875%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 2212.847 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.017ns (routing 0.315ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.403  2218.195    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y8          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.017  2212.847    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.847    
                         clock uncertainty           -0.199  2212.648    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.424    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.424    
                         arrival time                       -2218.195    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.760ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.339ns  (logic 8.134ns (87.096%)  route 1.205ns (12.904%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 2212.753 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.923ns (routing 0.315ns, distribution 0.608ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.298  2218.090    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.923  2212.753    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.753    
                         clock uncertainty           -0.199  2212.554    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.330    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.330    
                         arrival time                       -2218.089    
  -------------------------------------------------------------------
                         slack                                 -5.760    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.429ns  (logic 8.134ns (86.270%)  route 1.295ns (13.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 2212.844 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.014ns (routing 0.315ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.387  2218.179    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y7          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.014  2212.844    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.844    
                         clock uncertainty           -0.199  2212.645    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.421    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.421    
                         arrival time                       -2218.179    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.315ns  (logic 8.134ns (87.325%)  route 1.181ns (12.675%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2212.731 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.901ns (routing 0.315ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.458  2218.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.901  2212.731    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.731    
                         clock uncertainty           -0.199  2212.532    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.308    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.308    
                         arrival time                       -2218.065    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.432ns  (logic 8.134ns (86.240%)  route 1.298ns (13.760%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 2212.850 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.020ns (routing 0.315ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.391  2218.182    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.020  2212.850    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.850    
                         clock uncertainty           -0.199  2212.651    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.427    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.427    
                         arrival time                       -2218.182    
  -------------------------------------------------------------------
                         slack                                 -5.755    

Slack (VIOLATED) :        -5.749ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.309ns  (logic 8.134ns (87.375%)  route 1.175ns (12.625%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2212.734 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.904ns (routing 0.315ns, distribution 0.589ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.452  2218.060    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.904  2212.734    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.734    
                         clock uncertainty           -0.199  2212.535    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.311    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.311    
                         arrival time                       -2218.060    
  -------------------------------------------------------------------
                         slack                                 -5.749    

Slack (VIOLATED) :        -5.743ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.422ns  (logic 8.134ns (86.330%)  route 1.288ns (13.670%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 2212.852 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.022ns (routing 0.315ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.565  2218.172    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.022  2212.852    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.852    
                         clock uncertainty           -0.199  2212.653    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.429    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.429    
                         arrival time                       -2218.172    
  -------------------------------------------------------------------
                         slack                                 -5.743    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.354ns  (logic 8.134ns (86.955%)  route 1.220ns (13.045%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 2212.786 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.956ns (routing 0.315ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.313  2218.105    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y13         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.956  2212.786    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.786    
                         clock uncertainty           -0.199  2212.587    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.363    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.363    
                         arrival time                       -2218.104    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.737ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.411ns  (logic 8.134ns (86.430%)  route 1.277ns (13.570%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 2212.848 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.018ns (routing 0.315ns, distribution 0.703ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.554  2218.161    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.018  2212.848    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.848    
                         clock uncertainty           -0.199  2212.649    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.425    
                         arrival time                       -2218.161    
  -------------------------------------------------------------------
                         slack                                 -5.737    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.414ns  (logic 8.134ns (86.406%)  route 1.280ns (13.594%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 2212.851 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.021ns (routing 0.315ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.557  2218.164    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.021  2212.851    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.851    
                         clock uncertainty           -0.199  2212.652    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.428    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.428    
                         arrival time                       -2218.164    
  -------------------------------------------------------------------
                         slack                                 -5.736    

Slack (VIOLATED) :        -5.731ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.404ns  (logic 8.134ns (86.495%)  route 1.270ns (13.505%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 2212.846 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.016ns (routing 0.315ns, distribution 0.701ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.363  2218.155    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y16         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.016  2212.846    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.846    
                         clock uncertainty           -0.199  2212.647    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.423    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.423    
                         arrival time                       -2218.154    
  -------------------------------------------------------------------
                         slack                                 -5.731    

Slack (VIOLATED) :        -5.722ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.399ns  (logic 8.134ns (86.539%)  route 1.265ns (13.461%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 2212.851 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.021ns (routing 0.315ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.358  2218.150    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.021  2212.851    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.851    
                         clock uncertainty           -0.199  2212.652    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.428    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.428    
                         arrival time                       -2218.149    
  -------------------------------------------------------------------
                         slack                                 -5.722    

Slack (VIOLATED) :        -5.721ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.498ns  (logic 8.134ns (85.641%)  route 1.364ns (14.359%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 2212.950 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.120ns (routing 0.315ns, distribution 0.805ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.456  2218.248    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.120  2212.950    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.950    
                         clock uncertainty           -0.199  2212.751    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.527    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.527    
                         arrival time                       -2218.248    
  -------------------------------------------------------------------
                         slack                                 -5.721    

Slack (VIOLATED) :        -5.720ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.297ns  (logic 8.134ns (87.490%)  route 1.163ns (12.510%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 2212.751 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.921ns (routing 0.315ns, distribution 0.606ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.440  2218.047    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y50         RAMB18E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.921  2212.751    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y50         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.751    
                         clock uncertainty           -0.199  2212.552    
    RAMB18_X0Y50         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.328    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       2212.328    
                         arrival time                       -2218.047    
  -------------------------------------------------------------------
                         slack                                 -5.720    




