LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB503 is
	GENERIC (N: INTEGER := 4);
	PORT(SW: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
		  LEDR: OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
		  LEDG: OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		  KEY: IN STD_LOGIC_VECTOR(0 DOWNTO 0));
END LAB503;

ARCHITECTURE Behavior OF LAB503 IS

	SIGNAL Clk: STD_LOGIC;
	SIGNAL Resetn: STD_LOGIC;
	SIGNAL Q: STD_LOGIC_VECTOR(N-1 DOWNTO 0);
	SIGNAL R: STD_LOGIC_VECTOR(N-1 DOWNTO 0);
	SIGNAL z: STD_LOGIC;
	SIGNAL w: STD_LOGIC;
	
BEGIN 
	
	
	PROCESS
	IF Resetn = '0' THEN 
		z <= '0';
	ELSIF Clk'EVENT AND Clk = '1' THEN
		IF w = '1' THEN
			Genbits: FOR i IN 0 TO N-2 LOOP
				Q(i) <= Q(i+1);
			END LOOP;
			Q(N-1) = w;
		ELSIF w = '0' THEN
			Genbits: FOR i IN 0 TO N-2 LOOP
				R(i) <= R(i+1);
			END LOOP;
			R(N-1) = w;
	
	
	
END Behavior;