#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan 15 10:17:09 2024
# Process ID: 124358
# Current directory: /home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1
# Command line: vivado -log finn_design_MatrixVectorActivation_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MatrixVectorActivation_0_0.tcl
# Log file: /home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.vds
# Journal file: /home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/vivado.jou
# Running On: pclab211, OS: Linux, CPU Frequency: 3363.863 MHz, CPU Physical cores: 4, Host memory: 16626 MB
#-----------------------------------------------------------
source finn_design_MatrixVectorActivation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.578 ; gain = 33.840 ; free physical = 1012 ; free virtual = 13421
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/afely/Desktop/finn-n/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingFIFO_0_yjq7ioh0/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_m5d155um'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_1_3ydl9zqa/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_4okjhpic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_2_0fvb0wc4/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_3_iaug875i/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MatrixVectorActivation_0_0
Command: synth_design -top finn_design_MatrixVectorActivation_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.176 ; gain = 402.746 ; free physical = 208 ; free virtual = 12416
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_0_0' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/synth/finn_design_MatrixVectorActivation_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_pvx9a_ey/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.dat' is read successfully [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_sparsemux_31_4_40_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_sparsemux_31_4_40_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_sparsemux_31_4_40_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_sparsemux_31_4_40_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_5_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_5_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_5_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_5_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_8_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_8_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_6_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_6_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_6_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_6_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_4_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_4_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_3_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_3_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_7_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_7_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_7_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_7_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_4_2_2_1_1' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_2_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_4_2_2_1_1' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_mux_4_2_2_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_regslice_both' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_regslice_both' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized0' [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized0' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9a16/hdl/verilog/MatrixVectorActivation_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_0_0' (0#1) [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/synth/finn_design_MatrixVectorActivation_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.113 ; gain = 538.684 ; free physical = 250 ; free virtual = 12257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2221.926 ; gain = 556.496 ; free physical = 240 ; free virtual = 12248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2221.926 ; gain = 556.496 ; free physical = 240 ; free virtual = 12248
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2221.926 ; gain = 0.000 ; free physical = 239 ; free virtual = 12246
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/constraints/MatrixVectorActivation_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/constraints/MatrixVectorActivation_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.660 ; gain = 0.000 ; free physical = 229 ; free virtual = 12236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2329.695 ; gain = 0.000 ; free physical = 229 ; free virtual = 12235
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 218 ; free virtual = 12226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 218 ; free virtual = 12226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 218 ; free virtual = 12226
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 213 ; free virtual = 12222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   6 Input    9 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 49    
	   2 Input    5 Bit       Adders := 112   
	   2 Input    4 Bit       Adders := 97    
	   3 Input    4 Bit       Adders := 143   
	   2 Input    3 Bit       Adders := 624   
	   3 Input    2 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               80 Bit    Registers := 15    
	               79 Bit    Registers := 1     
	               40 Bit    Registers := 19    
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 242   
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 27    
+---Muxes : 
	  61 Input   80 Bit        Muxes := 15    
	  61 Input   79 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 49    
	   2 Input    5 Bit        Muxes := 57    
	   2 Input    4 Bit        Muxes := 22    
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 645   
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 172 ; free virtual = 12182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 171 ; free virtual = 12182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 2329.695 ; gain = 664.266 ; free physical = 164 ; free virtual = 12174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 244 ; free virtual = 12154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 255 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 255 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   217|
|2     |LUT1   |    41|
|3     |LUT2   |   240|
|4     |LUT3   |  1269|
|5     |LUT4   |   788|
|6     |LUT5   |   774|
|7     |LUT6   |  2419|
|8     |MUXF7  |    80|
|9     |FDRE   |  3350|
|10    |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2332.660 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2332.660 ; gain = 559.461 ; free physical = 235 ; free virtual = 12146
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2332.668 ; gain = 667.230 ; free physical = 235 ; free virtual = 12146
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2332.668 ; gain = 0.000 ; free physical = 526 ; free virtual = 12436
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.668 ; gain = 0.000 ; free physical = 525 ; free virtual = 12435
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2493a301
INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2332.695 ; gain = 1011.273 ; free physical = 524 ; free virtual = 12434
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1971.264; main = 1647.303; forked = 372.202
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3348.379; main = 2332.664; forked = 1015.715
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.672 ; gain = 0.000 ; free physical = 523 ; free virtual = 12434
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MatrixVectorActivation_0_0, cache-ID = 84289a69b984610e
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.672 ; gain = 0.000 ; free physical = 519 ; free virtual = 12439
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MatrixVectorActivation_0_0_utilization_synth.rpt -pb finn_design_MatrixVectorActivation_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 10:18:53 2024...
