*********************************************************************************
Commit: 4545665e3e40ece0b9a3044575da4f5f17d51955 
*********************************************************************************

[BoardPkg]

  ADL_C0 Production patchID
  
  Added ucode for C0 stepping.
  
  Hsd-es-id: N/A
  Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
  Original commit hash: 9338ae7fab57dc7a1a14889087162396b72d3375
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: c3e6c3241bbb9d1c3aafea808c193054d3370622 
*********************************************************************************

[SiliconPkg]

  ADL DT fuse down PD value - Platform CCB [VR POR]
  - Update for ADL S Fuse down PD values.
  
  Hsd-es-id: 22013950527
  Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
  Original commit hash: 3fc9eb2f64b4576a395df5882c5a1990f138cb52
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: e46e6713b73476412aeb80229cb7f734aec9536f 
*********************************************************************************

[SiliconPkg]

  Dekel Recipe and nFTS value modification to address L0s Gen1 failures
  
  Hsd-es-id: 16014535372
  Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
  Original commit hash: 7aa2a27bb104a6e7d34f4e38dcd5dadb01760786
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 4dec7f6ba9a8382e57c1ec1ed0b0551cdc7a2e08 
*********************************************************************************

[SiliconPkg]

  [bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated
  
  [Issue Description]
  MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
  BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
  'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
  command is not sent to pcode which results in hang during S3 exit.
  
  [Resolution]
  Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.
  
  [Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Register Impacted]
  None
  
  Hsd-es-id: 16014914564
  Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
  Original commit hash: 7f94c4db40bca04f5bb0e77ac40d9b22b015341a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: brand
  --Commit Message Contains Key Word: branding

*********************************************************************************
Commit: 980bc78bf704a706dbbcd716aad10c6ba3750ac9 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
  We are reverting these changes as they are breaking DG-2 config
  
  This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.
  
  Hsd-es-id: 15010064368
  Change-Id: I34600d6900c92530e541f835728609e9407d48df
  Original commit hash: a1528cd60123ccd4b5d3a6a7f57c657d8bdfa7b8
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 37b8ee9dad37708f98e45d0613dbb0ae0e54aff0 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
  We are reverting these changes as they are breaking DG-2 config
  
  This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.
  
  Hsd-es-id: 15010064368
  Change-Id: I28e901af004f93c4752d52173855ef243687e690
  Original commit hash: 40efb41287cfedba367f8b65c2e5e7e52bbd47d6
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 76c65ce75d5ac860a55ff771cae27dfb04261951 
*********************************************************************************

[SiliconPkg]

  [ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating
  
  [Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.
  
  [Resolution]
  Disabed it for the R0 Stepping.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16014913554
  Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
  Original commit hash: 6e55711b14df9dee982b7cda2663276636a336d1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: e2da85bee31f424193fdcf6e87c2f045078c9d63 
*********************************************************************************

[BoardPkg]

  [RPE]: Remove restricted Tag for PcdRemotePlatformEraseSupport to available for external platform pkg
  Removed #ME: Restricted tag
  
  Hsd-es-id: 16014910582
  Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
  Original commit hash: 3af8cdec682387e916173b49a49a9b3beb1b2562
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 260fc692a0765585edfa2551929dbcc9343199ef 
*********************************************************************************

[PlatformPkg]

  [Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'
  
  When OPAL admin password reverted, get new ControllerData
  
  Hsd-es-id: 15010004144
  Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
  Original commit hash: f9e5301fb1f62be481e006ae103a6664bef75a9f
  
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ce146df2a1a076d678bf505a020c39b230922114 
*********************************************************************************

[SiliconPkg]

  [ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs
  
  [Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Impacted Area]:
  ADL-P ADL-M LP5 LP4 DDR4 DDR5
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  Hsd-es-id: 16014844489
  Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
  Original commit hash: 50ab1eb05f3429d0a1a7da792f4a55bc59951d18
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5b4cde19f903c4a7d3b3ff35bc6b0d31262d2b5f 
*********************************************************************************

[PlatformPkg]

  [ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.
  
  Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.
  
  Hsd-es-id: 14015216513
  Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
  Original commit hash: 3015d98f84752e2ac705958aebc8b29f0fbc9c23
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d02c58e1dd699b2827b8fd36b11ee2dc5aa695c0 
*********************************************************************************

[BoardPkg]

  Reverting all the commit which was cherry-picked to support the ADL-P/M dot labels
  
  This reverts commit from 4c9fdb75b64fde8c22945b742d73ca7fad764c34 to e3d54cb727ce3db32344badb4d8fa47f9e4e798e
  
  Hsd-es-id: NA
  Change-Id: Ib310936565fba19485640d9c3bf31d9512deeccf
  Original commit hash: b7522b0e3e9ca74671eeb07ffd42413eb9eb72fa
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: 2ab8774088fb5d8f691ebbbe1bbf78920b63d93f 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
  
  This reverts commit 9728e2171269326f0c8b104dcd71f80536501c09.
  
  Fri Oct 8 15:35:34 2021 +0530
  Original commit hash: 3e503ffca22c588fdd8d7674d7d9635a8ab044e8
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ae484ee3cff74fdc32e0952044d56a72853dab96 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
  
  This reverts commit c20c54683f808583d2b617ecdf8d534d0ad09b14.
  
  Fri Oct 8 15:34:42 2021 +0530
  Original commit hash: 58f0893bf6fad54d41358f755b4b395b0ab1f91c
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4ec04e0c6d80c89c68623ffc9c7b0f5dd14bf12c 
*********************************************************************************

[PlatformPkg]

  Revert "[ADL-P/M]: Update defaults of Flash settings."
  
  This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.
  
  Hsd-es-id: 16014849123
  Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
  Original commit hash: 468ad2ce063ed930618624f25d259822484123d8
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e36cd1b49725074f092df6e68241019e3f3245a9 
*********************************************************************************

[SiliconPkg]

  [ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.
  
  Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
  This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.
  
  Hsd-es-id: 15010045803
  Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
  Original commit hash: 8cf9837ea659ffe79680c5ddab509da95742a432
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7ba0423b80976753691043e7acd501598fd91282 
*********************************************************************************

[BoardPkg]

  [ADL-P] Add all CPU stepping to release notes
  
  Hsd-es-id: NA
  Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
  Original commit hash: b09726d38542a1c87c87954ce2d8bf77f601cf7d
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 2e89a05b034c352ee842c903d6ed4ca35753a9b4 
*********************************************************************************

[BoardPkg]

  RPL-Px board support #1: Add Sku & Board Id
  
  Board ID 0x0A is for ERB, 0x0B for RVP.
  Bom ID 0x01 is for PPV.
  Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.
  
  Hsd-es-id: 1509247225
  Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
  Original commit hash: 4ce4688397e3463357e094c5580bc469a811c899
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a8c5a3d5f401dbdcde8e0146a629100f8384954b 
*********************************************************************************

[PlatformPkg]

  [ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores
  
  Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores
  
  Hsd-es-id: 22013733639
  Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
  Original commit hash: 8e8dbfe6f1125556a431dd56756fbfd8c3a446b6
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/FusaSetup.uni
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: marketing

################################################################################

Report Summary: Backstop found 19 suspect commits for review 

Warnings Found:
  Commit: 4545665    --Commit Message Contains Key Word: step
  Commit: 4545665    --Commit Message Contains Key Word: stepping
  Commit: c3e6c32    --Commit Message Contains Key Word: fuse
  Commit: e46e671    --Commit Message Contains Oem: FTS
  Commit: 4dec7f6    --Commit Message Contains Key Word: brand
  Commit: 4dec7f6    --Commit Message Contains Key Word: branding
  Commit: 980bc78    --Commit Message Contains Key Word: revert
  Commit: 37b8ee9    --Commit Message Contains Key Word: revert
  Commit: 76c65ce    --Commit Message Contains Key Word: step
  Commit: 76c65ce    --Commit Message Contains Key Word: stepping
  Commit: e2da85b    --Commit Message Contains Key Word: restricted
  Commit: 260fc69    --Commit Message Contains Key Word: revert
  Commit: ce146df    --Commit Message Contains Key Word: sku
  Commit: 5b4cde1    --Commit Message Contains Key Word: step
  Commit: d02c58e    --Commit Message Contains Key Word: revert
  Commit: 2ab8774    --Commit Message Contains Key Word: revert
  Commit: ae484ee    --Commit Message Contains Key Word: revert
  Commit: 4ec04e0    --Commit Message Contains Key Word: revert
  Commit: e36cd1b    --Commit Message Contains Key Word: revert
  Commit: 7ba0423    --Commit Message Contains Key Word: step
  Commit: 7ba0423    --Commit Message Contains Key Word: stepping
  Commit: 2e89a05    --Commit Message Contains Key Word: sku
  Commit: a8c5a3d    --Commit Message Contains Key Word: marketing
