
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 853.340 ; gain = 234.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/ee354_final_project/NexysStarship/vga_moving_block/src/vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/ee354_final_project/NexysStarship/vga_moving_block/src/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [C:/ee354_final_project/NexysStarship/vga_moving_block/src/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'block_controller' [C:/ee354_final_project/NexysStarship/vga_moving_block/src/block_controller.v:3]
	Parameter RED bound to: 12'b111100000000 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter GREY bound to: 12'b001100110011 
	Parameter LIGHT_BLUE bound to: 12'b100111011111 
	Parameter PINK bound to: 12'b111111101110 
	Parameter DARK_GREY bound to: 12'b110011001100 
	Parameter MEDIUM_GREY bound to: 12'b100110011001 
	Parameter BACKGROUND bound to: 12'b000010001010 
WARNING: [Synth 8-6014] Unused sequential element xpos_reg was removed.  [C:/ee354_final_project/NexysStarship/vga_moving_block/src/block_controller.v:45]
WARNING: [Synth 8-6014] Unused sequential element ypos_reg was removed.  [C:/ee354_final_project/NexysStarship/vga_moving_block/src/block_controller.v:45]
INFO: [Synth 8-6155] done synthesizing module 'block_controller' (2#1) [C:/ee354_final_project/NexysStarship/vga_moving_block/src/block_controller.v:3]
INFO: [Synth 8-226] default block is never used [C:/ee354_final_project/NexysStarship/vga_moving_block/src/vga_top.v:135]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (3#1) [C:/ee354_final_project/NexysStarship/vga_moving_block/src/vga_top.v:24]
WARNING: [Synth 8-3917] design vga_top has port An4 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An7 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 926.426 ; gain = 307.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 926.426 ; gain = 307.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 926.426 ; gain = 307.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 926.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ee354_final_project/NexysStarship/vga_moving_block/src/nexys4.xdc]
Finished Parsing XDC File [C:/ee354_final_project/NexysStarship/vga_moving_block/src/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ee354_final_project/NexysStarship/vga_moving_block/src/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1023.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg' [C:/ee354_final_project/NexysStarship/vga_moving_block/src/block_controller.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module block_controller 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design vga_top has port An4 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An7 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
INFO: [Synth 8-3886] merging instance 'sc/background_reg[4]' (FDPE) to 'sc/background_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[8]' (FDPE) to 'sc/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[0]' (FDPE) to 'sc/background_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[5]' (FDPE) to 'sc/background_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[9]' (FDPE) to 'sc/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[1]' (FDPE) to 'sc/background_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[6]' (FDPE) to 'sc/background_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[10]' (FDPE) to 'sc/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc/background_reg[2]' (FDPE) to 'sc/background_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[0]' (LD) to 'sc/rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[2]' (LD) to 'sc/rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[3]' (LD) to 'sc/rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[5]' (LD) to 'sc/rgb_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[6]' (LD) to 'sc/rgb_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sc/rgb_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[11]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[10]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[9]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[8]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[7]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[4]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/rgb_reg[1]) is unused and will be removed from module vga_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.813 ; gain = 405.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     4|
|4     |LUT2   |    16|
|5     |LUT3   |    15|
|6     |LUT4   |    14|
|7     |LUT5   |    17|
|8     |LUT6   |    54|
|9     |FDCE   |    20|
|10    |FDPE   |     3|
|11    |FDRE   |    22|
|12    |IBUF   |     6|
|13    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   211|
|2     |  dc     |display_controller |   132|
|3     |  sc     |block_controller   |     8|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1026.848 ; gain = 310.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1026.848 ; gain = 408.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1039.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1040.258 ; gain = 733.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ee354_final_project/NexysStarship/vga_moving_block/vga_moving_block.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 03:49:37 2021...
