{
  "Top": "lab4_z1",
  "RtlTop": "lab4_z1",
  "RtlPrefix": "",
  "RtlSubPrefix": "lab4_z1_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "-csg325",
    "Speed": "-1Q",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "firstVector_arr": {
      "index": "0",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "firstVector_arr_address0",
          "name": "firstVector_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "firstVector_arr_ce0",
          "name": "firstVector_arr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "firstVector_arr_q0",
          "name": "firstVector_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "secondVector_arr": {
      "index": "1",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "secondVector_arr_address0",
          "name": "secondVector_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "secondVector_arr_ce0",
          "name": "secondVector_arr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "secondVector_arr_q0",
          "name": "secondVector_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "resultVecror_arr": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "resultVecror_arr_address0",
          "name": "resultVecror_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "resultVecror_arr_ce0",
          "name": "resultVecror_arr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "resultVecror_arr_we0",
          "name": "resultVecror_arr_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "resultVecror_arr_d0",
          "name": "resultVecror_arr_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "resultVecror_arr_q0",
          "name": "resultVecror_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline lab4_z1\/L1 -II 1",
      "set_directive_pipeline lab4_z1\/L2 -off",
      "set_directive_top lab4_z1 -name lab4_z1",
      "set_directive_top lab4_z1 -name lab4_z1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lab4_z1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "54",
    "Latency": "53"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lab4_z1",
    "Version": "1.0",
    "DisplayName": "Lab4_z1",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lab4_z1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/lab4_z1.c"],
    "Vhdl": [
      "impl\/vhdl\/lab4_z1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lab4_z1_lab4_z1_Pipeline_L1.vhd",
      "impl\/vhdl\/lab4_z1_mac_muladd_16s_16s_32ns_32_4_1.vhd",
      "impl\/vhdl\/lab4_z1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lab4_z1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lab4_z1_lab4_z1_Pipeline_L1.v",
      "impl\/verilog\/lab4_z1_mac_muladd_16s_16s_32ns_32_4_1.v",
      "impl\/verilog\/lab4_z1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lab4_z1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "firstVector_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"firstVector_arr_address0": "DATA"},
      "ports": ["firstVector_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "firstVector_arr"
        }]
    },
    "firstVector_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"firstVector_arr_q0": "DATA"},
      "ports": ["firstVector_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "firstVector_arr"
        }]
    },
    "secondVector_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"secondVector_arr_address0": "DATA"},
      "ports": ["secondVector_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "secondVector_arr"
        }]
    },
    "secondVector_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"secondVector_arr_q0": "DATA"},
      "ports": ["secondVector_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "secondVector_arr"
        }]
    },
    "resultVecror_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"resultVecror_arr_address0": "DATA"},
      "ports": ["resultVecror_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "resultVecror_arr"
        }]
    },
    "resultVecror_arr_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"resultVecror_arr_d0": "DATA"},
      "ports": ["resultVecror_arr_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "resultVecror_arr"
        }]
    },
    "resultVecror_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"resultVecror_arr_q0": "DATA"},
      "ports": ["resultVecror_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "resultVecror_arr"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "firstVector_arr_address0": {
      "dir": "out",
      "width": "2"
    },
    "firstVector_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "firstVector_arr_q0": {
      "dir": "in",
      "width": "16"
    },
    "secondVector_arr_address0": {
      "dir": "out",
      "width": "2"
    },
    "secondVector_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "secondVector_arr_q0": {
      "dir": "in",
      "width": "16"
    },
    "resultVecror_arr_address0": {
      "dir": "out",
      "width": "2"
    },
    "resultVecror_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "resultVecror_arr_we0": {
      "dir": "out",
      "width": "1"
    },
    "resultVecror_arr_d0": {
      "dir": "out",
      "width": "32"
    },
    "resultVecror_arr_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lab4_z1",
      "Instances": [{
          "ModuleName": "lab4_z1_Pipeline_L1",
          "InstanceName": "grp_lab4_z1_Pipeline_L1_fu_72"
        }]
    },
    "Info": {
      "lab4_z1_Pipeline_L1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lab4_z1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lab4_z1_Pipeline_L1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "4.252"
        },
        "Loops": [{
            "Name": "L1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "40",
          "UTIL_DSP": "2",
          "FF": "207",
          "AVAIL_FF": "16000",
          "UTIL_FF": "1",
          "LUT": "149",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "40",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lab4_z1": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "4.252"
        },
        "Loops": [{
            "Name": "L2",
            "TripCount": "4",
            "Latency": "52",
            "PipelineII": "",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "40",
          "UTIL_DSP": "2",
          "FF": "266",
          "AVAIL_FF": "16000",
          "UTIL_FF": "1",
          "LUT": "238",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "40",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-08 10:49:25 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
