INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RectFill
WARNING: [VRFC 10-3676] redeclaration of ansi port 'marx' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mary' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:25]
WARNING: [VRFC 10-3380] identifier 'rect_state' is used before its declaration [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
