#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f98abf27e50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f98abf1cf00 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7f98abf25fe0 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000011010>;
enum0x7f98abf1bfc0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7f98abf4cdc0_0 .net "active", 0 0, v0x7f98abf4af80_0;  1 drivers
v0x7f98abf4ce80_0 .net "address", 31 0, L_0x7f98abf4f5b0;  1 drivers
v0x7f98abf4cf10_0 .net "byteenable", 3 0, v0x7f98abf4b0d0_0;  1 drivers
v0x7f98abf4cfe0_0 .var "clk", 0 0;
v0x7f98abf4d070_0 .net "read", 0 0, v0x7f98abf45e50_0;  1 drivers
v0x7f98abf4d140_0 .net "readdata", 31 0, v0x7f98abf4cb40_0;  1 drivers
v0x7f98abf4d1d0_0 .net "register_v0", 31 0, L_0x7f98abf4e550;  1 drivers
v0x7f98abf4d260_0 .var "reset", 0 0;
v0x7f98abf4d2f0_0 .net "state", 2 0, v0x7f98abf490c0_0;  1 drivers
v0x7f98abf4d400_0 .var "waitrequest", 0 0;
v0x7f98abf4d4b0_0 .net "write", 0 0, v0x7f98abf45ee0_0;  1 drivers
v0x7f98abf4d540_0 .net "writedata", 31 0, L_0x7f98abf4e600;  1 drivers
E_0x7f98abf377f0 .event negedge, v0x7f98abf450f0_0;
S_0x7f98abf3b530 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x7f98abf1cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x7f98abf4e550 .functor BUFZ 32, v0x7f98abf49340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f98abf4e600 .functor BUFZ 32, v0x7f98abf4bcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f98abf4e670 .functor AND 1, v0x7f98abf461b0_0, L_0x7f98abf50d30, C4<1>, C4<1>;
L_0x7f98abf4e780 .functor OR 1, L_0x7f98abf4e670, v0x7f98abf46110_0, C4<0>, C4<0>;
L_0x7f98abf4f5b0 .functor BUFZ 32, L_0x7f98abf4f4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f98abf491c0_0 .net "ALUAmux2to1", 31 0, L_0x7f98abf50320;  1 drivers
v0x7f98abf49270_0 .net "ALUB", 31 0, v0x7f98abf44890_0;  1 drivers
v0x7f98abf49340_0 .var "ALUOut", 31 0;
v0x7f98abf493f0_0 .net "ALUSrcA", 0 0, v0x7f98abf45ac0_0;  1 drivers
v0x7f98abf494a0_0 .net "ALUSrcB", 1 0, v0x7f98abf45b50_0;  1 drivers
v0x7f98abf495b0_0 .net "ALU_result", 31 0, v0x7f98abf43f00_0;  1 drivers
v0x7f98abf49680_0 .net "ALUctl", 3 0, v0x7f98abf45c00_0;  1 drivers
v0x7f98abf49750_0 .net "Decodemux2to1", 31 0, L_0x7f98abf4eb60;  1 drivers
v0x7f98abf497e0_0 .net "IRWrite", 0 0, v0x7f98abf45cd0_0;  1 drivers
v0x7f98abf498f0_0 .net "IorD", 0 0, v0x7f98abf45d80_0;  1 drivers
v0x7f98abf49980_0 .net "MEMmux2to1", 31 0, L_0x7f98abf4f4c0;  1 drivers
v0x7f98abf49a10_0 .net "MemtoReg", 0 0, v0x7f98abf45f70_0;  1 drivers
v0x7f98abf49aa0_0 .net "PC", 31 0, v0x7f98abf46dd0_0;  1 drivers
v0x7f98abf49b70_0 .net "PCSource", 1 0, v0x7f98abf46000_0;  1 drivers
v0x7f98abf49c40_0 .net "PCWrite", 0 0, v0x7f98abf46110_0;  1 drivers
v0x7f98abf49cd0_0 .net "PCWriteCond", 0 0, v0x7f98abf461b0_0;  1 drivers
v0x7f98abf49d60_0 .net "RegDst", 0 0, v0x7f98abf46250_0;  1 drivers
v0x7f98abf49f10_0 .net "RegWrite", 0 0, v0x7f98abf462f0_0;  1 drivers
v0x7f98abf49fa0_0 .net "RegWritemux2to1", 31 0, L_0x7f98abf4fed0;  1 drivers
v0x7f98abf4a030_0 .net "Regmux2to1", 4 0, L_0x7f98abf4fb30;  1 drivers
L_0x7f98ad073008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4a0c0_0 .net/2u *"_ivl_12", 2 0, L_0x7f98ad073008;  1 drivers
v0x7f98abf4a150_0 .net *"_ivl_14", 0 0, L_0x7f98abf4ea40;  1 drivers
v0x7f98abf4a1e0_0 .net *"_ivl_22", 31 0, L_0x7f98abf4f200;  1 drivers
L_0x7f98ad0730e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4a270_0 .net *"_ivl_25", 30 0, L_0x7f98ad0730e0;  1 drivers
L_0x7f98ad073128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4a310_0 .net/2u *"_ivl_26", 31 0, L_0x7f98ad073128;  1 drivers
v0x7f98abf4a3c0_0 .net *"_ivl_28", 0 0, L_0x7f98abf4f3a0;  1 drivers
v0x7f98abf4a460_0 .net *"_ivl_34", 31 0, L_0x7f98abf4f660;  1 drivers
L_0x7f98ad073170 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4a510_0 .net *"_ivl_37", 30 0, L_0x7f98ad073170;  1 drivers
L_0x7f98ad0731b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4a5c0_0 .net/2u *"_ivl_38", 31 0, L_0x7f98ad0731b8;  1 drivers
v0x7f98abf4a670_0 .net *"_ivl_40", 0 0, L_0x7f98abf4f780;  1 drivers
v0x7f98abf4a710_0 .net *"_ivl_43", 4 0, L_0x7f98abf4f900;  1 drivers
v0x7f98abf4a7c0_0 .net *"_ivl_45", 4 0, L_0x7f98abf4fa20;  1 drivers
v0x7f98abf4a870_0 .net *"_ivl_48", 31 0, L_0x7f98abf4fc10;  1 drivers
L_0x7f98ad073200 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf49e10_0 .net *"_ivl_51", 30 0, L_0x7f98ad073200;  1 drivers
L_0x7f98ad073248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4ab00_0 .net/2u *"_ivl_52", 31 0, L_0x7f98ad073248;  1 drivers
v0x7f98abf4ab90_0 .net *"_ivl_54", 0 0, L_0x7f98abf4fe30;  1 drivers
v0x7f98abf4ac20_0 .net *"_ivl_58", 31 0, L_0x7f98abf500c0;  1 drivers
v0x7f98abf4acd0_0 .net *"_ivl_6", 0 0, L_0x7f98abf4e670;  1 drivers
L_0x7f98ad073290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4ad80_0 .net *"_ivl_61", 30 0, L_0x7f98ad073290;  1 drivers
L_0x7f98ad0732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4ae30_0 .net/2u *"_ivl_62", 31 0, L_0x7f98ad0732d8;  1 drivers
v0x7f98abf4aee0_0 .net *"_ivl_64", 0 0, L_0x7f98abf50160;  1 drivers
v0x7f98abf4af80_0 .var "active", 0 0;
v0x7f98abf4b020_0 .net "address", 31 0, L_0x7f98abf4f5b0;  alias, 1 drivers
v0x7f98abf4b0d0_0 .var "byteenable", 3 0;
v0x7f98abf4b180_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  1 drivers
v0x7f98abf4b290_0 .net "full_instr", 31 0, L_0x7f98abf4e8b0;  1 drivers
v0x7f98abf4b340_0 .net "instr15_0", 15 0, v0x7f98abf45190_0;  1 drivers
v0x7f98abf4b3e0_0 .net "instr15_11", 4 0, L_0x7f98abf4e410;  1 drivers
v0x7f98abf4b490_0 .net "instr20_16", 4 0, v0x7f98abf45260_0;  1 drivers
v0x7f98abf4b530_0 .net "instr25_21", 4 0, v0x7f98abf45300_0;  1 drivers
v0x7f98abf4b5e0_0 .net "instr31_26", 5 0, v0x7f98abf453f0_0;  1 drivers
v0x7f98abf4b690_0 .net "pc_ctl", 0 0, L_0x7f98abf4e780;  1 drivers
v0x7f98abf4b740_0 .net "pc_in", 31 0, v0x7f98abf477a0_0;  1 drivers
v0x7f98abf4b810_0 .net "read", 0 0, v0x7f98abf45e50_0;  alias, 1 drivers
v0x7f98abf4b8a0_0 .net "readR1", 4 0, L_0x7f98abf50480;  1 drivers
v0x7f98abf4b950_0 .net "readR2", 4 0, L_0x7f98abf50280;  1 drivers
v0x7f98abf4ba00_0 .net "readdata", 31 0, v0x7f98abf4cb40_0;  alias, 1 drivers
v0x7f98abf4bab0_0 .net "readdata1", 31 0, L_0x7f98abf50790;  1 drivers
v0x7f98abf4bb60_0 .net "readdata2", 31 0, L_0x7f98abf50a40;  1 drivers
v0x7f98abf4bc30_0 .var "regA", 31 0;
v0x7f98abf4bcd0_0 .var "regB", 31 0;
v0x7f98abf4bd80_0 .net "register_v0", 31 0, L_0x7f98abf4e550;  alias, 1 drivers
v0x7f98abf4be30_0 .net "reset", 0 0, v0x7f98abf4d260_0;  1 drivers
v0x7f98abf4bf40_0 .var "stall", 0 0;
v0x7f98abf4bfd0_0 .net "state", 2 0, v0x7f98abf490c0_0;  alias, 1 drivers
v0x7f98abf4a900_0 .net "waitrequest", 0 0, v0x7f98abf4d400_0;  1 drivers
v0x7f98abf4a9a0_0 .net "write", 0 0, v0x7f98abf45ee0_0;  alias, 1 drivers
v0x7f98abf4aa30_0 .net "writedata", 31 0, L_0x7f98abf4e600;  alias, 1 drivers
v0x7f98abf4c060_0 .net "zero", 0 0, L_0x7f98abf50d30;  1 drivers
L_0x7f98abf4e410 .part v0x7f98abf4cb40_0, 11, 5;
L_0x7f98abf4e8b0 .concat [ 16 5 5 6], v0x7f98abf45190_0, v0x7f98abf45260_0, v0x7f98abf45300_0, v0x7f98abf453f0_0;
L_0x7f98abf4ea40 .cmp/eq 3, v0x7f98abf490c0_0, L_0x7f98ad073008;
L_0x7f98abf4eb60 .functor MUXZ 32, L_0x7f98abf4e8b0, v0x7f98abf4cb40_0, L_0x7f98abf4ea40, C4<>;
L_0x7f98abf4f010 .part L_0x7f98abf4eb60, 26, 6;
L_0x7f98abf4f120 .part L_0x7f98abf4eb60, 0, 6;
L_0x7f98abf4f200 .concat [ 1 31 0 0], v0x7f98abf45d80_0, L_0x7f98ad0730e0;
L_0x7f98abf4f3a0 .cmp/eq 32, L_0x7f98abf4f200, L_0x7f98ad073128;
L_0x7f98abf4f4c0 .functor MUXZ 32, v0x7f98abf49340_0, v0x7f98abf46dd0_0, L_0x7f98abf4f3a0, C4<>;
L_0x7f98abf4f660 .concat [ 1 31 0 0], v0x7f98abf46250_0, L_0x7f98ad073170;
L_0x7f98abf4f780 .cmp/eq 32, L_0x7f98abf4f660, L_0x7f98ad0731b8;
L_0x7f98abf4f900 .part L_0x7f98abf4eb60, 16, 5;
L_0x7f98abf4fa20 .part L_0x7f98abf4eb60, 11, 5;
L_0x7f98abf4fb30 .functor MUXZ 5, L_0x7f98abf4fa20, L_0x7f98abf4f900, L_0x7f98abf4f780, C4<>;
L_0x7f98abf4fc10 .concat [ 1 31 0 0], v0x7f98abf45f70_0, L_0x7f98ad073200;
L_0x7f98abf4fe30 .cmp/eq 32, L_0x7f98abf4fc10, L_0x7f98ad073248;
L_0x7f98abf4fed0 .functor MUXZ 32, v0x7f98abf4cb40_0, v0x7f98abf49340_0, L_0x7f98abf4fe30, C4<>;
L_0x7f98abf500c0 .concat [ 1 31 0 0], v0x7f98abf45ac0_0, L_0x7f98ad073290;
L_0x7f98abf50160 .cmp/eq 32, L_0x7f98abf500c0, L_0x7f98ad0732d8;
L_0x7f98abf50320 .functor MUXZ 32, v0x7f98abf4bc30_0, v0x7f98abf46dd0_0, L_0x7f98abf50160, C4<>;
L_0x7f98abf50480 .part L_0x7f98abf4eb60, 21, 5;
L_0x7f98abf50280 .part L_0x7f98abf4eb60, 16, 5;
L_0x7f98abf50e10 .part L_0x7f98abf4eb60, 21, 5;
L_0x7f98abf51070 .part L_0x7f98abf4eb60, 16, 5;
L_0x7f98abf50520 .part L_0x7f98abf4eb60, 0, 16;
S_0x7f98abf2f5e0 .scope module, "ALU" "alu" 4 143, 5 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /OUTPUT 32 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
enum0x7f98abc1a200 .enum4 (4)
   "AND" 4'b0000,
   "OR" 4'b0001,
   "ADD" 4'b0010,
   "SUBTRACT" 4'b0110,
   "SET_ON_LESS_THAN" 4'b0111,
   "NOR" 4'b1100
 ;
v0x7f98abf39520_0 .net "ALUOperation", 3 0, v0x7f98abf45c00_0;  alias, 1 drivers
v0x7f98abf43f00_0 .var "ALU_result", 31 0;
L_0x7f98ad0733b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf43fb0_0 .net/2u *"_ivl_0", 31 0, L_0x7f98ad0733b0;  1 drivers
v0x7f98abf44070_0 .net *"_ivl_2", 0 0, L_0x7f98abf50af0;  1 drivers
L_0x7f98ad0733f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f98abf44110_0 .net/2s *"_ivl_4", 1 0, L_0x7f98ad0733f8;  1 drivers
L_0x7f98ad073440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98abf44200_0 .net/2s *"_ivl_6", 1 0, L_0x7f98ad073440;  1 drivers
v0x7f98abf442b0_0 .net *"_ivl_8", 1 0, L_0x7f98abf50bd0;  1 drivers
v0x7f98abf44360_0 .net "a", 31 0, L_0x7f98abf50320;  alias, 1 drivers
v0x7f98abf44410_0 .net "b", 31 0, v0x7f98abf44890_0;  alias, 1 drivers
v0x7f98abf44520_0 .net "zero", 0 0, L_0x7f98abf50d30;  alias, 1 drivers
E_0x7f98abf37cb0 .event edge, v0x7f98abf39520_0, v0x7f98abf44360_0, v0x7f98abf44410_0;
L_0x7f98abf50af0 .cmp/eq 32, v0x7f98abf43f00_0, L_0x7f98ad0733b0;
L_0x7f98abf50bd0 .functor MUXZ 2, L_0x7f98ad073440, L_0x7f98ad0733f8, L_0x7f98abf50af0, C4<>;
L_0x7f98abf50d30 .part L_0x7f98abf50bd0, 0, 1;
S_0x7f98abf44640 .scope module, "ALUmux4to1" "ALUmux4to1" 4 107, 6 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 2 "ALUSrcB";
    .port_info 3 /OUTPUT 32 "ALUB";
v0x7f98abf44890_0 .var "ALUB", 31 0;
v0x7f98abf44950_0 .net "ALUSrcB", 1 0, v0x7f98abf45b50_0;  alias, 1 drivers
v0x7f98abf449f0_0 .net "immediate", 15 0, v0x7f98abf45190_0;  alias, 1 drivers
v0x7f98abf44ab0_0 .net "register_b", 31 0, L_0x7f98abf50a40;  alias, 1 drivers
v0x7f98abf44b60_0 .var "shift_2", 31 0;
v0x7f98abf44c50_0 .var "sign_extended", 31 0;
E_0x7f98abf441b0/0 .event edge, v0x7f98abf449f0_0, v0x7f98abf44c50_0, v0x7f98abf44950_0, v0x7f98abf44ab0_0;
E_0x7f98abf441b0/1 .event edge, v0x7f98abf44b60_0;
E_0x7f98abf441b0 .event/or E_0x7f98abf441b0/0, E_0x7f98abf441b0/1;
S_0x7f98abf44d40 .scope module, "IR" "instruction_reg" 4 113, 7 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7f98abf45040_0 .net "IRWrite", 0 0, v0x7f98abf45cd0_0;  alias, 1 drivers
v0x7f98abf450f0_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  alias, 1 drivers
v0x7f98abf45190_0 .var "instr15_0", 15 0;
v0x7f98abf45260_0 .var "instr20_16", 4 0;
v0x7f98abf45300_0 .var "instr25_21", 4 0;
v0x7f98abf453f0_0 .var "instr31_26", 5 0;
v0x7f98abf454a0_0 .net "memdata", 31 0, v0x7f98abf4cb40_0;  alias, 1 drivers
v0x7f98abf45550_0 .net "reset", 0 0, v0x7f98abf4d260_0;  alias, 1 drivers
E_0x7f98abf45000 .event posedge, v0x7f98abf450f0_0;
S_0x7f98abf456b0 .scope module, "control" "control_signal_simplified" 4 89, 8 2 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
enum0x7f98abc177a0 .enum4 (4)
   "AND" 4'b0000,
   "OR" 4'b0001,
   "ADD" 4'b0010,
   "SUBTRACT" 4'b0110,
   "SET_ON_LESS_THAN" 4'b0111,
   "NOR" 4'b1100
 ;
enum0x7f98abc18190 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7f98abc18a40 .enum4 (6)
   "ADDU" 6'b100001,
   "ADDIU" 6'b001001,
   "JR" 6'b001000,
   "LW" 6'b100011,
   "SW" 6'b101011
 ;
v0x7f98abf45ac0_0 .var "ALUSrcA", 0 0;
v0x7f98abf45b50_0 .var "ALUSrcB", 1 0;
v0x7f98abf45c00_0 .var "ALUctl", 3 0;
v0x7f98abf45cd0_0 .var "IRWrite", 0 0;
v0x7f98abf45d80_0 .var "IorD", 0 0;
v0x7f98abf45e50_0 .var "MemRead", 0 0;
v0x7f98abf45ee0_0 .var "MemWrite", 0 0;
v0x7f98abf45f70_0 .var "MemtoReg", 0 0;
v0x7f98abf46000_0 .var "PCSource", 1 0;
v0x7f98abf46110_0 .var "PCWrite", 0 0;
v0x7f98abf461b0_0 .var "PCWriteCond", 0 0;
v0x7f98abf46250_0 .var "RegDst", 0 0;
v0x7f98abf462f0_0 .var "RegWrite", 0 0;
v0x7f98abf46390_0 .net *"_ivl_0", 31 0, L_0x7f98abf4ec80;  1 drivers
L_0x7f98ad073050 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf46440_0 .net *"_ivl_3", 25 0, L_0x7f98ad073050;  1 drivers
L_0x7f98ad073098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf464f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f98ad073098;  1 drivers
v0x7f98abf465a0_0 .net *"_ivl_6", 0 0, L_0x7f98abf4edb0;  1 drivers
v0x7f98abf46730_0 .net "final_code", 5 0, L_0x7f98abf4eef0;  1 drivers
v0x7f98abf467c0_0 .net "func_code", 5 0, L_0x7f98abf4f120;  1 drivers
v0x7f98abf46860_0 .net "opcode", 5 0, L_0x7f98abf4f010;  1 drivers
v0x7f98abf46910_0 .net "state", 2 0, v0x7f98abf490c0_0;  alias, 1 drivers
E_0x7f98abf45a70 .event edge, v0x7f98abf46910_0;
L_0x7f98abf4ec80 .concat [ 6 26 0 0], L_0x7f98abf4f010, L_0x7f98ad073050;
L_0x7f98abf4edb0 .cmp/eq 32, L_0x7f98abf4ec80, L_0x7f98ad073098;
L_0x7f98abf4eef0 .functor MUXZ 6, L_0x7f98abf4f010, L_0x7f98abf4f120, L_0x7f98abf4edb0, C4<>;
S_0x7f98abf46ac0 .scope module, "pc1" "pc" 4 80, 9 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x7f98abf46d40_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  alias, 1 drivers
v0x7f98abf46dd0_0 .var "pc_new", 31 0;
v0x7f98abf46e60_0 .net "pc_prev", 31 0, v0x7f98abf477a0_0;  alias, 1 drivers
v0x7f98abf46ef0_0 .net "pcctl", 0 0, L_0x7f98abf4e780;  alias, 1 drivers
v0x7f98abf46f90_0 .net "reset", 0 0, v0x7f98abf4d260_0;  alias, 1 drivers
S_0x7f98abf470d0 .scope module, "pcmux" "PCmux3to1" 4 149, 10 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7f98abf473e0_0 .net "ALUOut", 31 0, v0x7f98abf49340_0;  1 drivers
v0x7f98abf474a0_0 .net "ALU_result", 31 0, v0x7f98abf43f00_0;  alias, 1 drivers
v0x7f98abf47560_0 .var "Jump_address", 31 0;
v0x7f98abf47610_0 .net "PCSource", 1 0, v0x7f98abf46000_0;  alias, 1 drivers
v0x7f98abf476d0_0 .net "PC_in", 31 0, v0x7f98abf46dd0_0;  alias, 1 drivers
v0x7f98abf477a0_0 .var "PC_out", 31 0;
v0x7f98abf47850_0 .net "instr15_0", 15 0, L_0x7f98abf50520;  1 drivers
v0x7f98abf478f0_0 .net "instr20_16", 4 0, L_0x7f98abf51070;  1 drivers
v0x7f98abf479a0_0 .net "instr25_21", 4 0, L_0x7f98abf50e10;  1 drivers
E_0x7f98abf45870/0 .event edge, v0x7f98abf46dd0_0, v0x7f98abf479a0_0, v0x7f98abf478f0_0, v0x7f98abf47850_0;
E_0x7f98abf45870/1 .event edge, v0x7f98abf46000_0, v0x7f98abf43f00_0, v0x7f98abf473e0_0, v0x7f98abf47560_0;
E_0x7f98abf45870 .event/or E_0x7f98abf45870/0, E_0x7f98abf45870/1;
S_0x7f98abf47b50 .scope module, "regfile" "registers" 4 122, 11 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x7f98abf50790 .functor BUFZ 32, L_0x7f98abf505d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f98abf50a40 .functor BUFZ 32, L_0x7f98abf50880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f98abf480d0_0 .net "RegWrite", 0 0, v0x7f98abf462f0_0;  alias, 1 drivers
v0x7f98abf48190_0 .net *"_ivl_0", 31 0, L_0x7f98abf505d0;  1 drivers
v0x7f98abf48220_0 .net *"_ivl_10", 6 0, L_0x7f98abf50920;  1 drivers
L_0x7f98ad073368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98abf482b0_0 .net *"_ivl_13", 1 0, L_0x7f98ad073368;  1 drivers
v0x7f98abf48360_0 .net *"_ivl_2", 6 0, L_0x7f98abf50670;  1 drivers
L_0x7f98ad073320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98abf48450_0 .net *"_ivl_5", 1 0, L_0x7f98ad073320;  1 drivers
v0x7f98abf48500_0 .net *"_ivl_8", 31 0, L_0x7f98abf50880;  1 drivers
v0x7f98abf485b0_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  alias, 1 drivers
v0x7f98abf48680_0 .net "readR1", 4 0, L_0x7f98abf50480;  alias, 1 drivers
v0x7f98abf48790_0 .net "readR2", 4 0, L_0x7f98abf50280;  alias, 1 drivers
v0x7f98abf48820_0 .net "readdata1", 31 0, L_0x7f98abf50790;  alias, 1 drivers
v0x7f98abf488d0_0 .net "readdata2", 31 0, L_0x7f98abf50a40;  alias, 1 drivers
v0x7f98abf48990 .array "register", 0 31, 31 0;
v0x7f98abf48a20_0 .net "reset", 0 0, v0x7f98abf4d260_0;  alias, 1 drivers
v0x7f98abf48ab0_0 .net "writeR", 4 0, L_0x7f98abf4fb30;  alias, 1 drivers
v0x7f98abf48b60_0 .net "writedata", 31 0, L_0x7f98abf4fed0;  alias, 1 drivers
L_0x7f98abf505d0 .array/port v0x7f98abf48990, L_0x7f98abf50670;
L_0x7f98abf50670 .concat [ 5 2 0 0], L_0x7f98abf50480, L_0x7f98ad073320;
L_0x7f98abf50880 .array/port v0x7f98abf48990, L_0x7f98abf50920;
L_0x7f98abf50920 .concat [ 5 2 0 0], L_0x7f98abf50280, L_0x7f98ad073368;
S_0x7f98abf47e40 .scope begin, "$unm_blk_40" "$unm_blk_40" 11 17, 11 17 0, S_0x7f98abf47b50;
 .timescale 0 0;
v0x7f98abf48010_0 .var/i "i", 31 0;
S_0x7f98abf48cf0 .scope module, "stm" "CPU_statemachine" 4 77, 12 1 0, S_0x7f98abf3b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7f98abc16910 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7f98abf48ed0_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  alias, 1 drivers
v0x7f98abf48f70_0 .net "reset", 0 0, v0x7f98abf4d260_0;  alias, 1 drivers
v0x7f98abf49010_0 .net "stall", 0 0, v0x7f98abf4bf40_0;  1 drivers
v0x7f98abf490c0_0 .var "state", 2 0;
S_0x7f98abf4c1f0 .scope module, "ram" "ram_tiny_CPU" 3 83, 13 1 0, S_0x7f98abf1cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7f98abf38a90 .param/str "RAM_INIT_FILE" 0 13 10, "./CPU_ram/ram_code.txt";
v0x7f98abf4c770_0 .net "address", 31 0, L_0x7f98abf4f5b0;  alias, 1 drivers
v0x7f98abf4c840_0 .net "byteenable", 3 0, v0x7f98abf4b0d0_0;  alias, 1 drivers
v0x7f98abf4c8f0_0 .net "clk", 0 0, v0x7f98abf4cfe0_0;  alias, 1 drivers
v0x7f98abf4c9a0 .array "memory", 0 4095, 31 0;
v0x7f98abf4ca30_0 .net "read", 0 0, v0x7f98abf45e50_0;  alias, 1 drivers
v0x7f98abf4cb40_0 .var "readdata", 31 0;
v0x7f98abf4cc10_0 .net "write", 0 0, v0x7f98abf45ee0_0;  alias, 1 drivers
v0x7f98abf4cce0_0 .net "writedata", 31 0, L_0x7f98abf4e600;  alias, 1 drivers
S_0x7f98abf4c4f0 .scope begin, "$unm_blk_44" "$unm_blk_44" 13 14, 13 14 0, S_0x7f98abf4c1f0;
 .timescale 0 0;
v0x7f98abf4c6b0_0 .var/i "i", 31 0;
S_0x7f98abf1cb60 .scope module, "alu_tb" "alu_tb" 14 1;
 .timescale 0 0;
v0x7f98abf4e0a0_0 .var "ALUOperation", 3 0;
v0x7f98abf4e130_0 .net "ALU_result", 31 0, v0x7f98abf4d960_0;  1 drivers
v0x7f98abf4e1c0_0 .var "a", 31 0;
v0x7f98abf4e290_0 .var "b", 31 0;
v0x7f98abf4e340_0 .net "zero", 0 0, L_0x7f98abf513c0;  1 drivers
S_0x7f98abf4d5d0 .scope module, "dut" "alu" 14 10, 5 1 0, S_0x7f98abf1cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /OUTPUT 32 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
enum0x7f98abc1b820 .enum4 (4)
   "AND" 4'b0000,
   "OR" 4'b0001,
   "ADD" 4'b0010,
   "SUBTRACT" 4'b0110,
   "SET_ON_LESS_THAN" 4'b0111,
   "NOR" 4'b1100
 ;
v0x7f98abf4d8a0_0 .net "ALUOperation", 3 0, v0x7f98abf4e0a0_0;  1 drivers
v0x7f98abf4d960_0 .var "ALU_result", 31 0;
L_0x7f98ad073488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4da10_0 .net/2u *"_ivl_0", 31 0, L_0x7f98ad073488;  1 drivers
v0x7f98abf4dad0_0 .net *"_ivl_2", 0 0, L_0x7f98abf50fb0;  1 drivers
L_0x7f98ad0734d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4db70_0 .net/2s *"_ivl_4", 1 0, L_0x7f98ad0734d0;  1 drivers
L_0x7f98ad073518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98abf4dc60_0 .net/2s *"_ivl_6", 1 0, L_0x7f98ad073518;  1 drivers
v0x7f98abf4dd10_0 .net *"_ivl_8", 1 0, L_0x7f98abf512e0;  1 drivers
v0x7f98abf4ddc0_0 .net "a", 31 0, v0x7f98abf4e1c0_0;  1 drivers
v0x7f98abf4de70_0 .net "b", 31 0, v0x7f98abf4e290_0;  1 drivers
v0x7f98abf4df80_0 .net "zero", 0 0, L_0x7f98abf513c0;  alias, 1 drivers
E_0x7f98abf4d850 .event edge, v0x7f98abf4d8a0_0, v0x7f98abf4ddc0_0, v0x7f98abf4de70_0;
L_0x7f98abf50fb0 .cmp/eq 32, v0x7f98abf4d960_0, L_0x7f98ad073488;
L_0x7f98abf512e0 .functor MUXZ 2, L_0x7f98ad073518, L_0x7f98ad0734d0, L_0x7f98abf50fb0, C4<>;
L_0x7f98abf513c0 .part L_0x7f98abf512e0, 0, 1;
    .scope S_0x7f98abf48cf0;
T_0 ;
    %wait E_0x7f98abf45000;
    %load/vec4 v0x7f98abf48f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f98abf49010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f98abf490c0_0;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f98abf490c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f98abf490c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f98abf490c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f98abf490c0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f98abf490c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f98abf490c0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f98abf46ac0;
T_1 ;
    %wait E_0x7f98abf45000;
    %load/vec4 v0x7f98abf46f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f98abf46dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f98abf46ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f98abf46e60_0;
    %assign/vec4 v0x7f98abf46dd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f98abf456b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf462f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f98abf456b0;
T_3 ;
    %wait E_0x7f98abf45a70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf46250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf462f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf46000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf46110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf461b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45f70_0, 0, 1;
    %load/vec4 v0x7f98abf46910_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf46110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf46000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45d80_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f98abf46910_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf46110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45cd0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f98abf46910_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7f98abf46730_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf45b50_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f98abf45c00_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f98abf46910_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x7f98abf46730_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45e50_0, 0, 1;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45ee0_0, 0, 1;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf462f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf46250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45f70_0, 0, 1;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf462f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf46250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf45f70_0, 0, 1;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x7f98abf46910_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf462f0_0, 0, 1;
    %load/vec4 v0x7f98abf46730_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf46250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf45f70_0, 0, 1;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
T_3.19 ;
T_3.13 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f98abf44640;
T_4 ;
    %wait E_0x7f98abf441b0;
    %load/vec4 v0x7f98abf449f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7f98abf449f0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f98abf44c50_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f98abf449f0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f98abf44c50_0, 0, 32;
T_4.1 ;
    %load/vec4 v0x7f98abf44c50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f98abf44b60_0, 0, 32;
    %load/vec4 v0x7f98abf44950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7f98abf44ab0_0;
    %store/vec4 v0x7f98abf44890_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f98abf44890_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7f98abf44c50_0;
    %store/vec4 v0x7f98abf44890_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7f98abf44b60_0;
    %store/vec4 v0x7f98abf44890_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f98abf44d40;
T_5 ;
    %wait E_0x7f98abf45000;
    %load/vec4 v0x7f98abf45550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f98abf453f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f98abf45300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f98abf45260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f98abf45190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f98abf45040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f98abf454a0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7f98abf453f0_0, 0;
    %load/vec4 v0x7f98abf454a0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f98abf45300_0, 0;
    %load/vec4 v0x7f98abf454a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f98abf45260_0, 0;
    %load/vec4 v0x7f98abf454a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7f98abf45190_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f98abf47b50;
T_6 ;
    %wait E_0x7f98abf45000;
    %fork t_1, S_0x7f98abf47e40;
    %jmp t_0;
    .scope S_0x7f98abf47e40;
t_1 ;
    %load/vec4 v0x7f98abf48a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f98abf48010_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7f98abf48010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f98abf48010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f98abf48990, 0, 4;
    %load/vec4 v0x7f98abf48010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f98abf48010_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f98abf480d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7f98abf48b60_0;
    %load/vec4 v0x7f98abf48ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f98abf48990, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x7f98abf47b50;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f98abf2f5e0;
T_7 ;
Ewait_0 .event/or E_0x7f98abf37cb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f98abf39520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %and;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %or;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %add;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %sub;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7f98abf44360_0;
    %load/vec4 v0x7f98abf44410_0;
    %or;
    %inv;
    %store/vec4 v0x7f98abf43f00_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f98abf470d0;
T_8 ;
    %wait E_0x7f98abf45870;
    %load/vec4 v0x7f98abf476d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f98abf479a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f98abf478f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f98abf47850_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f98abf47560_0, 0, 32;
    %load/vec4 v0x7f98abf47610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7f98abf474a0_0;
    %store/vec4 v0x7f98abf477a0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7f98abf473e0_0;
    %store/vec4 v0x7f98abf477a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f98abf47560_0;
    %store/vec4 v0x7f98abf477a0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f98abf3b530;
T_9 ;
    %wait E_0x7f98abf45000;
    %load/vec4 v0x7f98abf4be30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f98abf4bc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f98abf4bcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f98abf49340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f98abf4bab0_0;
    %assign/vec4 v0x7f98abf4bc30_0, 0;
    %load/vec4 v0x7f98abf4bb60_0;
    %assign/vec4 v0x7f98abf4bcd0_0, 0;
    %load/vec4 v0x7f98abf495b0_0;
    %assign/vec4 v0x7f98abf49340_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f98abf4c1f0;
T_10 ;
    %fork t_3, S_0x7f98abf4c4f0;
    %jmp t_2;
    .scope S_0x7f98abf4c4f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f98abf4c6b0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f98abf4c6b0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f98abf4c6b0_0;
    %store/vec4a v0x7f98abf4c9a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f98abf4c6b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f98abf4c6b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call/w 13 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7f98abf38a90 {0 0 0};
    %vpi_call/w 13 23 "$readmemh", P_0x7f98abf38a90, v0x7f98abf4c9a0 {0 0 0};
    %end;
    .scope S_0x7f98abf4c1f0;
t_2 %join;
    %end;
    .thread T_10;
    .scope S_0x7f98abf4c1f0;
T_11 ;
    %wait E_0x7f98abf45000;
    %load/vec4 v0x7f98abf4cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f98abf4cce0_0;
    %ix/getv 3, v0x7f98abf4c770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f98abf4c9a0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f98abf4ca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/getv 4, v0x7f98abf4c770_0;
    %load/vec4a v0x7f98abf4c9a0, 4;
    %assign/vec4 v0x7f98abf4cb40_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f98abf1cf00;
T_12 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f98abf1cf00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf4cfe0_0, 0, 1;
    %pushi/vec4 26, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7f98abf4cfe0_0;
    %inv;
    %store/vec4 v0x7f98abf4cfe0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f98abf4cfe0_0;
    %inv;
    %store/vec4 v0x7f98abf4cfe0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x7f98abf1cf00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf4d260_0, 0, 1;
    %wait E_0x7f98abf377f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98abf4d260_0, 0, 1;
    %wait E_0x7f98abf377f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98abf4d260_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %wait E_0x7f98abf377f0;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h", v0x7f98abf4d140_0, v0x7f98abf4d1d0_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x7f98abf4d5d0;
T_14 ;
Ewait_1 .event/or E_0x7f98abf4d850, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f98abf4d8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %and;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %or;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %add;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %sub;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x7f98abf4ddc0_0;
    %load/vec4 v0x7f98abf4de70_0;
    %or;
    %inv;
    %store/vec4 v0x7f98abf4d960_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
    "alu_tb.v";
