Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Oct  4 10:27:48 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.806        0.000                      0                  294        0.173        0.000                      0                  294        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_100m_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_100m_clk_wiz_0        5.806        0.000                      0                  294        0.173        0.000                      0                  294        4.500        0.000                       0                   172  
  clk_25m_clk_wiz_0                                                                                                                                                    38.408        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_wiz_0
  To Clock:  clk_100m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.487ns (35.869%)  route 2.659ns (64.131%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.410 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.410    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.675 r  u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.675    u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1_n_6
    SLICE_X107Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.404     9.061    u_cop/clk_100m
    SLICE_X107Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[17]/C
                         clock pessimism              0.449     9.510    
                         clock uncertainty           -0.088     9.422    
    SLICE_X107Y80        FDCE (Setup_fdce_C_D)        0.059     9.481    u_cop/s022s03_cycle_delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.403ns (34.543%)  route 2.659ns (65.457%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.410 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.410    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.591 r  u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.591    u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1_n_7
    SLICE_X107Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.404     9.061    u_cop/clk_100m
    SLICE_X107Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[16]/C
                         clock pessimism              0.449     9.510    
                         clock uncertainty           -0.088     9.422    
    SLICE_X107Y80        FDCE (Setup_fdce_C_D)        0.059     9.481    u_cop/s022s03_cycle_delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.389ns (34.317%)  route 2.659ns (65.683%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.577 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.577    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_6
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.403     9.060    u_cop/clk_100m
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[13]/C
                         clock pessimism              0.449     9.509    
                         clock uncertainty           -0.088     9.421    
    SLICE_X107Y79        FDCE (Setup_fdce_C_D)        0.059     9.480    u_cop/s022s03_cycle_delay_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.384ns (34.235%)  route 2.659ns (65.765%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.572 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.572    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_4
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.403     9.060    u_cop/clk_100m
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[15]/C
                         clock pessimism              0.449     9.509    
                         clock uncertainty           -0.088     9.421    
    SLICE_X107Y79        FDCE (Setup_fdce_C_D)        0.059     9.480    u_cop/s022s03_cycle_delay_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.324ns (33.245%)  route 2.659ns (66.755%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.512 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.512    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_5
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.403     9.060    u_cop/clk_100m
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[14]/C
                         clock pessimism              0.449     9.509    
                         clock uncertainty           -0.088     9.421    
    SLICE_X107Y79        FDCE (Setup_fdce_C_D)        0.059     9.480    u_cop/s022s03_cycle_delay_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u_cop/state_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.728ns (43.099%)  route 2.281ns (56.901%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 9.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.564    -0.462    u_cop/clk_100m
    SLICE_X112Y80        FDCE                                         r  u_cop/state_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.433    -0.029 r  u_cop/state_c_reg[3]/Q
                         net (fo=11, routed)          0.743     0.714    u_cop/state_c[3]
    SLICE_X113Y80        LUT5 (Prop_lut5_I2_O)        0.105     0.819 r  u_cop/s042idle_start_r1_i_6/O
                         net (fo=1, routed)           0.837     1.656    u_cop/s042idle_start_r1_i_6_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I4_O)        0.105     1.761 f  u_cop/s042idle_start_r1_i_1/O
                         net (fo=10, routed)          0.694     2.455    u_cop/s042idle_start
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.105     2.560 r  u_cop/delay_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     2.560    u_cop/delay_cnt[0]_i_5_n_0
    SLICE_X112Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.983 r  u_cop/delay_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.983    u_cop/delay_cnt_reg[0]_i_2_n_0
    SLICE_X112Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.083 r  u_cop/delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.083    u_cop/delay_cnt_reg[4]_i_1_n_0
    SLICE_X112Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.183 r  u_cop/delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    u_cop/delay_cnt_reg[8]_i_1_n_0
    SLICE_X112Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.283 r  u_cop/delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.291    u_cop/delay_cnt_reg[12]_i_1_n_0
    SLICE_X112Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.548 r  u_cop/delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.548    u_cop/delay_cnt_reg[16]_i_1_n_6
    SLICE_X112Y75        FDCE                                         r  u_cop/delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.400     9.057    u_cop/clk_100m
    SLICE_X112Y75        FDCE                                         r  u_cop/delay_cnt_reg[17]/C
                         clock pessimism              0.450     9.507    
                         clock uncertainty           -0.088     9.419    
    SLICE_X112Y75        FDCE (Setup_fdce_C_D)        0.101     9.520    u_cop/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.305ns (32.925%)  route 2.659ns (67.075%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.312 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.312    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.493 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.493    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_7
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.403     9.060    u_cop/clk_100m
    SLICE_X107Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[12]/C
                         clock pessimism              0.449     9.509    
                         clock uncertainty           -0.088     9.421    
    SLICE_X107Y79        FDCE (Setup_fdce_C_D)        0.059     9.480    u_cop/s022s03_cycle_delay_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.291ns (32.687%)  route 2.659ns (67.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.479 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.479    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_6
    SLICE_X107Y78        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.401     9.058    u_cop/clk_100m
    SLICE_X107Y78        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[9]/C
                         clock pessimism              0.449     9.507    
                         clock uncertainty           -0.088     9.419    
    SLICE_X107Y78        FDCE (Setup_fdce_C_D)        0.059     9.478    u_cop/s022s03_cycle_delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.286ns (32.601%)  route 2.659ns (67.399%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.555    -0.471    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/Q
                         net (fo=20, routed)          1.450     1.358    u_cop/add_s022s03_cycle_delay_cnt
    SLICE_X106Y79        LUT4 (Prop_lut4_I0_O)        0.105     1.463 r  u_cop/state_out_c[3]_i_4/O
                         net (fo=1, routed)           0.510     1.974    u_cop/state_out_c[3]_i_4_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.105     2.079 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.698     2.777    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X107Y77        LUT2 (Prop_lut2_I1_O)        0.105     2.882 r  u_cop/s022s03_cycle_delay_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.882    u_cop/s022s03_cycle_delay_cnt[4]_i_2_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.214 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.474 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.474    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_4
    SLICE_X107Y78        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.401     9.058    u_cop/clk_100m
    SLICE_X107Y78        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[11]/C
                         clock pessimism              0.449     9.507    
                         clock uncertainty           -0.088     9.419    
    SLICE_X107Y78        FDCE (Setup_fdce_C_D)        0.059     9.478    u_cop/s022s03_cycle_delay_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 u_cop/s012s02_cycle_delay_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s012s02_cycle_delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.693ns (43.051%)  route 2.240ns (56.949%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.561    -0.465    u_cop/clk_100m
    SLICE_X111Y78        FDCE                                         r  u_cop/s012s02_cycle_delay_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.379    -0.086 f  u_cop/s012s02_cycle_delay_cnt_reg[17]/Q
                         net (fo=2, routed)           0.787     0.702    u_cop/s012s02_cycle_delay_cnt_reg[17]
    SLICE_X112Y76        LUT4 (Prop_lut4_I1_O)        0.105     0.807 f  u_cop/state_out_c[2]_i_4/O
                         net (fo=1, routed)           0.819     1.626    u_cop/state_out_c[2]_i_4_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.105     1.731 f  u_cop/state_out_c[2]_i_2/O
                         net (fo=9, routed)           0.625     2.356    u_cop/state_out_c[2]_i_2_n_0
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.105     2.461 r  u_cop/s012s02_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.461    u_cop/s012s02_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.901 r  u_cop/s012s02_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.909    u_cop/s012s02_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.007 r  u_cop/s012s02_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.007    u_cop/s012s02_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.105 r  u_cop/s012s02_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.105    u_cop/s012s02_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.203 r  u_cop/s012s02_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.203    u_cop/s012s02_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.468 r  u_cop/s012s02_cycle_delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.468    u_cop/s012s02_cycle_delay_cnt_reg[16]_i_1_n_6
    SLICE_X111Y78        FDCE                                         r  u_cop/s012s02_cycle_delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         1.403     9.060    u_cop/clk_100m
    SLICE_X111Y78        FDCE                                         r  u_cop/s012s02_cycle_delay_cnt_reg[17]/C
                         clock pessimism              0.475     9.535    
                         clock uncertainty           -0.088     9.447    
    SLICE_X111Y78        FDCE (Setup_fdce_C_D)        0.059     9.506    u_cop/s012s02_cycle_delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  6.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_cop/s2_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s2_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.629    -0.554    u_cop/clk_100m
    SLICE_X113Y81        FDCE                                         r  u_cop/s2_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/s2_cnt_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.285    u_cop/s2_cnt[0]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.048    -0.237 r  u_cop/s2_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_cop/s2_cnt[4]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.899    -0.793    u_cop/clk_100m
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[4]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.131    -0.410    u_cop/s2_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_cop/s2_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s2_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.629    -0.554    u_cop/clk_100m
    SLICE_X113Y81        FDCE                                         r  u_cop/s2_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/s2_cnt_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.285    u_cop/s2_cnt[0]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  u_cop/s2_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_cop/s2_cnt[3]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.899    -0.793    u_cop/clk_100m
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[3]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.120    -0.421    u_cop/s2_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_cop/s012s02_start_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s012s02_start_r2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.627    -0.556    u_cop/clk_100m
    SLICE_X111Y79        FDPE                                         r  u_cop/s012s02_start_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  u_cop/s012s02_start_r1_reg/Q
                         net (fo=2, routed)           0.106    -0.309    u_cop/s012s02_start_r1
    SLICE_X112Y78        FDPE                                         r  u_cop/s012s02_start_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.896    -0.796    u_cop/clk_100m
    SLICE_X112Y78        FDPE                                         r  u_cop/s012s02_start_r2_reg/C
                         clock pessimism              0.253    -0.543    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.052    -0.491    u_cop/s012s02_start_r2_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_cop/idle2s01_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.623    -0.560    u_cop/clk_100m
    SLICE_X108Y76        FDPE                                         r  u_cop/idle2s01_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.412 f  u_cop/idle2s01_start_r2_reg/Q
                         net (fo=1, routed)           0.057    -0.355    u_cop/idle2s01_start_r2
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.098    -0.257 r  u_cop/add_idle2s01_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_cop/add_idle2s01_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X108Y76        FDCE                                         r  u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X108Y76        FDCE                                         r  u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.560    
    SLICE_X108Y76        FDCE (Hold_fdce_C_D)         0.120    -0.440    u_cop/add_idle2s01_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_cop/s032s04_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s032s04_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.622    -0.561    u_cop/clk_100m
    SLICE_X108Y74        FDPE                                         r  u_cop/s032s04_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.413 f  u_cop/s032s04_start_r2_reg/Q
                         net (fo=1, routed)           0.057    -0.356    u_cop/s032s04_start_r2
    SLICE_X108Y74        LUT4 (Prop_lut4_I0_O)        0.098    -0.258 r  u_cop/add_s032s04_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u_cop/add_s032s04_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X108Y74        FDCE                                         r  u_cop/add_s032s04_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.889    -0.803    u_cop/clk_100m
    SLICE_X108Y74        FDCE                                         r  u_cop/add_s032s04_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.561    
    SLICE_X108Y74        FDCE (Hold_fdce_C_D)         0.120    -0.441    u_cop/add_s032s04_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_cop/s2_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s2_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.629    -0.554    u_cop/clk_100m
    SLICE_X113Y81        FDCE                                         r  u_cop/s2_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/s2_cnt_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.281    u_cop/s2_cnt[0]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  u_cop/s2_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_cop/s2_cnt[2]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.899    -0.793    u_cop/clk_100m
    SLICE_X112Y81        FDCE                                         r  u_cop/s2_cnt_reg[2]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.121    -0.420    u_cop/s2_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_cop/s022s03_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s022s03_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.623    -0.560    u_cop/clk_100m
    SLICE_X106Y76        FDPE                                         r  u_cop/s022s03_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.432 f  u_cop/s022s03_start_r2_reg/Q
                         net (fo=1, routed)           0.058    -0.373    u_cop/s022s03_start_r2
    SLICE_X106Y76        LUT4 (Prop_lut4_I0_O)        0.099    -0.274 r  u_cop/add_s022s03_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u_cop/add_s022s03_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.560    
    SLICE_X106Y76        FDCE (Hold_fdce_C_D)         0.091    -0.469    u_cop/add_s022s03_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_cop/s042idle_start_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s042idle_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.260%)  route 0.071ns (23.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.624    -0.559    u_cop/clk_100m
    SLICE_X110Y76        FDPE                                         r  u_cop/s042idle_start_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.431 r  u_cop/s042idle_start_r1_reg/Q
                         net (fo=2, routed)           0.071    -0.360    u_cop/s042idle_start_r1
    SLICE_X110Y76        LUT4 (Prop_lut4_I1_O)        0.099    -0.261 r  u_cop/add_s042idle_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.261    u_cop/add_s042idle_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X110Y76        FDCE                                         r  u_cop/add_s042idle_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.893    -0.799    u_cop/clk_100m
    SLICE_X110Y76        FDCE                                         r  u_cop/add_s042idle_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.240    -0.559    
    SLICE_X110Y76        FDCE (Hold_fdce_C_D)         0.091    -0.468    u_cop/add_s042idle_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_cop/state_out_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/state_out_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.590%)  route 0.126ns (40.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.629    -0.554    u_cop/clk_100m
    SLICE_X109Y82        FDCE                                         r  u_cop/state_out_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/state_out_c_reg[1]/Q
                         net (fo=10, routed)          0.126    -0.287    u_cop/state_out_c[1]
    SLICE_X109Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  u_cop/state_out_c[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_cop/state_out_n__0[1]
    SLICE_X109Y82        FDCE                                         r  u_cop/state_out_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.897    -0.795    u_cop/clk_100m
    SLICE_X109Y82        FDCE                                         r  u_cop/state_out_c_reg[1]/C
                         clock pessimism              0.241    -0.554    
    SLICE_X109Y82        FDCE (Hold_fdce_C_D)         0.092    -0.462    u_cop/state_out_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_cop/state_out_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/state_out_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.023%)  route 0.133ns (38.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.629    -0.554    u_cop/clk_100m
    SLICE_X108Y82        FDCE                                         r  u_cop/state_out_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_cop/state_out_c_reg[3]/Q
                         net (fo=10, routed)          0.133    -0.256    u_cop/state_out_c[3]
    SLICE_X108Y82        LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  u_cop/state_out_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    u_cop/state_out_n__0[3]
    SLICE_X108Y82        FDCE                                         r  u_cop/state_out_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=171, routed)         0.897    -0.795    u_cop/clk_100m
    SLICE_X108Y82        FDCE                                         r  u_cop/state_out_c_reg[3]/C
                         clock pessimism              0.241    -0.554    
    SLICE_X108Y82        FDCE (Hold_fdce_C_D)         0.121    -0.433    u_cop/state_out_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y83    u_cop/ad_data_f1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y83    u_cop/ad_data_f2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X112Y83    u_cop/ad_data_r1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y87    u_cop/da_data_reg[7]_lopt_replica_3/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y89    u_cop/da_data_reg[7]_lopt_replica_4/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y89    u_cop/da_data_reg[7]_lopt_replica_5/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y87    u_cop/da_data_reg[7]_lopt_replica_6/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y89    u_cop/da_data_reg[7]_lopt_replica_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    u_cop/ad_data_f1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    u_cop/ad_data_f2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    u_cop/ad_data_r1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y71    u_cop/delay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y71    u_cop/delay_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y71    u_cop/delay_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y71    u_cop/delay_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y72    u_cop/delay_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y72    u_cop/delay_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y72    u_cop/delay_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y73    u_cop/delay_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y73    u_cop/delay_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y74    u_cop/delay_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y75    u_cop/delay_cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y73    u_cop/delay_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y73    u_cop/delay_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y80    u_cop/idle2s01_cycle_delay_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y80    u_cop/idle2s01_cycle_delay_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y80    u_cop/idle2s01_cycle_delay_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y80    u_cop/idle2s01_cycle_delay_cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_wiz_0
  To Clock:  clk_25m_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_ip_clk_wiz/u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



