{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:55:46 2019 " "Info: Processing started: Sun Jul 07 17:55:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst9\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst9\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst9\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst11\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst11\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst11\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal2 " "Info: Detected ripple clock \"divfreq:inst4\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register render:inst1\|coluna_carro3\[4\] register inst5 21.23 MHz 47.1 ns Internal " "Info: Clock \"clock\" has Internal fmax of 21.23 MHz between source register \"render:inst1\|coluna_carro3\[4\]\" and destination register \"inst5\" (period= 47.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.800 ns + Longest register register " "Info: + Longest register to register delay is 37.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns render:inst1\|coluna_carro3\[4\] 1 REG LC8_F14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_F14; Fanout = 7; REG Node = 'render:inst1\|coluna_carro3\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { render:inst1|coluna_carro3[4] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 3.400 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 2 COMB LC4_F13 2 " "Info: 2: + IC(2.200 ns) + CELL(1.200 ns) = 3.400 ns; Loc. = LC4_F13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { render:inst1|coluna_carro3[4] render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.700 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 3 COMB LC5_F13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 3.700 ns; Loc. = LC5_F13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.000 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 4 COMB LC6_F13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.000 ns; Loc. = LC6_F13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.300 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 5 COMB LC7_F13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 4.300 ns; Loc. = LC7_F13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.600 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 6 COMB LC8_F13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 4.600 ns; Loc. = LC8_F13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 5.700 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 7 COMB LC1_F15 2 " "Info: 7: + IC(0.800 ns) + CELL(0.300 ns) = 5.700 ns; Loc. = LC1_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.000 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 8 COMB LC2_F15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 6.000 ns; Loc. = LC2_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.300 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 9 COMB LC3_F15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 6.300 ns; Loc. = LC3_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.600 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 10 COMB LC4_F15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 6.600 ns; Loc. = LC4_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.900 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 11 COMB LC5_F15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 6.900 ns; Loc. = LC5_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.200 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 12 COMB LC6_F15 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 7.200 ns; Loc. = LC6_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.500 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 13 COMB LC7_F15 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 7.500 ns; Loc. = LC7_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.800 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 14 COMB LC8_F15 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 7.800 ns; Loc. = LC8_F15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 8.900 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 15 COMB LC1_F17 2 " "Info: 15: + IC(0.800 ns) + CELL(0.300 ns) = 8.900 ns; Loc. = LC1_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.200 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 16 COMB LC2_F17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 9.200 ns; Loc. = LC2_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.500 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 17 COMB LC3_F17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 9.500 ns; Loc. = LC3_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.800 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 18 COMB LC4_F17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 9.800 ns; Loc. = LC4_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.100 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 19 COMB LC5_F17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 10.100 ns; Loc. = LC5_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.400 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 20 COMB LC6_F17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 10.400 ns; Loc. = LC6_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.700 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 21 COMB LC7_F17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 10.700 ns; Loc. = LC7_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.000 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 22 COMB LC8_F17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 11.000 ns; Loc. = LC8_F17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 12.100 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT 23 COMB LC1_F19 2 " "Info: 23: + IC(0.800 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC1_F19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.400 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT 24 COMB LC2_F19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 12.400 ns; Loc. = LC2_F19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.700 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT 25 COMB LC3_F19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 12.700 ns; Loc. = LC3_F19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.000 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT 26 COMB LC4_F19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 13.000 ns; Loc. = LC4_F19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 14.300 ns render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\] 27 COMB LC5_F19 1 " "Info: 27: + IC(0.000 ns) + CELL(1.300 ns) = 14.300 ns; Loc. = LC5_F19; Fanout = 1; COMB Node = 'render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 18.800 ns render:inst1\|always1~92 28 COMB LC1_F18 1 " "Info: 28: + IC(2.200 ns) + CELL(2.300 ns) = 18.800 ns; Loc. = LC1_F18; Fanout = 1; COMB Node = 'render:inst1\|always1~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] render:inst1|always1~92 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 23.300 ns render:inst1\|always1~94 29 COMB LC7_F19 2 " "Info: 29: + IC(2.200 ns) + CELL(2.300 ns) = 23.300 ns; Loc. = LC7_F19; Fanout = 2; COMB Node = 'render:inst1\|always1~94'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { render:inst1|always1~92 render:inst1|always1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 27.800 ns render:inst1\|LessThan17~14 30 COMB LC4_F22 1 " "Info: 30: + IC(2.200 ns) + CELL(2.300 ns) = 27.800 ns; Loc. = LC4_F22; Fanout = 1; COMB Node = 'render:inst1\|LessThan17~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { render:inst1|always1~94 render:inst1|LessThan17~14 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.200 ns render:inst1\|always1~100 31 COMB LC3_F22 1 " "Info: 31: + IC(0.600 ns) + CELL(1.800 ns) = 30.200 ns; Loc. = LC3_F22; Fanout = 1; COMB Node = 'render:inst1\|always1~100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|LessThan17~14 render:inst1|always1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 33.600 ns render:inst1\|always1~201 32 COMB LC3_F23 1 " "Info: 32: + IC(2.200 ns) + CELL(1.200 ns) = 33.600 ns; Loc. = LC3_F23; Fanout = 1; COMB Node = 'render:inst1\|always1~201'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { render:inst1|always1~100 render:inst1|always1~201 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 34.500 ns render:inst1\|saida_carro~13 33 COMB LC4_F23 1 " "Info: 33: + IC(0.000 ns) + CELL(0.900 ns) = 34.500 ns; Loc. = LC4_F23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { render:inst1|always1~201 render:inst1|saida_carro~13 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 36.000 ns render:inst1\|saida_carro~8 34 COMB LC5_F23 1 " "Info: 34: + IC(0.000 ns) + CELL(1.500 ns) = 36.000 ns; Loc. = LC5_F23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { render:inst1|saida_carro~13 render:inst1|saida_carro~8 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 37.800 ns inst5 35 REG LC1_F23 1 " "Info: 35: + IC(0.600 ns) + CELL(1.200 ns) = 37.800 ns; Loc. = LC1_F23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 61.38 % ) " "Info: Total cell delay = 23.200 ns ( 61.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.600 ns ( 38.62 % ) " "Info: Total interconnect delay = 14.600 ns ( 38.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.800 ns" { render:inst1|coluna_carro3[4] render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] render:inst1|always1~92 render:inst1|always1~94 render:inst1|LessThan17~14 render:inst1|always1~100 render:inst1|always1~201 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.800 ns" { render:inst1|coluna_carro3[4] {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] {} render:inst1|always1~92 {} render:inst1|always1~94 {} render:inst1|LessThan17~14 {} render:inst1|always1~100 {} render:inst1|always1~201 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 2.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 2.200ns 2.200ns 0.600ns 2.200ns 0.000ns 0.000ns 0.600ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.200ns 0.900ns 1.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.700 ns - Smallest " "Info: - Smallest clock skew is -5.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst5 2 REG LC1_F23 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_F23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.000 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_D11 101 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D11; Fanout = 101; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.000 ns render:inst1\|coluna_carro3\[4\] 3 REG LC8_F14 7 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.000 ns; Loc. = LC8_F14; Fanout = 7; REG Node = 'render:inst1\|coluna_carro3\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { divfreq:inst4|temporal render:inst1|coluna_carro3[4] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.45 % ) " "Info: Total cell delay = 3.900 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.100 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[4] {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[4] {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.800 ns" { render:inst1|coluna_carro3[4] render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] render:inst1|always1~92 render:inst1|always1~94 render:inst1|LessThan17~14 render:inst1|always1~100 render:inst1|always1~201 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.800 ns" { render:inst1|coluna_carro3[4] {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} render:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] {} render:inst1|always1~92 {} render:inst1|always1~94 {} render:inst1|LessThan17~14 {} render:inst1|always1~100 {} render:inst1|always1~201 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 2.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 2.200ns 2.200ns 0.600ns 2.200ns 0.000ns 0.000ns 0.600ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.200ns 0.900ns 1.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[4] {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock -0.200 ns register " "Info: tsu for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is -0.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns + Longest pin register " "Info: + Longest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Cima 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 496 80 248 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 7.300 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC4_C22 2 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 7.300 ns; Loc. = LC4_C22; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 64.38 % ) " "Info: Total cell delay = 4.700 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 35.62 % ) " "Info: Total interconnect delay = 2.600 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC1_D22 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D22; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 10.000 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC4_C22 2 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC4_C22; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 39.00 % ) " "Info: Total cell delay = 3.900 ns ( 39.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 61.00 % ) " "Info: Total interconnect delay = 6.100 ns ( 61.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Rout inst3 18.400 ns register " "Info: tco from clock \"clock\" to destination pin \"Rout\" through register \"inst3\" is 18.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst3 2 REG LC3_C24 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register pin " "Info: + Longest register to pin delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC3_C24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.800 ns) 5.300 ns inst12 2 COMB LC7_F23 1 " "Info: 2: + IC(3.500 ns) + CELL(1.800 ns) = 5.300 ns; Loc. = LC7_F23; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { inst3 inst12 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 208 1640 1704 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 12.000 ns Rout 3 PIN PIN_236 0 " "Info: 3: + IC(1.600 ns) + CELL(5.100 ns) = 12.000 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'Rout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst12 Rout } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 240 1912 2088 256 "Rout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.900 ns ( 57.50 % ) " "Info: Total cell delay = 6.900 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 42.50 % ) " "Info: Total interconnect delay = 5.100 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 3.500ns 1.600ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 3.500ns 1.600ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock 4.300 ns register " "Info: th for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is 4.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC1_D22 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D22; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 10.000 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC4_C22 2 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC4_C22; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 39.00 % ) " "Info: Total cell delay = 3.900 ns ( 39.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 61.00 % ) " "Info: Total interconnect delay = 6.100 ns ( 61.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Cima 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 496 80 248 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 7.300 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC4_C22 2 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 7.300 ns; Loc. = LC4_C22; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 64.38 % ) " "Info: Total cell delay = 4.700 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 35.62 % ) " "Info: Total interconnect delay = 2.600 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:55:47 2019 " "Info: Processing ended: Sun Jul 07 17:55:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
