Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jan 23 12:04:21 2023
| Host         : DESKTOP-AOS9A1G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_inv_matrix_se_wrapper_control_sets_placed.rpt
| Design       : design_1_inv_matrix_se_wrapper
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   497 |
|    Minimum number of control sets                        |   497 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   656 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   497 |
| >= 0 to < 4        |   118 |
| >= 4 to < 6        |    43 |
| >= 6 to < 8        |    49 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    18 |
| >= 16              |   194 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2056 |          565 |
| No           | No                    | Yes                    |              87 |           27 |
| No           | Yes                   | No                     |            1243 |          370 |
| Yes          | No                    | No                     |            4451 |          722 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            3547 |          613 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                                                Set/Reset Signal                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                         | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                           |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                    |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                  |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                   |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                              | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                  | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                             | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/ld_btt_cntr_reg10                                                      |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                             |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                        |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                         | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                  |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_104_5_fu_99/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                            | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_104_5_fu_99/flow_control_loop_pipe_sequential_init_U/indvar_flatten10_fu_80_reg[6]                                                                                                     |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                       | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]                   | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/urem_4ns_4ns_4_8_1_U14/dividend0[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143_ap_start_reg_reg_1                                                                | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143_ap_start_reg_reg_0                                                                           |                3 |              4 |         1.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143_ap_start_reg_reg_1                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/i_fu_701                                                                                                                      | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143_ap_start_reg_reg                                                                             |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              5 |         1.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_53113_out                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[5]_i_1_n_0                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                6 |              6 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_55515_out                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_54314_out                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_51912_out                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                              | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/CONTROL_BUS_s_axi_U/int_ier12_out                                                                                                                                                                                                              | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U29/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                3 |              7 |         2.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                1 |              7 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U31/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/fdiv_32ns_32ns_32_10_no_dsp_1_U79/inverse_matrix_hw_wrapped_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/p_1_in10_out                                                                                    |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]                   | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]                                      |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                3 |              7 |         2.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                |                1 |              7 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                     | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/ap_NS_fsm1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L99_fu_219/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L9_fu_163/flow_control_loop_pipe_sequential_init_U/j_fu_420                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L911_fu_235/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L910_fu_227/flow_control_loop_pipe_sequential_init_U/j_fu_500                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                4 |              9 |         2.25 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L93_fu_171/flow_control_loop_pipe_sequential_init_U/j_fu_440                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                1 |              9 |         9.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                        |                4 |              9 |         2.25 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                     | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                7 |              9 |         1.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L94_fu_179/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L95_fu_187/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L96_fu_195/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L97_fu_203/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L98_fu_211/flow_control_loop_pipe_sequential_init_U/j_fu_460                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                8 |             10 |         1.25 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                4 |             10 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                3 |             10 |         3.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                3 |             10 |         3.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                1 |             10 |        10.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L1_L2_fu_143/flow_control_loop_pipe_sequential_init_U/i_fu_701                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_104_5_fu_99/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                            |                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                4 |             11 |         2.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             12 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                4 |             12 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |             14 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             14 |         2.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                2 |             14 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             14 |         2.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                1 |             14 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72_ap_start_reg_reg_0                          |                                                                                                                                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/i_fu_8401_out                                                                                                                                                          | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/flow_control_loop_pipe_sequential_init_U/i_fu_840                                                                                                                                 |                7 |             15 |         2.14 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                5 |             15 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                4 |             15 |         3.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L3_L4_fu_153/flow_control_loop_pipe_sequential_init_U/grp_inverse_matrix_hw_Pipeline_L3_L4_fu_153_ap_start_reg_reg                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                2 |             15 |         7.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                                                |                2 |             17 |         8.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |             17 |         8.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                5 |             19 |         3.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                        | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                                 |                2 |             21 |        10.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U31/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U29/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                6 |             22 |         3.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                7 |             22 |         3.14 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                5 |             22 |         4.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                4 |             22 |         5.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/fdiv_32ns_32ns_32_10_no_dsp_1_U79/inverse_matrix_hw_wrapped_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[7].pipe_reg[7][2]                                                           |                4 |             22 |         5.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |             22 |        11.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0 |                8 |             22 |         2.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               11 |             22 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                9 |             23 |         2.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                                    |                4 |             28 |         7.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                                |                3 |             28 |         9.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                                                |                7 |             28 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |               11 |             28 |         2.55 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                                |                3 |             29 |         9.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                7 |             30 |         4.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/flow_control_loop_pipe_sequential_init_U/icmp_ln45_reg_13390                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |             31 |         2.82 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                8 |             31 |         3.88 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L98_fu_211/ap_CS_fsm_reg[6]_1                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L98_fu_211/ap_CS_fsm_reg[6]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L98_fu_211/ap_CS_fsm_reg[6]_2                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                    | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/reg_2430                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg_0                                                                                            |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                                                           | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_reg_328_pp0_iter6_reg_reg[0]__0                                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/urem_4ns_4ns_4_8_1_U1/ap_CS_fsm_reg[4]_1                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/urem_4ns_4ns_4_8_1_U1/tmp_reg_328_pp0_iter6_reg_reg[0]__0_0                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/urem_4ns_4ns_4_8_1_U1/tmp_reg_328_pp0_iter6_reg_reg[0]__0                                                                                                         |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_OUTPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_OUTPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_OUTPUT_STREAM_V_data_V_U/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | design_1_inv_matrix_se_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |               32 |             32 |         1.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/urem_4ns_4ns_4_8_1_U1/ap_CS_fsm_reg[4]_2                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                4 |             34 |         8.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |             34 |        11.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                                    |                8 |             35 |         4.38 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               10 |             35 |         3.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                9 |             36 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               10 |             36 |         3.60 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               11 |             36 |         3.27 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                8 |             36 |         4.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                        |               11 |             36 |         3.27 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                6 |             37 |         6.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                6 |             37 |         6.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                6 |             37 |         6.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/regslice_both_INPUT_STREAM_V_data_V_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                6 |             37 |         6.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                3 |             37 |        12.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |               10 |             37 |         3.70 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                              |               10 |             37 |         3.70 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                                                                |                3 |             37 |        12.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/ratio_reg_15070                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |               21 |             38 |         1.81 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                              |                4 |             38 |         9.50 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |             38 |        12.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             38 |         6.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                6 |             38 |         6.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |               10 |             39 |         3.90 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                8 |             40 |         5.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                9 |             40 |         4.44 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                           |                                                                                                                                                                                                                                                                                                                |                3 |             40 |        13.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                  | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                            |                3 |             40 |        13.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                            |                6 |             41 |         6.83 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                5 |             41 |         8.20 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                7 |             41 |         5.86 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                7 |             41 |         5.86 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                3 |             42 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                4 |             43 |        10.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                         |                6 |             43 |         7.17 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                4 |             44 |        11.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                              |               15 |             45 |         3.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |             46 |         3.83 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               12 |             46 |         3.83 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                              |               10 |             47 |         4.70 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                           | design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |                9 |             48 |         5.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                5 |             48 |         9.60 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                  | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |               12 |             48 |         4.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |               10 |             49 |         4.90 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                4 |             51 |        12.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                5 |             53 |        10.60 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                8 |             54 |         6.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               11 |             54 |         4.91 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                8 |             54 |         6.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                9 |             54 |         6.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                4 |             55 |        13.75 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                4 |             56 |        14.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                         |               24 |             58 |         2.42 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |                6 |             60 |        10.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_4930                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg[0]                                                                                           |                                                                                                                                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5430                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               26 |             64 |         2.46 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5550                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               27 |             64 |         2.37 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5790                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5070                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5670                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5190                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               24 |             64 |         2.67 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_load_28_reg_14470                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               18 |             64 |         3.56 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_5310                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               30 |             64 |         2.13 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_load_32_reg_14670                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               21 |             64 |         3.05 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_load_36_reg_14870                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               20 |             69 |         3.45 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               26 |             69 |         2.65 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_addr_14_reg_1582_reg0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               51 |             70 |         1.37 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_addr_10_reg_1562_reg0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               47 |             70 |         1.49 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/temp_addr_6_reg_1542_reg0                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               46 |             70 |         1.52 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                       |                8 |             83 |        10.38 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |               27 |             91 |         3.37 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |               20 |             91 |         4.55 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                              |                                                                                                                                                                                                                                                                                                                |                5 |             95 |        19.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                  |               10 |             98 |         9.80 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_2_n_0                                                                                                                                                                                              | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                                                                                         |               37 |            130 |         3.51 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               39 |            131 |         3.36 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               20 |            131 |         6.55 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               20 |            131 |         6.55 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               21 |            145 |         6.90 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               21 |            145 |         6.90 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                      |               17 |            148 |         8.71 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               10 |            160 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               12 |            184 |        15.33 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                               |               67 |            202 |         3.01 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/mul_10_reg_16670                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               99 |            294 |         2.97 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/mul_1_reg_15970                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |              107 |            358 |         3.35 |
|  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |              566 |           2163 |         3.82 |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


