<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › oprofile › op_model_p4.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>op_model_p4.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**</span>
<span class="cm"> * @file op_model_p4.c</span>
<span class="cm"> * P4 model-specific MSR operations</span>
<span class="cm"> *</span>
<span class="cm"> * @remark Copyright 2002 OProfile authors</span>
<span class="cm"> * @remark Read the file COPYING</span>
<span class="cm"> *</span>
<span class="cm"> * @author Graydon Hoare</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/oprofile.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/nmi.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>
<span class="cp">#include &lt;asm/fixmap.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>


<span class="cp">#include &quot;op_x86_model.h&quot;</span>
<span class="cp">#include &quot;op_counter.h&quot;</span>

<span class="cp">#define NUM_EVENTS 39</span>

<span class="cp">#define NUM_COUNTERS_NON_HT 8</span>
<span class="cp">#define NUM_ESCRS_NON_HT 45</span>
<span class="cp">#define NUM_CCCRS_NON_HT 18</span>
<span class="cp">#define NUM_CONTROLS_NON_HT (NUM_ESCRS_NON_HT + NUM_CCCRS_NON_HT)</span>

<span class="cp">#define NUM_COUNTERS_HT2 4</span>
<span class="cp">#define NUM_ESCRS_HT2 23</span>
<span class="cp">#define NUM_CCCRS_HT2 9</span>
<span class="cp">#define NUM_CONTROLS_HT2 (NUM_ESCRS_HT2 + NUM_CCCRS_HT2)</span>

<span class="cp">#define OP_CTR_OVERFLOW			(1ULL&lt;&lt;31)</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_counters</span> <span class="o">=</span> <span class="n">NUM_COUNTERS_NON_HT</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_controls</span> <span class="o">=</span> <span class="n">NUM_CONTROLS_NON_HT</span><span class="p">;</span>

<span class="cm">/* this has to be checked dynamically since the</span>
<span class="cm">   hyper-threadedness of a chip is discovered at</span>
<span class="cm">   kernel boot-time. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">setup_num_counters</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smp_num_siblings</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">num_counters</span> <span class="o">=</span> <span class="n">NUM_COUNTERS_HT2</span><span class="p">;</span>
		<span class="n">num_controls</span> <span class="o">=</span> <span class="n">NUM_CONTROLS_HT2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">addr_increment</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">return</span> <span class="n">smp_num_siblings</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>


<span class="cm">/* tables to simulate simplified hardware view of p4 registers */</span>
<span class="k">struct</span> <span class="n">p4_counter_binding</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">virt_counter</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">counter_address</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cccr_address</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">p4_event_binding</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">escr_select</span><span class="p">;</span>  <span class="cm">/* value to put in CCCR */</span>
	<span class="kt">int</span> <span class="n">event_select</span><span class="p">;</span> <span class="cm">/* value to put in ESCR */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">virt_counter</span><span class="p">;</span> <span class="cm">/* for this counter... */</span>
		<span class="kt">int</span> <span class="n">escr_address</span><span class="p">;</span> <span class="cm">/* use this ESCR       */</span>
	<span class="p">}</span> <span class="n">bindings</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* nb: these CTR_* defines are a duplicate of defines in</span>
<span class="cm">   event/i386.p4*events. */</span>


<span class="cp">#define CTR_BPU_0      (1 &lt;&lt; 0)</span>
<span class="cp">#define CTR_MS_0       (1 &lt;&lt; 1)</span>
<span class="cp">#define CTR_FLAME_0    (1 &lt;&lt; 2)</span>
<span class="cp">#define CTR_IQ_4       (1 &lt;&lt; 3)</span>
<span class="cp">#define CTR_BPU_2      (1 &lt;&lt; 4)</span>
<span class="cp">#define CTR_MS_2       (1 &lt;&lt; 5)</span>
<span class="cp">#define CTR_FLAME_2    (1 &lt;&lt; 6)</span>
<span class="cp">#define CTR_IQ_5       (1 &lt;&lt; 7)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">p4_counter_binding</span> <span class="n">p4_counters</span><span class="p">[</span><span class="n">NUM_COUNTERS_NON_HT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span>   <span class="n">MSR_P4_BPU_PERFCTR0</span><span class="p">,</span>   <span class="n">MSR_P4_BPU_CCCR0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span>    <span class="n">MSR_P4_MS_PERFCTR0</span><span class="p">,</span>    <span class="n">MSR_P4_MS_CCCR0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FLAME_PERFCTR0</span><span class="p">,</span> <span class="n">MSR_P4_FLAME_CCCR0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span>    <span class="n">MSR_P4_IQ_PERFCTR4</span><span class="p">,</span>    <span class="n">MSR_P4_IQ_CCCR4</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span>   <span class="n">MSR_P4_BPU_PERFCTR2</span><span class="p">,</span>   <span class="n">MSR_P4_BPU_CCCR2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span>    <span class="n">MSR_P4_MS_PERFCTR2</span><span class="p">,</span>    <span class="n">MSR_P4_MS_CCCR2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FLAME_PERFCTR2</span><span class="p">,</span> <span class="n">MSR_P4_FLAME_CCCR2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span>    <span class="n">MSR_P4_IQ_PERFCTR5</span><span class="p">,</span>    <span class="n">MSR_P4_IQ_CCCR5</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cp">#define NUM_UNUSED_CCCRS (NUM_CCCRS_NON_HT - NUM_COUNTERS_NON_HT)</span>

<span class="cm">/* p4 event codes in libop/op_event.h are indices into this table. */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">p4_event_binding</span> <span class="n">p4_events</span><span class="p">[</span><span class="n">NUM_EVENTS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="p">{</span> <span class="cm">/* BRANCH_RETIRED */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span><span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span><span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* MISPRED_BRANCH_RETIRED */</span>
		<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* TC_DELIVER_MODE */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span> <span class="n">MSR_P4_TC_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span> <span class="n">MSR_P4_TC_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* BPU_FETCH_REQUEST */</span>
		<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_BPU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_BPU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* ITLB_REFERENCE */</span>
		<span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_ITLB_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_ITLB_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* MEMORY_CANCEL */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_DAC_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_DAC_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* MEMORY_COMPLETE */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* LOAD_PORT_REPLAY */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* STORE_PORT_REPLAY */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_SAAT_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* MOB_LOAD_REPLAY */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_MOB_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_MOB_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* PAGE_WALK_TYPE */</span>
		<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_PMH_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_PMH_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* BSQ_CACHE_REFERENCE */</span>
		<span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_BSU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_BSU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* IOQ_ALLOCATION */</span>
		<span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* IOQ_ACTIVE_ENTRIES */</span>
		<span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR1</span><span class="p">},</span>
		  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* FSB_DATA_ACTIVITY */</span>
		<span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x17</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* BSQ_ALLOCATION */</span>
		<span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_BSU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* BSQ_ACTIVE_ENTRIES */</span>
		<span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_BSU_ESCR1</span> <span class="cm">/* guess */</span><span class="p">},</span>
		  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* X87_ASSIST */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* SSE_INPUT_ASSIST */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* PACKED_SP_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* PACKED_DP_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* SCALAR_SP_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* SCALAR_DP_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* 64BIT_MMX_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* 128BIT_MMX_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* X87_FP_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* X87_SIMD_MOVES_UOP */</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x2e</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_FLAME_0</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_FLAME_2</span><span class="p">,</span> <span class="n">MSR_P4_FIRM_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* MACHINE_CLEAR */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* GLOBAL_POWER_EVENTS */</span>
		<span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x13</span> <span class="cm">/* older manual says 0x05, newer 0x13 */</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_BPU_0</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_BPU_2</span><span class="p">,</span> <span class="n">MSR_P4_FSB_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* TC_MS_XFER */</span>
		<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span> <span class="n">MSR_P4_MS_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span> <span class="n">MSR_P4_MS_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* UOP_QUEUE_WRITES */</span>
		<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span> <span class="n">MSR_P4_MS_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span> <span class="n">MSR_P4_MS_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* FRONT_END_EVENT */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* EXECUTION_EVENT */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* REPLAY_EVENT */</span>
		<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR2</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* INSTR_RETIRED */</span>
		<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* UOPS_RETIRED */</span>
		<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_CRU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* UOP_TYPE */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_IQ_4</span><span class="p">,</span> <span class="n">MSR_P4_RAT_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_IQ_5</span><span class="p">,</span> <span class="n">MSR_P4_RAT_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* RETIRED_MISPRED_BRANCH_TYPE */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span> <span class="n">MSR_P4_TBPU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span> <span class="n">MSR_P4_TBPU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="cm">/* RETIRED_BRANCH_TYPE */</span>
		<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>
		<span class="p">{</span> <span class="p">{</span> <span class="n">CTR_MS_0</span><span class="p">,</span> <span class="n">MSR_P4_TBPU_ESCR0</span><span class="p">},</span>
		  <span class="p">{</span> <span class="n">CTR_MS_2</span><span class="p">,</span> <span class="n">MSR_P4_TBPU_ESCR1</span><span class="p">}</span> <span class="p">}</span>
	<span class="p">}</span>
<span class="p">};</span>


<span class="cp">#define MISC_PMC_ENABLED_P(x) ((x) &amp; 1 &lt;&lt; 7)</span>

<span class="cp">#define ESCR_RESERVED_BITS 0x80000003</span>
<span class="cp">#define ESCR_CLEAR(escr) ((escr) &amp;= ESCR_RESERVED_BITS)</span>
<span class="cp">#define ESCR_SET_USR_0(escr, usr) ((escr) |= (((usr) &amp; 1) &lt;&lt; 2))</span>
<span class="cp">#define ESCR_SET_OS_0(escr, os) ((escr) |= (((os) &amp; 1) &lt;&lt; 3))</span>
<span class="cp">#define ESCR_SET_USR_1(escr, usr) ((escr) |= (((usr) &amp; 1)))</span>
<span class="cp">#define ESCR_SET_OS_1(escr, os) ((escr) |= (((os) &amp; 1) &lt;&lt; 1))</span>
<span class="cp">#define ESCR_SET_EVENT_SELECT(escr, sel) ((escr) |= (((sel) &amp; 0x3f) &lt;&lt; 25))</span>
<span class="cp">#define ESCR_SET_EVENT_MASK(escr, mask) ((escr) |= (((mask) &amp; 0xffff) &lt;&lt; 9))</span>

<span class="cp">#define CCCR_RESERVED_BITS 0x38030FFF</span>
<span class="cp">#define CCCR_CLEAR(cccr) ((cccr) &amp;= CCCR_RESERVED_BITS)</span>
<span class="cp">#define CCCR_SET_REQUIRED_BITS(cccr) ((cccr) |= 0x00030000)</span>
<span class="cp">#define CCCR_SET_ESCR_SELECT(cccr, sel) ((cccr) |= (((sel) &amp; 0x07) &lt;&lt; 13))</span>
<span class="cp">#define CCCR_SET_PMI_OVF_0(cccr) ((cccr) |= (1&lt;&lt;26))</span>
<span class="cp">#define CCCR_SET_PMI_OVF_1(cccr) ((cccr) |= (1&lt;&lt;27))</span>
<span class="cp">#define CCCR_SET_ENABLE(cccr) ((cccr) |= (1&lt;&lt;12))</span>
<span class="cp">#define CCCR_SET_DISABLE(cccr) ((cccr) &amp;= ~(1&lt;&lt;12))</span>
<span class="cp">#define CCCR_OVF_P(cccr) ((cccr) &amp; (1U&lt;&lt;31))</span>
<span class="cp">#define CCCR_CLEAR_OVF(cccr) ((cccr) &amp;= (~(1U&lt;&lt;31)))</span>


<span class="cm">/* this assigns a &quot;stagger&quot; to the current CPU, which is used throughout</span>
<span class="cm">   the code in this module as an extra array offset, to select the &quot;even&quot;</span>
<span class="cm">   or &quot;odd&quot; part of all the divided resources. */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_stagger</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">cpu</span> <span class="o">!=</span> <span class="n">cpumask_first</span><span class="p">(</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_sibling_map</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* finally, mediate access to a real hardware counter</span>
<span class="cm">   by passing a &quot;virtual&quot; counter numer to this macro,</span>
<span class="cm">   along with your stagger setting. */</span>
<span class="cp">#define VIRT_CTR(stagger, i) ((i) + ((num_counters) * (stagger)))</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">NUM_COUNTERS_NON_HT</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">p4_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span>
			<span class="n">release_perfctr_nmi</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * some of the control registers are specially reserved in</span>
<span class="cm">	 * conjunction with the counter registers (hence the starting offset).</span>
<span class="cm">	 * This saves a few bits.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">num_counters</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_controls</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span>
			<span class="n">release_evntsel_nmi</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">p4_fill_in_addresses</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">cccraddr</span><span class="p">,</span> <span class="n">stag</span><span class="p">;</span>

	<span class="n">setup_num_counters</span><span class="p">();</span>
	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="cm">/* the counter &amp; cccr registers we pay attention to */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">counter_address</span><span class="p">;</span>
		<span class="n">cccraddr</span> <span class="o">=</span> <span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_perfctr_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cccraddr</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* 43 ESCR registers in three or four discontiguous group */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_BSU_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">MSR_P4_IQ_ESCR0</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* no IQ_ESCR0/1 on some models, we save a seconde time BSU_ESCR0/1</span>
<span class="cm">	 * to avoid special case in nmi_{save|restore}_registers() */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_BSU_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">MSR_P4_BSU_ESCR1</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
				<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_IQ_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
		     <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">MSR_P4_IQ_ESCR1</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
				<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_RAT_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">MSR_P4_SSU_ESCR0</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_MS_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">MSR_P4_TC_ESCR1</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_IX_ESCR0</span> <span class="o">+</span> <span class="n">stag</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">MSR_P4_CRU_ESCR3</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">addr_increment</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* there are 2 remaining non-contiguously located ESCRs */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_counters</span> <span class="o">==</span> <span class="n">NUM_COUNTERS_NON_HT</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* standard non-HT CPUs handle both remaining ESCRs*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_P4_CRU_ESCR5</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_CRU_ESCR5</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_P4_CRU_ESCR4</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_CRU_ESCR4</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">stag</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* HT CPUs give the first remainder to the even thread, as</span>
<span class="cm">		   the 32nd control register */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_P4_CRU_ESCR4</span><span class="p">))</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_CRU_ESCR4</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* and two copies of the second to the odd thread,</span>
<span class="cm">		   for the 22st and 23nd control registers */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_P4_CRU_ESCR5</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_CRU_ESCR5</span><span class="p">;</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_P4_CRU_ESCR5</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">op_x86_warn_reserved</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">p4_shutdown</span><span class="p">(</span><span class="n">msrs</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmc_setup_one_p4_counter</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="k">const</span> <span class="n">maxbind</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cccr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">escr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">high</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter_bit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">p4_event_binding</span> <span class="o">*</span><span class="n">ev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stag</span><span class="p">;</span>

	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="cm">/* convert from counter *number* to counter *bit* */</span>
	<span class="n">counter_bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">ctr</span><span class="p">);</span>

	<span class="cm">/* find our event binding structure. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">event</span> <span class="o">&lt;=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">event</span> <span class="o">&gt;</span> <span class="n">NUM_EVENTS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;oprofile: P4 event code 0x%lx out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">event</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">p4_events</span><span class="p">[</span><span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">event</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">maxbind</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ev</span><span class="o">-&gt;</span><span class="n">bindings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">virt_counter</span> <span class="o">&amp;</span> <span class="n">counter_bit</span><span class="p">)</span> <span class="p">{</span>

			<span class="cm">/* modify ESCR */</span>
			<span class="n">rdmsr</span><span class="p">(</span><span class="n">ev</span><span class="o">-&gt;</span><span class="n">bindings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">escr_address</span><span class="p">,</span> <span class="n">escr</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
			<span class="n">ESCR_CLEAR</span><span class="p">(</span><span class="n">escr</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stag</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ESCR_SET_USR_0</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">user</span><span class="p">);</span>
				<span class="n">ESCR_SET_OS_0</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">kernel</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ESCR_SET_USR_1</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">user</span><span class="p">);</span>
				<span class="n">ESCR_SET_OS_1</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">kernel</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">ESCR_SET_EVENT_SELECT</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">ev</span><span class="o">-&gt;</span><span class="n">event_select</span><span class="p">);</span>
			<span class="n">ESCR_SET_EVENT_MASK</span><span class="p">(</span><span class="n">escr</span><span class="p">,</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">unit_mask</span><span class="p">);</span>
			<span class="n">wrmsr</span><span class="p">(</span><span class="n">ev</span><span class="o">-&gt;</span><span class="n">bindings</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">escr_address</span><span class="p">,</span> <span class="n">escr</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>

			<span class="cm">/* modify CCCR */</span>
			<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">ctr</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span>
			      <span class="n">cccr</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
			<span class="n">CCCR_CLEAR</span><span class="p">(</span><span class="n">cccr</span><span class="p">);</span>
			<span class="n">CCCR_SET_REQUIRED_BITS</span><span class="p">(</span><span class="n">cccr</span><span class="p">);</span>
			<span class="n">CCCR_SET_ESCR_SELECT</span><span class="p">(</span><span class="n">cccr</span><span class="p">,</span> <span class="n">ev</span><span class="o">-&gt;</span><span class="n">escr_select</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stag</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">CCCR_SET_PMI_OVF_0</span><span class="p">(</span><span class="n">cccr</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">CCCR_SET_PMI_OVF_1</span><span class="p">(</span><span class="n">cccr</span><span class="p">);</span>
			<span class="n">wrmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">ctr</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span>
			      <span class="n">cccr</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
	       <span class="s">&quot;oprofile: P4 event code 0x%lx no binding, stag %d ctr %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">counter_config</span><span class="p">[</span><span class="n">ctr</span><span class="p">].</span><span class="n">event</span><span class="p">,</span> <span class="n">stag</span><span class="p">,</span> <span class="n">ctr</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">p4_setup_ctrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">model</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stag</span><span class="p">;</span>

	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">MISC_PMC_ENABLED_P</span><span class="p">(</span><span class="n">low</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;oprofile: P4 PMC not available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear the cccrs we will use */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="n">CCCR_CLEAR</span><span class="p">(</span><span class="n">low</span><span class="p">);</span>
		<span class="n">CCCR_SET_REQUIRED_BITS</span><span class="p">(</span><span class="n">low</span><span class="p">);</span>
		<span class="n">wrmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* clear all escrs (including those outside our concern) */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">num_counters</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_controls</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">wrmsr</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* setup all counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">;</span>
			<span class="n">pmc_setup_one_p4_counter</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">counter_address</span><span class="p">,</span>
			       <span class="o">-</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">p4_check_ctrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="k">const</span> <span class="n">regs</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">,</span> <span class="n">stag</span><span class="p">,</span> <span class="n">real</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * there is some eccentricity in the hardware which</span>
<span class="cm">		 * requires that we perform 2 extra corrections:</span>
<span class="cm">		 *</span>
<span class="cm">		 * - check both the CCCR:OVF flag for overflow and the</span>
<span class="cm">		 *   counter high bit for un-flagged overflows.</span>
<span class="cm">		 *</span>
<span class="cm">		 * - write the counter back twice to ensure it gets</span>
<span class="cm">		 *   updated properly.</span>
<span class="cm">		 *</span>
<span class="cm">		 * the former seems to be related to extra NMIs happening</span>
<span class="cm">		 * during the current NMI; the latter is reported as errata</span>
<span class="cm">		 * N15 in intel doc 249199-029, pentium 4 specification</span>
<span class="cm">		 * update, though their suggested work-around does not</span>
<span class="cm">		 * appear to solve the problem.</span>
<span class="cm">		 */</span>

		<span class="n">real</span> <span class="o">=</span> <span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">real</span><span class="p">].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">real</span><span class="p">].</span><span class="n">counter_address</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">CCCR_OVF_P</span><span class="p">(</span><span class="n">low</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">ctr</span> <span class="o">&amp;</span> <span class="n">OP_CTR_OVERFLOW</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">oprofile_add_sample</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">real</span><span class="p">].</span><span class="n">counter_address</span><span class="p">,</span>
			       <span class="o">-</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">CCCR_CLEAR_OVF</span><span class="p">(</span><span class="n">low</span><span class="p">);</span>
			<span class="n">wrmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">real</span><span class="p">].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">real</span><span class="p">].</span><span class="n">counter_address</span><span class="p">,</span>
			       <span class="o">-</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* P4 quirk: you have to re-unmask the apic vector */</span>
	<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_LVTPC</span><span class="p">,</span> <span class="n">apic_read</span><span class="p">(</span><span class="n">APIC_LVTPC</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">APIC_LVT_MASKED</span><span class="p">);</span>

	<span class="cm">/* See op_model_ppro.c */</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">p4_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">,</span> <span class="n">stag</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="n">CCCR_SET_ENABLE</span><span class="p">(</span><span class="n">low</span><span class="p">);</span>
		<span class="n">wrmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">p4_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">,</span> <span class="n">stag</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">stag</span> <span class="o">=</span> <span class="n">get_stagger</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="n">CCCR_SET_DISABLE</span><span class="p">(</span><span class="n">low</span><span class="p">);</span>
		<span class="n">wrmsr</span><span class="p">(</span><span class="n">p4_counters</span><span class="p">[</span><span class="n">VIRT_CTR</span><span class="p">(</span><span class="n">stag</span><span class="p">,</span> <span class="n">i</span><span class="p">)].</span><span class="n">cccr_address</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="n">op_p4_ht2_spec</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num_counters</span>		<span class="o">=</span> <span class="n">NUM_COUNTERS_HT2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_controls</span>		<span class="o">=</span> <span class="n">NUM_CONTROLS_HT2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_in_addresses</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_fill_in_addresses</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_setup_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_check_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_shutdown</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="n">op_p4_spec</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num_counters</span>		<span class="o">=</span> <span class="n">NUM_COUNTERS_NON_HT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_controls</span>		<span class="o">=</span> <span class="n">NUM_CONTROLS_NON_HT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_in_addresses</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_fill_in_addresses</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_setup_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_check_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">p4_shutdown</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
