--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml SAP1_7sTop.twx SAP1_7sTop.ncd -o SAP1_7sTop.twr
SAP1_7sTop.pcf

Design file:              SAP1_7sTop.ncd
Physical constraint file: SAP1_7sTop.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    3.136(R)|      SLOW  |   -0.474(R)|      FAST  |mclk_BUFGP        |   0.000|
            |    2.285(F)|      SLOW  |   -0.487(F)|      SLOW  |mclk_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_to_g<0>   |        15.723(R)|      SLOW  |         4.872(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        15.207(F)|      SLOW  |         4.855(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<1>   |        14.848(R)|      SLOW  |         4.601(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.332(F)|      SLOW  |         4.459(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<2>   |        14.714(R)|      SLOW  |         4.533(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.198(F)|      SLOW  |         4.634(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<3>   |        14.995(R)|      SLOW  |         4.701(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.479(F)|      SLOW  |         4.802(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<4>   |        15.227(R)|      SLOW  |         4.514(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.711(F)|      SLOW  |         4.497(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<5>   |        14.741(R)|      SLOW  |         4.603(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.225(F)|      SLOW  |         4.499(F)|      FAST  |mclk_BUFGP        |   0.000|
a_to_g<6>   |        14.822(R)|      SLOW  |         4.618(R)|      FAST  |mclk_BUFGP        |   0.000|
            |        14.306(F)|      SLOW  |         4.476(F)|      FAST  |mclk_BUFGP        |   0.000|
an<0>       |         9.611(R)|      SLOW  |         4.041(R)|      FAST  |mclk_BUFGP        |   0.000|
an<1>       |         9.617(R)|      SLOW  |         4.054(R)|      FAST  |mclk_BUFGP        |   0.000|
an<2>       |         9.231(R)|      SLOW  |         3.865(R)|      FAST  |mclk_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.790|    4.290|    2.329|    2.689|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 29 07:40:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



