# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Homework1_210601043.srcs/sources_1/new/DortbitALU.sv" \
"../../../../Homework1_210601043.srcs/sources_1/new/FourbitFulladder.sv" \
"../../../../Homework1_210601043.srcs/sources_1/new/fulladder.sv" \
"../../../../Homework1_210601043.srcs/sim_1/new/FourbitALU_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
