

================================================================
== Vivado HLS Report for 'dut_conv'
================================================================
* Date:           Tue Oct 25 16:03:03 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  49441|  5801025|  49441|  5801025|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |                   |     Latency     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |  min  |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |- LOOP_N           |  49440|  5801024| 3090 ~ 181282 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_X          |   3088|   181280|  386 ~ 11330  |          -|          -|  8 ~ 16 |    no    |
        |  ++ LOOP_Y        |    384|    11328|    48 ~ 708   |          -|          -|  8 ~ 16 |    no    |
        |   +++ LOOP_M      |     44|      704|             44|          -|          -|  1 ~ 16 |    no    |
        |    ++++ LOOP_C    |     42|       42|             14|          -|          -|        3|    no    |
        |     +++++ LOOP_R  |     12|       12|              4|          -|          -|        3|    no    |
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / true
6 --> 
	12  / (!tmp_15)
	7  / (tmp_15)
7 --> 
	8  / (!exitcond2)
	6  / (exitcond2)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: L_read [1/1] 1.04ns
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

ST_1: I_read [1/1] 1.04ns
:1  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: N_read [1/1] 1.04ns
:2  %N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)

ST_1: M_read [1/1] 1.04ns
:3  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_24 [1/1] 0.00ns
:4  %tmp_24 = trunc i6 %I_read to i5

ST_1: O [1/1] 1.72ns
:5  %O = add i5 -2, %tmp_24

ST_1: O_cast25_cast [1/1] 0.00ns
:6  %O_cast25_cast = zext i5 %O to i13

ST_1: O_cast24_cast [1/1] 0.00ns
:7  %O_cast24_cast = zext i5 %O to i9

ST_1: tmp_i [1/1] 1.72ns
:8  %tmp_i = add i5 -1, %tmp_24

ST_1: tmp_25 [1/1] 0.00ns
:9  %tmp_25 = trunc i7 %M_read to i6

ST_1: I_cast5 [1/1] 0.00ns
:10  %I_cast5 = zext i6 %I_read to i9

ST_1: N_cast [1/1] 0.00ns
:11  %N_cast = zext i7 %N_read to i9

ST_1: I_cast [1/1] 0.00ns
:12  %I_cast = zext i6 %I_read to i13

ST_1: stg_26 [1/1] 1.57ns
:13  br label %1


 <State 2>: 6.38ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i6 [ 0, %0 ], [ %n_2, %16 ]

ST_2: n_cast1 [1/1] 0.00ns
:1  %n_cast1 = zext i6 %n to i9

ST_2: n_cast [1/1] 0.00ns
:2  %n_cast = zext i6 %n to i7

ST_2: tmp_s [1/1] 1.97ns
:3  %tmp_s = icmp slt i7 %n_cast, %N_read

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

ST_2: n_2 [1/1] 1.72ns
:5  %n_2 = add i6 %n, 1

ST_2: stg_33 [1/1] 0.00ns
:6  br i1 %tmp_s, label %2, label %17

ST_2: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)

ST_2: tmp_14 [1/1] 6.38ns
:2  %tmp_14 = mul i9 %n_cast1, %O_cast24_cast

ST_2: stg_37 [1/1] 1.57ns
:3  br label %3

ST_2: stg_38 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.91ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %2 ], [ %x_4, %15 ]

ST_3: x_cast [1/1] 0.00ns
:1  %x_cast = zext i5 %x to i13

ST_3: empty_22 [1/1] 0.00ns
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_3: exitcond1 [1/1] 1.91ns
:3  %exitcond1 = icmp eq i5 %x, %O

ST_3: x_4 [1/1] 1.72ns
:4  %x_4 = add i5 %x, 1

ST_3: stg_44 [1/1] 0.00ns
:5  br i1 %exitcond1, label %16, label %4

ST_3: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)

ST_3: stg_47 [1/1] 1.57ns
:2  br label %5

ST_3: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_1)

ST_3: stg_49 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.22ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %4 ], [ %y_4, %14 ]

ST_4: y_cast [1/1] 0.00ns
:1  %y_cast = zext i5 %y to i9

ST_4: exitcond3 [1/1] 1.91ns
:2  %exitcond3 = icmp eq i5 %y, %O

ST_4: empty_23 [1/1] 0.00ns
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: y_4 [1/1] 1.72ns
:4  %y_4 = add i5 %y, 1

ST_4: stg_55 [1/1] 0.00ns
:5  br i1 %exitcond3, label %15, label %6

ST_4: tmp4 [1/1] 1.84ns
:2  %tmp4 = add i9 %y_cast, %tmp_14

ST_4: tmp4_cast_cast [1/1] 0.00ns
:3  %tmp4_cast_cast = zext i9 %tmp4 to i13

ST_4: tmp5 [1/1] 6.38ns
:4  %tmp5 = mul i13 %tmp4_cast_cast, %O_cast25_cast

ST_4: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_2)

ST_4: stg_60 [1/1] 0.00ns
:1  br label %3


 <State 5>: 1.96ns
ST_5: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

ST_5: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

ST_5: o_index [1/1] 1.96ns
:5  %o_index = add i13 %tmp5, %x_cast

ST_5: stg_64 [1/1] 1.57ns
:6  br label %7


 <State 6>: 3.68ns
ST_6: sum [1/1] 0.00ns
:0  %sum = phi i32 [ 0, %6 ], [ %sum_1, %13 ]

ST_6: m [1/1] 0.00ns
:1  %m = phi i5 [ 0, %6 ], [ %m_4, %13 ]

ST_6: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i9 [ 0, %6 ], [ %next_mul, %13 ]

ST_6: phi_mul3 [1/1] 0.00ns
:3  %phi_mul3 = phi i9 [ 0, %6 ], [ %next_mul4, %13 ]

ST_6: next_mul4 [1/1] 1.84ns
:4  %next_mul4 = add i9 %phi_mul3, %N_cast

ST_6: next_mul [1/1] 1.84ns
:5  %next_mul = add i9 %phi_mul, %I_cast5

ST_6: m_cast [1/1] 0.00ns
:6  %m_cast = zext i5 %m to i6

ST_6: tmp_15 [1/1] 1.94ns
:7  %tmp_15 = icmp slt i6 %m_cast, %tmp_25

ST_6: empty_24 [1/1] 0.00ns
:8  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_6: m_4 [1/1] 1.72ns
:9  %m_4 = add i5 %m, 1

ST_6: stg_75 [1/1] 0.00ns
:10  br i1 %tmp_15, label %8, label %14

ST_6: stg_76 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

ST_6: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)

ST_6: tmp_16 [1/1] 1.84ns
:2  %tmp_16 = add i9 %n_cast1, %phi_mul3

ST_6: tmp_29_cast1 [1/1] 0.00ns
:3  %tmp_29_cast1 = zext i9 %tmp_16 to i13

ST_6: p_shl [1/1] 0.00ns
:4  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_16, i3 0)

ST_6: p_shl_cast [1/1] 0.00ns
:5  %p_shl_cast = zext i12 %p_shl to i13

ST_6: tmp9 [1/1] 1.84ns
:6  %tmp9 = add i13 %p_shl_cast, %tmp_29_cast1

ST_6: tmp9_cast [1/1] 0.00ns
:7  %tmp9_cast = zext i13 %tmp9 to i14

ST_6: stg_84 [1/1] 1.57ns
:8  br label %9

ST_6: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = zext i13 %o_index to i64

ST_6: threshold_V_addr [1/1] 0.00ns
:1  %threshold_V_addr = getelementptr [5184 x i8]* %threshold_V, i64 0, i64 %tmp_17

ST_6: threshold_V_load [2/2] 2.71ns
:2  %threshold_V_load = load i8* %threshold_V_addr, align 1


 <State 7>: 3.94ns
ST_7: one_out [1/1] 0.00ns
:0  %one_out = phi i32 [ 0, %8 ], [ %one_out_1, %12 ]

ST_7: mac_num [1/1] 0.00ns
:1  %mac_num = phi i32 [ 0, %8 ], [ %mac_num_1, %12 ]

ST_7: c [1/1] 0.00ns
:2  %c = phi i2 [ 0, %8 ], [ %c_3, %12 ]

ST_7: c_cast [1/1] 0.00ns
:3  %c_cast = zext i2 %c to i5

ST_7: exitcond2 [1/1] 1.36ns
:4  %exitcond2 = icmp eq i2 %c, -1

ST_7: empty_25 [1/1] 0.00ns
:5  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: c_3 [1/1] 0.80ns
:6  %c_3 = add i2 %c, 1

ST_7: stg_95 [1/1] 0.00ns
:7  br i1 %exitcond2, label %13, label %10

ST_7: stg_96 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_7: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

ST_7: x_assign [1/1] 1.72ns
:2  %x_assign = add i5 %c_cast, %x

ST_7: x_assign_cast [1/1] 0.00ns
:3  %x_assign_cast = zext i5 %x_assign to i13

ST_7: tmp_i_26 [1/1] 1.91ns
:4  %tmp_i_26 = icmp eq i5 %x_assign, 0

ST_7: notlhs_i [1/1] 1.91ns
:5  %notlhs_i = icmp ugt i5 %tmp_i, %x_assign

ST_7: stg_102 [1/1] 1.57ns
:6  br label %11

ST_7: tmp_30 [1/1] 0.00ns
:0  %tmp_30 = shl i32 %one_out, 1

ST_7: tmp_20 [1/1] 1.97ns
:1  %tmp_20 = sub i32 %sum, %mac_num

ST_7: sum_1 [1/1] 1.97ns
:2  %sum_1 = add i32 %tmp_20, %tmp_30

ST_7: empty_29 [1/1] 0.00ns
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_4)

ST_7: stg_107 [1/1] 0.00ns
:4  br label %7


 <State 8>: 6.97ns
ST_8: one_out_1 [1/1] 0.00ns
:0  %one_out_1 = phi i32 [ %one_out, %10 ], [ %one_out_3, %_ifconv ]

ST_8: mac_num_1 [1/1] 0.00ns
:1  %mac_num_1 = phi i32 [ %mac_num, %10 ], [ %mac_num_2, %_ifconv ]

ST_8: r [1/1] 0.00ns
:2  %r = phi i2 [ 0, %10 ], [ %r_2, %_ifconv ]

ST_8: r_cast [1/1] 0.00ns
:3  %r_cast = zext i2 %r to i9

ST_8: r_cast1 [1/1] 0.00ns
:4  %r_cast1 = zext i2 %r to i5

ST_8: exitcond [1/1] 1.36ns
:5  %exitcond = icmp eq i2 %r, -1

ST_8: empty_27 [1/1] 0.00ns
:6  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: r_2 [1/1] 0.80ns
:7  %r_2 = add i2 %r, 1

ST_8: stg_116 [1/1] 0.00ns
:8  br i1 %exitcond, label %12, label %_ifconv

ST_8: y_assign [1/1] 1.72ns
_ifconv:1  %y_assign = add i5 %r_cast1, %y

ST_8: notrhs_i [1/1] 1.91ns
_ifconv:2  %notrhs_i = icmp ne i5 %y_assign, 0

ST_8: tmp_12_i [1/1] 1.91ns
_ifconv:3  %tmp_12_i = icmp ugt i5 %tmp_i, %y_assign

ST_8: tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:4  %tmp = and i1 %notlhs_i, %tmp_12_i

ST_8: or_cond2_i [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:5  %or_cond2_i = and i1 %tmp, %notrhs_i

ST_8: tmp8 [1/1] 1.37ns
_ifconv:6  %tmp8 = add i9 %phi_mul, %r_cast

ST_8: tmp6 [1/1] 1.37ns
_ifconv:7  %tmp6 = add i9 %tmp8, %y_cast

ST_8: p_shl1 [1/1] 0.00ns
_ifconv:11  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
_ifconv:12  %p_shl1_cast = zext i4 %p_shl1 to i5

ST_8: tmp_21 [1/1] 1.31ns
_ifconv:13  %tmp_21 = sub i5 %p_shl1_cast, %r_cast1

ST_8: tmp10 [1/1] 1.31ns
_ifconv:14  %tmp10 = add i5 %c_cast, %tmp_21

ST_8: tmp10_cast [1/1] 0.00ns
_ifconv:15  %tmp10_cast = sext i5 %tmp10 to i14

ST_8: w_index [1/1] 1.96ns
_ifconv:16  %w_index = add i14 %tmp10_cast, %tmp9_cast

ST_8: tmp_23 [1/1] 0.00ns
_ifconv:20  %tmp_23 = sext i14 %w_index to i64

ST_8: w_conv1_addr [1/1] 0.00ns
_ifconv:21  %w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_23

ST_8: w_conv1_load [2/2] 2.39ns
_ifconv:22  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_8: w_conv2_addr [1/1] 0.00ns
_ifconv:23  %w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_23

ST_8: w_conv2_load [2/2] 2.39ns
_ifconv:24  %w_conv2_load = load i1* %w_conv2_addr, align 1

ST_8: mac_num_3 [1/1] 2.44ns
_ifconv:30  %mac_num_3 = add nsw i32 %mac_num_1, 1

ST_8: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:31  %sel_tmp = xor i1 %or_cond2_i, true

ST_8: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
_ifconv:32  %sel_tmp1 = or i1 %tmp_i_26, %sel_tmp

ST_8: mac_num_2 [1/1] 1.37ns
_ifconv:34  %mac_num_2 = select i1 %sel_tmp1, i32 %mac_num_1, i32 %mac_num_3

ST_8: empty_28 [1/1] 0.00ns
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_5)

ST_8: stg_140 [1/1] 0.00ns
:1  br label %9


 <State 9>: 8.34ns
ST_9: tmp6_cast [1/1] 0.00ns
_ifconv:8  %tmp6_cast = zext i9 %tmp6 to i13

ST_9: tmp7 [1/1] 6.38ns
_ifconv:9  %tmp7 = mul i13 %tmp6_cast, %I_cast

ST_9: i_index [1/1] 1.96ns
_ifconv:10  %i_index = add i13 %x_assign_cast, %tmp7

ST_9: w_conv1_load [1/2] 2.39ns
_ifconv:22  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_9: w_conv2_load [1/2] 2.39ns
_ifconv:24  %w_conv2_load = load i1* %w_conv2_addr, align 1


 <State 10>: 2.71ns
ST_10: tmp_22 [1/1] 0.00ns
_ifconv:17  %tmp_22 = zext i13 %i_index to i64

ST_10: input_addr [1/1] 0.00ns
_ifconv:18  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_22

ST_10: input_load [2/2] 2.71ns
_ifconv:19  %input_load = load i1* %input_addr, align 1


 <State 11>: 6.52ns
ST_11: stg_149 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind

ST_11: input_load [1/2] 2.71ns
_ifconv:19  %input_load = load i1* %input_addr, align 1

ST_11: p_pn_in_in_v [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:25  %p_pn_in_in_v = select i1 %L_read, i1 %w_conv2_load, i1 %w_conv1_load

ST_11: tmp11 [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:26  %tmp11 = xor i1 %p_pn_in_in_v, true

ST_11: p_pn_in [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:27  %p_pn_in = xor i1 %input_load, %tmp11

ST_11: p_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:28  %p_pn = zext i1 %p_pn_in to i32

ST_11: one_out_2 [1/1] 2.44ns (out node of the LUT)
_ifconv:29  %one_out_2 = add nsw i32 %one_out_1, %p_pn

ST_11: one_out_3 [1/1] 1.37ns
_ifconv:33  %one_out_3 = select i1 %sel_tmp1, i32 %one_out_1, i32 %one_out_2

ST_11: stg_157 [1/1] 0.00ns
_ifconv:35  br label %11


 <State 12>: 7.94ns
ST_12: threshold_V_load [1/2] 2.71ns
:2  %threshold_V_load = load i8* %threshold_V_addr, align 1

ST_12: tmp_18 [1/1] 0.00ns
:3  %tmp_18 = sext i8 %threshold_V_load to i32

ST_12: tmp_19 [1/1] 2.52ns
:4  %tmp_19 = icmp sgt i32 %sum, %tmp_18

ST_12: output_addr [1/1] 0.00ns
:5  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_17

ST_12: stg_162 [1/1] 2.71ns
:6  store i1 %tmp_19, i1* %output_addr, align 1

ST_12: empty_30 [1/1] 0.00ns
:7  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)

ST_12: stg_164 [1/1] 0.00ns
:8  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ threshold_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_read           (read             ) [ 0011111111111]
I_read           (read             ) [ 0000000000000]
N_read           (read             ) [ 0011111111111]
M_read           (read             ) [ 0000000000000]
tmp_24           (trunc            ) [ 0000000000000]
O                (add              ) [ 0011111111111]
O_cast25_cast    (zext             ) [ 0011111111111]
O_cast24_cast    (zext             ) [ 0011111111111]
tmp_i            (add              ) [ 0011111111111]
tmp_25           (trunc            ) [ 0011111111111]
I_cast5          (zext             ) [ 0011111111111]
N_cast           (zext             ) [ 0011111111111]
I_cast           (zext             ) [ 0011111111111]
stg_26           (br               ) [ 0111111111111]
n                (phi              ) [ 0010000000000]
n_cast1          (zext             ) [ 0001111111111]
n_cast           (zext             ) [ 0000000000000]
tmp_s            (icmp             ) [ 0011111111111]
empty            (speclooptripcount) [ 0000000000000]
n_2              (add              ) [ 0111111111111]
stg_33           (br               ) [ 0000000000000]
stg_34           (specloopname     ) [ 0000000000000]
tmp_1            (specregionbegin  ) [ 0001111111111]
tmp_14           (mul              ) [ 0001111111111]
stg_37           (br               ) [ 0011111111111]
stg_38           (ret              ) [ 0000000000000]
x                (phi              ) [ 0001011111110]
x_cast           (zext             ) [ 0000111111111]
empty_22         (speclooptripcount) [ 0000000000000]
exitcond1        (icmp             ) [ 0011111111111]
x_4              (add              ) [ 0011111111111]
stg_44           (br               ) [ 0000000000000]
stg_45           (specloopname     ) [ 0000000000000]
tmp_2            (specregionbegin  ) [ 0000111111111]
stg_47           (br               ) [ 0011111111111]
empty_32         (specregionend    ) [ 0000000000000]
stg_49           (br               ) [ 0111111111111]
y                (phi              ) [ 0000111111110]
y_cast           (zext             ) [ 0000011111110]
exitcond3        (icmp             ) [ 0011111111111]
empty_23         (speclooptripcount) [ 0000000000000]
y_4              (add              ) [ 0011111111111]
stg_55           (br               ) [ 0000000000000]
tmp4             (add              ) [ 0000000000000]
tmp4_cast_cast   (zext             ) [ 0000000000000]
tmp5             (mul              ) [ 0000010000000]
empty_31         (specregionend    ) [ 0000000000000]
stg_60           (br               ) [ 0011111111111]
stg_61           (specloopname     ) [ 0000000000000]
tmp_3            (specregionbegin  ) [ 0000001111111]
o_index          (add              ) [ 0000001111110]
stg_64           (br               ) [ 0011111111111]
sum              (phi              ) [ 0000001111111]
m                (phi              ) [ 0000001000000]
phi_mul          (phi              ) [ 0000001011110]
phi_mul3         (phi              ) [ 0000001000000]
next_mul4        (add              ) [ 0011111111111]
next_mul         (add              ) [ 0011111111111]
m_cast           (zext             ) [ 0000000000000]
tmp_15           (icmp             ) [ 0011111111111]
empty_24         (speclooptripcount) [ 0000000000000]
m_4              (add              ) [ 0011111111111]
stg_75           (br               ) [ 0000000000000]
stg_76           (specloopname     ) [ 0000000000000]
tmp_4            (specregionbegin  ) [ 0000000111110]
tmp_16           (add              ) [ 0000000000000]
tmp_29_cast1     (zext             ) [ 0000000000000]
p_shl            (bitconcatenate   ) [ 0000000000000]
p_shl_cast       (zext             ) [ 0000000000000]
tmp9             (add              ) [ 0000000000000]
tmp9_cast        (zext             ) [ 0000000111110]
stg_84           (br               ) [ 0011111111111]
tmp_17           (zext             ) [ 0000000000001]
threshold_V_addr (getelementptr    ) [ 0000000000001]
one_out          (phi              ) [ 0000000111110]
mac_num          (phi              ) [ 0000000111110]
c                (phi              ) [ 0000000100000]
c_cast           (zext             ) [ 0000000011110]
exitcond2        (icmp             ) [ 0011111111111]
empty_25         (speclooptripcount) [ 0000000000000]
c_3              (add              ) [ 0011111111111]
stg_95           (br               ) [ 0000000000000]
stg_96           (specloopname     ) [ 0000000000000]
tmp_5            (specregionbegin  ) [ 0000000011110]
x_assign         (add              ) [ 0000000000000]
x_assign_cast    (zext             ) [ 0000000011110]
tmp_i_26         (icmp             ) [ 0000000011110]
notlhs_i         (icmp             ) [ 0000000011110]
stg_102          (br               ) [ 0011111111111]
tmp_30           (shl              ) [ 0000000000000]
tmp_20           (sub              ) [ 0000000000000]
sum_1            (add              ) [ 0011111111111]
empty_29         (specregionend    ) [ 0000000000000]
stg_107          (br               ) [ 0011111111111]
one_out_1        (phi              ) [ 0011111111111]
mac_num_1        (phi              ) [ 0011111110001]
r                (phi              ) [ 0000000010000]
r_cast           (zext             ) [ 0000000000000]
r_cast1          (zext             ) [ 0000000000000]
exitcond         (icmp             ) [ 0011111111111]
empty_27         (speclooptripcount) [ 0000000000000]
r_2              (add              ) [ 0011111111111]
stg_116          (br               ) [ 0000000000000]
y_assign         (add              ) [ 0000000000000]
notrhs_i         (icmp             ) [ 0000000000000]
tmp_12_i         (icmp             ) [ 0000000000000]
tmp              (and              ) [ 0000000000000]
or_cond2_i       (and              ) [ 0000000000000]
tmp8             (add              ) [ 0000000000000]
tmp6             (add              ) [ 0000000001000]
p_shl1           (bitconcatenate   ) [ 0000000000000]
p_shl1_cast      (zext             ) [ 0000000000000]
tmp_21           (sub              ) [ 0000000000000]
tmp10            (add              ) [ 0000000000000]
tmp10_cast       (sext             ) [ 0000000000000]
w_index          (add              ) [ 0000000000000]
tmp_23           (sext             ) [ 0000000000000]
w_conv1_addr     (getelementptr    ) [ 0000000001000]
w_conv2_addr     (getelementptr    ) [ 0000000001000]
mac_num_3        (add              ) [ 0000000000000]
sel_tmp          (xor              ) [ 0000000000000]
sel_tmp1         (or               ) [ 0000000001110]
mac_num_2        (select           ) [ 0011111111111]
empty_28         (specregionend    ) [ 0000000000000]
stg_140          (br               ) [ 0011111111111]
tmp6_cast        (zext             ) [ 0000000000000]
tmp7             (mul              ) [ 0000000000000]
i_index          (add              ) [ 0000000000100]
w_conv1_load     (load             ) [ 0000000000110]
w_conv2_load     (load             ) [ 0000000000110]
tmp_22           (zext             ) [ 0000000000000]
input_addr       (getelementptr    ) [ 0000000000010]
stg_149          (specloopname     ) [ 0000000000000]
input_load       (load             ) [ 0000000000000]
p_pn_in_in_v     (select           ) [ 0000000000000]
tmp11            (xor              ) [ 0000000000000]
p_pn_in          (xor              ) [ 0000000000000]
p_pn             (zext             ) [ 0000000000000]
one_out_2        (add              ) [ 0000000000000]
one_out_3        (select           ) [ 0011111111111]
stg_157          (br               ) [ 0011111111111]
threshold_V_load (load             ) [ 0000000000000]
tmp_18           (sext             ) [ 0000000000000]
tmp_19           (icmp             ) [ 0000000000000]
output_addr      (getelementptr    ) [ 0000000000000]
stg_162          (store            ) [ 0000000000000]
empty_30         (specregionend    ) [ 0000000000000]
stg_164          (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_conv1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_conv2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="L_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="I_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="N_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="M_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="threshold_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="13" slack="0"/>
<pin id="116" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshold_V_addr/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="13" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_V_load/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_conv1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_addr/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_load/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="w_conv2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv2_addr/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv2_load/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="13" slack="1"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="stg_162_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_162/12 "/>
</bind>
</comp>

<comp id="172" class="1005" name="n_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="1"/>
<pin id="174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="n_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="x_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="y_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="y_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="sum_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="sum_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="m_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="m_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="phi_mul_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="phi_mul_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="phi_mul3_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="phi_mul3_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="one_out_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="one_out_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_out/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="mac_num_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_num (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="mac_num_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mac_num/7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="c_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="1"/>
<pin id="279" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="288" class="1005" name="one_out_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="one_out_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_out_1/8 "/>
</bind>
</comp>

<comp id="300" class="1005" name="mac_num_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_num_1 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="mac_num_1_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mac_num_1/8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="r_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="1"/>
<pin id="314" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="2" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_24_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="O_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="O_cast25_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast25_cast/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="O_cast24_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast24_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="I_cast5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast5/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="N_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="N_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="I_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="n_cast1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="n_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="n_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="1"/>
<pin id="385" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="x_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="2"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="x_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="y_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="3"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="y_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="2"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp4_cast_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast_cast/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="3"/>
<pin id="429" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="o_index_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="1"/>
<pin id="433" dir="0" index="1" bw="5" slack="2"/>
<pin id="434" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="next_mul4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="5"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="next_mul_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="5"/>
<pin id="443" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="m_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_15_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="5"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="m_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_16_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="4"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_29_cast1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast1/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_shl_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_shl_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp9_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_17_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="c_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="exitcond2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="c_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="x_assign_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="4"/>
<pin id="514" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="x_assign_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_i_26_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_26/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="notlhs_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="6"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_30_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_20_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sum_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="r_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="r_cast1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast1/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="exitcond_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="r_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="y_assign_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="4"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="notrhs_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_12_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="7"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_cond2_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2_i/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="2"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="4"/>
<pin id="607" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl1_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_21_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp10_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="1"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp10_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/8 "/>
</bind>
</comp>

<comp id="636" class="1004" name="w_index_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="13" slack="2"/>
<pin id="639" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_23_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="mac_num_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mac_num_3/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sel_tmp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sel_tmp1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mac_num_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mac_num_2/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp6_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="1"/>
<pin id="674" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="6" slack="8"/>
<pin id="678" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="i_index_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="2"/>
<pin id="682" dir="0" index="1" bw="13" slack="0"/>
<pin id="683" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_22_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_pn_in_in_v_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="10"/>
<pin id="691" dir="0" index="1" bw="1" slack="2"/>
<pin id="692" dir="0" index="2" bw="1" slack="2"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_pn_in_in_v/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp11_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp11/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_pn_in_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_pn_in/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_pn_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_pn/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="one_out_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="3"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="one_out_2/11 "/>
</bind>
</comp>

<comp id="716" class="1004" name="one_out_3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="0" index="1" bw="32" slack="3"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="one_out_3/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_18_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_19_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="0" index="1" bw="8" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="734" class="1005" name="L_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="7"/>
<pin id="736" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="L_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="N_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="1"/>
<pin id="741" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="O_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="2"/>
<pin id="746" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="750" class="1005" name="O_cast25_cast_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="13" slack="3"/>
<pin id="752" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="O_cast25_cast "/>
</bind>
</comp>

<comp id="755" class="1005" name="O_cast24_cast_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="1"/>
<pin id="757" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="O_cast24_cast "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_i_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="6"/>
<pin id="762" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_25_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="5"/>
<pin id="768" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="771" class="1005" name="I_cast5_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="5"/>
<pin id="773" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="I_cast5 "/>
</bind>
</comp>

<comp id="776" class="1005" name="N_cast_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="5"/>
<pin id="778" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="N_cast "/>
</bind>
</comp>

<comp id="781" class="1005" name="I_cast_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="8"/>
<pin id="783" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="786" class="1005" name="n_cast1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="4"/>
<pin id="788" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="n_cast1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="n_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_14_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="2"/>
<pin id="801" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="804" class="1005" name="x_cast_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="2"/>
<pin id="806" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="x_cast "/>
</bind>
</comp>

<comp id="812" class="1005" name="x_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="817" class="1005" name="y_cast_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="9" slack="4"/>
<pin id="819" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="y_cast "/>
</bind>
</comp>

<comp id="825" class="1005" name="y_4_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp5_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="13" slack="1"/>
<pin id="832" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="835" class="1005" name="o_index_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="13" slack="1"/>
<pin id="837" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="840" class="1005" name="next_mul4_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="0"/>
<pin id="842" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="845" class="1005" name="next_mul_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="0"/>
<pin id="847" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="853" class="1005" name="m_4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp9_cast_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="14" slack="2"/>
<pin id="860" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp9_cast "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_17_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="868" class="1005" name="threshold_V_addr_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="13" slack="1"/>
<pin id="870" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="c_cast_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="1"/>
<pin id="875" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_cast "/>
</bind>
</comp>

<comp id="881" class="1005" name="c_3_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="2" slack="0"/>
<pin id="883" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="x_assign_cast_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="13" slack="2"/>
<pin id="888" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_cast "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_i_26_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_26 "/>
</bind>
</comp>

<comp id="896" class="1005" name="notlhs_i_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs_i "/>
</bind>
</comp>

<comp id="901" class="1005" name="sum_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="r_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp6_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="1"/>
<pin id="916" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="919" class="1005" name="w_conv1_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="13" slack="1"/>
<pin id="921" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="w_conv2_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="13" slack="1"/>
<pin id="926" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_conv2_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="sel_tmp1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="mac_num_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mac_num_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="i_index_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="13" slack="1"/>
<pin id="941" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="944" class="1005" name="w_conv1_load_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="2"/>
<pin id="946" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="w_conv1_load "/>
</bind>
</comp>

<comp id="949" class="1005" name="w_conv2_load_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="2"/>
<pin id="951" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="w_conv2_load "/>
</bind>
</comp>

<comp id="954" class="1005" name="input_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="13" slack="1"/>
<pin id="956" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="one_out_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="298"><net_src comp="253" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="310"><net_src comp="265" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="94" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="323" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="106" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="94" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="100" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="94" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="176" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="176" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="176" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="363" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="187" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="187" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="187" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="199" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="199" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="199" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="402" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="439"><net_src comp="246" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="234" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="223" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="223" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="246" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="460" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="68" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="465" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="498"><net_src comp="281" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="281" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="281" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="76" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="495" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="183" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="511" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="511" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="257" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="207" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="269" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="532" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="316" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="316" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="316" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="316" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="554" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="195" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="46" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="570" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="576" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="230" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="550" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="316" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="554" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="627" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="651"><net_src comp="304" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="80" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="592" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="304" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="647" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="698"><net_src comp="689" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="84" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="155" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="288" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="288" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="119" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="207" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="727" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="737"><net_src comp="88" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="742"><net_src comp="100" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="747"><net_src comp="327" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="753"><net_src comp="333" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="758"><net_src comp="337" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="763"><net_src comp="341" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="769"><net_src comp="347" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="774"><net_src comp="351" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="779"><net_src comp="355" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="784"><net_src comp="359" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="789"><net_src comp="363" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="797"><net_src comp="376" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="802"><net_src comp="382" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="807"><net_src comp="387" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="815"><net_src comp="396" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="820"><net_src comp="402" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="828"><net_src comp="411" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="833"><net_src comp="426" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="838"><net_src comp="431" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="843"><net_src comp="435" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="848"><net_src comp="440" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="856"><net_src comp="454" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="861"><net_src comp="487" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="866"><net_src comp="491" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="871"><net_src comp="112" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="876"><net_src comp="495" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="884"><net_src comp="505" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="889"><net_src comp="517" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="894"><net_src comp="521" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="899"><net_src comp="527" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="904"><net_src comp="544" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="912"><net_src comp="564" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="917"><net_src comp="604" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="922"><net_src comp="124" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="927"><net_src comp="136" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="932"><net_src comp="659" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="937"><net_src comp="664" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="942"><net_src comp="680" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="947"><net_src comp="131" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="952"><net_src comp="143" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="957"><net_src comp="148" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="962"><net_src comp="716" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="292" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: dut_conv : input_r | {10 11 }
	Port: dut_conv : threshold_V | {6 12 }
	Port: dut_conv : M | {1 }
	Port: dut_conv : N | {1 }
	Port: dut_conv : I | {1 }
	Port: dut_conv : L | {1 }
	Port: dut_conv : w_conv1 | {8 9 }
	Port: dut_conv : w_conv2 | {8 9 }
  - Chain level:
	State 1
		O : 1
		O_cast25_cast : 2
		O_cast24_cast : 2
		tmp_i : 1
	State 2
		n_cast1 : 1
		n_cast : 1
		tmp_s : 2
		n_2 : 1
		stg_33 : 3
		tmp_14 : 2
	State 3
		x_cast : 1
		exitcond1 : 1
		x_4 : 1
		stg_44 : 2
	State 4
		y_cast : 1
		exitcond3 : 1
		y_4 : 1
		stg_55 : 2
		tmp4 : 2
		tmp4_cast_cast : 3
		tmp5 : 4
	State 5
	State 6
		next_mul4 : 1
		next_mul : 1
		m_cast : 1
		tmp_15 : 2
		m_4 : 1
		stg_75 : 3
		tmp_16 : 1
		tmp_29_cast1 : 2
		p_shl : 2
		p_shl_cast : 3
		tmp9 : 4
		tmp9_cast : 5
		threshold_V_addr : 1
		threshold_V_load : 2
	State 7
		c_cast : 1
		exitcond2 : 1
		c_3 : 1
		stg_95 : 2
		x_assign : 2
		x_assign_cast : 3
		tmp_i_26 : 3
		notlhs_i : 3
		tmp_30 : 1
		tmp_20 : 1
		sum_1 : 2
	State 8
		r_cast : 1
		r_cast1 : 1
		exitcond : 1
		r_2 : 1
		stg_116 : 2
		y_assign : 2
		notrhs_i : 3
		tmp_12_i : 3
		tmp : 4
		or_cond2_i : 4
		tmp8 : 2
		tmp6 : 3
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_21 : 3
		tmp10 : 4
		tmp10_cast : 5
		w_index : 6
		tmp_23 : 7
		w_conv1_addr : 8
		w_conv1_load : 9
		w_conv2_addr : 8
		w_conv2_load : 9
		mac_num_3 : 1
		sel_tmp : 4
		sel_tmp1 : 4
		mac_num_2 : 4
	State 9
		tmp7 : 1
		i_index : 2
	State 10
		input_addr : 1
		input_load : 2
	State 11
		tmp11 : 1
		p_pn_in : 1
		p_pn : 1
		one_out_2 : 2
		one_out_3 : 3
	State 12
		tmp_18 : 1
		tmp_19 : 2
		stg_162 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        O_fu_327       |    0    |    0    |    5    |
|          |      tmp_i_fu_341     |    0    |    0    |    5    |
|          |       n_2_fu_376      |    0    |    0    |    6    |
|          |       x_4_fu_396      |    0    |    0    |    5    |
|          |       y_4_fu_411      |    0    |    0    |    5    |
|          |      tmp4_fu_417      |    0    |    0    |    9    |
|          |     o_index_fu_431    |    0    |    0    |    13   |
|          |    next_mul4_fu_435   |    0    |    0    |    9    |
|          |    next_mul_fu_440    |    0    |    0    |    9    |
|          |       m_4_fu_454      |    0    |    0    |    5    |
|          |     tmp_16_fu_460     |    0    |    0    |    9    |
|    add   |      tmp9_fu_481      |    0    |    0    |    12   |
|          |       c_3_fu_505      |    0    |    0    |    2    |
|          |    x_assign_fu_511    |    0    |    0    |    5    |
|          |      sum_1_fu_544     |    0    |    0    |    16   |
|          |       r_2_fu_564      |    0    |    0    |    2    |
|          |    y_assign_fu_570    |    0    |    0    |    5    |
|          |      tmp8_fu_598      |    0    |    0    |    16   |
|          |      tmp6_fu_604      |    0    |    0    |    16   |
|          |      tmp10_fu_627     |    0    |    0    |    16   |
|          |     w_index_fu_636    |    0    |    0    |    13   |
|          |    mac_num_3_fu_647   |    0    |    0    |    32   |
|          |     i_index_fu_680    |    0    |    0    |    13   |
|          |    one_out_2_fu_710   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    mac_num_2_fu_664   |    0    |    0    |    32   |
|  select  |  p_pn_in_in_v_fu_689  |    0    |    0    |    1    |
|          |    one_out_3_fu_716   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_20_fu_538     |    0    |    0    |    16   |
|          |     tmp_21_fu_621     |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_371     |    0    |    0    |    3    |
|          |    exitcond1_fu_391   |    0    |    0    |    2    |
|          |    exitcond3_fu_406   |    0    |    0    |    2    |
|          |     tmp_15_fu_449     |    0    |    0    |    3    |
|          |    exitcond2_fu_499   |    0    |    0    |    1    |
|   icmp   |    tmp_i_26_fu_521    |    0    |    0    |    2    |
|          |    notlhs_i_fu_527    |    0    |    0    |    2    |
|          |    exitcond_fu_558    |    0    |    0    |    1    |
|          |    notrhs_i_fu_576    |    0    |    0    |    2    |
|          |    tmp_12_i_fu_582    |    0    |    0    |    2    |
|          |     tmp_19_fu_727     |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_14_fu_382     |    1    |    0    |    4    |
|    mul   |      tmp5_fu_426      |    1    |    0    |    0    |
|          |      tmp7_fu_675      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     sel_tmp_fu_653    |    0    |    0    |    1    |
|    xor   |      tmp11_fu_694     |    0    |    0    |    1    |
|          |     p_pn_in_fu_700    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    and   |       tmp_fu_587      |    0    |    0    |    1    |
|          |   or_cond2_i_fu_592   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    or    |    sel_tmp1_fu_659    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |   L_read_read_fu_88   |    0    |    0    |    0    |
|   read   |   I_read_read_fu_94   |    0    |    0    |    0    |
|          |   N_read_read_fu_100  |    0    |    0    |    0    |
|          |   M_read_read_fu_106  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_24_fu_323     |    0    |    0    |    0    |
|          |     tmp_25_fu_347     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  O_cast25_cast_fu_333 |    0    |    0    |    0    |
|          |  O_cast24_cast_fu_337 |    0    |    0    |    0    |
|          |     I_cast5_fu_351    |    0    |    0    |    0    |
|          |     N_cast_fu_355     |    0    |    0    |    0    |
|          |     I_cast_fu_359     |    0    |    0    |    0    |
|          |     n_cast1_fu_363    |    0    |    0    |    0    |
|          |     n_cast_fu_367     |    0    |    0    |    0    |
|          |     x_cast_fu_387     |    0    |    0    |    0    |
|          |     y_cast_fu_402     |    0    |    0    |    0    |
|          | tmp4_cast_cast_fu_422 |    0    |    0    |    0    |
|          |     m_cast_fu_445     |    0    |    0    |    0    |
|   zext   |  tmp_29_cast1_fu_465  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_477   |    0    |    0    |    0    |
|          |    tmp9_cast_fu_487   |    0    |    0    |    0    |
|          |     tmp_17_fu_491     |    0    |    0    |    0    |
|          |     c_cast_fu_495     |    0    |    0    |    0    |
|          |  x_assign_cast_fu_517 |    0    |    0    |    0    |
|          |     r_cast_fu_550     |    0    |    0    |    0    |
|          |     r_cast1_fu_554    |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_617  |    0    |    0    |    0    |
|          |    tmp6_cast_fu_672   |    0    |    0    |    0    |
|          |     tmp_22_fu_685     |    0    |    0    |    0    |
|          |      p_pn_fu_706      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_469     |    0    |    0    |    0    |
|          |     p_shl1_fu_609     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |     tmp_30_fu_532     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   tmp10_cast_fu_632   |    0    |    0    |    0    |
|   sext   |     tmp_23_fu_641     |    0    |    0    |    0    |
|          |     tmp_18_fu_723     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |   398   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     I_cast5_reg_771    |    9   |
|     I_cast_reg_781     |   13   |
|     L_read_reg_734     |    1   |
|     N_cast_reg_776     |    9   |
|     N_read_reg_739     |    7   |
|  O_cast24_cast_reg_755 |    9   |
|  O_cast25_cast_reg_750 |   13   |
|        O_reg_744       |    5   |
|       c_3_reg_881      |    2   |
|     c_cast_reg_873     |    5   |
|        c_reg_277       |    2   |
|     i_index_reg_939    |   13   |
|   input_addr_reg_954   |   13   |
|       m_4_reg_853      |    5   |
|        m_reg_219       |    5   |
|    mac_num_1_reg_300   |   32   |
|    mac_num_2_reg_934   |   32   |
|     mac_num_reg_265    |   32   |
|       n_2_reg_794      |    6   |
|     n_cast1_reg_786    |    9   |
|        n_reg_172       |    6   |
|    next_mul4_reg_840   |    9   |
|    next_mul_reg_845    |    9   |
|    notlhs_i_reg_896    |    1   |
|     o_index_reg_835    |   13   |
|    one_out_1_reg_288   |   32   |
|    one_out_3_reg_959   |   32   |
|     one_out_reg_253    |   32   |
|    phi_mul3_reg_242    |    9   |
|     phi_mul_reg_230    |    9   |
|       r_2_reg_909      |    2   |
|        r_reg_312       |    2   |
|    sel_tmp1_reg_929    |    1   |
|      sum_1_reg_901     |   32   |
|       sum_reg_207      |   32   |
|threshold_V_addr_reg_868|   13   |
|      tmp5_reg_830      |   13   |
|      tmp6_reg_914      |    9   |
|    tmp9_cast_reg_858   |   14   |
|     tmp_14_reg_799     |    9   |
|     tmp_17_reg_863     |   64   |
|     tmp_25_reg_766     |    6   |
|    tmp_i_26_reg_891    |    1   |
|      tmp_i_reg_760     |    5   |
|  w_conv1_addr_reg_919  |   13   |
|  w_conv1_load_reg_944  |    1   |
|  w_conv2_addr_reg_924  |   13   |
|  w_conv2_load_reg_949  |    1   |
|       x_4_reg_812      |    5   |
|  x_assign_cast_reg_886 |   13   |
|     x_cast_reg_804     |   13   |
|        x_reg_183       |    5   |
|       y_4_reg_825      |    5   |
|     y_cast_reg_817     |    9   |
|        y_reg_195       |    5   |
+------------------------+--------+
|          Total         |   660  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_131 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_143 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_155 |  p0  |   2  |  13  |   26   ||    13   |
|     x_reg_183     |  p0  |   2  |   5  |   10   ||    5    |
|     y_reg_195     |  p0  |   2  |   5  |   10   ||    5    |
|    sum_reg_207    |  p0  |   2  |  32  |   64   ||    32   |
|  phi_mul_reg_230  |  p0  |   2  |   9  |   18   ||    9    |
|  one_out_reg_253  |  p0  |   2  |  32  |   64   ||    32   |
|  mac_num_reg_265  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   334  ||  15.71  ||   167   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   167  |
|  Register |    -   |    -   |   660  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   15   |   660  |   565  |
+-----------+--------+--------+--------+--------+
