{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766560601590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766560601591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 14:16:41 2025 " "Processing started: Wed Dec 24 14:16:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766560601591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1766560601591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1766560601591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1766560601745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1766560601745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_sub " "Found entity 1: FPU_add_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_PSC_unit " "Found entity 1: ADD_SUB_PSC_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_NOR_unit " "Found entity 1: ADD_SUB_NOR_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_swap " "Found entity 1: ADD_SUB_MAN_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_rounding " "Found entity 1: ADD_SUB_MAN_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_ALU " "Found entity 1: ADD_SUB_MAN_ALU" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_swap " "Found entity 1: ADD_SUB_EXP_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_sub " "Found entity 1: ADD_SUB_EXP_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_rounding " "Found entity 1: ADD_SUB_EXP_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_comp " "Found entity 1: ADD_SUB_EXP_comp" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_adjust " "Found entity 1: ADD_SUB_EXP_adjust" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_unit " "Found entity 1: SIGN_unit" {  } { { "../../02_rtl/FPU_COMMON/SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right " "Found entity 1: SHF_right" {  } { { "../../02_rtl/FPU_COMMON/SHF_right.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left " "Found entity 1: SHF_left" {  } { { "../../02_rtl/FPU_COMMON/SHF_left.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b COMP_CLA_24bit.sv(57) " "Verilog HDL Declaration information at COMP_CLA_24bit.sv(57): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766560606931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_CLA_24bit " "Found entity 1: COMP_CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606931 ""} { "Info" "ISGN_ENTITY_NAME" "2 COMP_CLA_4bit " "Found entity 2: COMP_CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_24bit " "Found entity 1: COMP_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b CLS_4bit.sv(3) " "Verilog HDL Declaration information at CLS_4bit.sv(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766560606933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLS_4bit " "Found entity 1: CLS_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766560606934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FPU_top.sv 1 1 " "Using design file FPU_top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_top " "Found entity 1: FPU_top" {  } { { "FPU_top.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/FPU_ADD_SUB/FPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766560606968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1766560606968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_top " "Elaborating entity \"FPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1766560606969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_sub FPU_add_sub:FPU_ADD_SUB_UNIT " "Elaborating entity \"FPU_add_sub\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\"" {  } { { "FPU_top.sv" "FPU_ADD_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/FPU_ADD_SUB/FPU_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_comp FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT " "Elaborating entity \"ADD_SUB_EXP_comp\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_COM_8BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_swap FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_swap:EXP_SWAP " "Elaborating entity \"ADD_SUB_EXP_swap\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_swap:EXP_SWAP\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SWAP" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_sub FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB " "Elaborating entity \"ADD_SUB_EXP_sub\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SUB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB\|CLA_8bit:CLA_8BIT_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB\|CLA_8bit:CLA_8BIT_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" "CLA_8BIT_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_sub:EXP_SUB\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_swap FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_swap:MAN_SWAP_PRE " "Elaborating entity \"ADD_SUB_MAN_swap\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_swap:MAN_SWAP_PRE\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_SWAP_PRE" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right FPU_add_sub:FPU_ADD_SUB_UNIT\|SHF_right:SHF_RIGHT_MAN " "Elaborating entity \"SHF_right\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|SHF_right:SHF_RIGHT_MAN\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SHF_RIGHT_MAN" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_24bit FPU_add_sub:FPU_ADD_SUB_UNIT\|COMP_24bit:MAN_COMP_24BIT " "Elaborating entity \"COMP_24bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|COMP_24bit:MAN_COMP_24BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_COMP_24BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_PSC_unit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_PSC_unit:PSC_UNIT " "Elaborating entity \"ADD_SUB_PSC_unit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLS_4bit FPU_add_sub:FPU_ADD_SUB_UNIT\|CLS_4bit:MAN_ALU_PROC_RND " "Elaborating entity \"CLS_4bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|CLS_4bit:MAN_ALU_PROC_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU_PROC_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_ALU FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_ALU:MAN_ALU " "Elaborating entity \"ADD_SUB_MAN_ALU\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_ALU:MAN_ALU\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_24bit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_24bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "LOPD_24BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|LOPD_24bit:LOPD_24BIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560606998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_adjust FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_adjust:EXP_ADJUST " "Elaborating entity \"ADD_SUB_EXP_adjust\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_adjust:EXP_ADJUST\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_ADJUST" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560607000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_NOR_unit FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_NOR_unit:NOR_UNIT " "Elaborating entity \"ADD_SUB_NOR_unit\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560607001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit " "Elaborating entity \"SHF_left\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" "SHF_left_unit" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560607002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_rounding FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_rounding:MAN_RND " "Elaborating entity \"ADD_SUB_MAN_rounding\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_MAN_rounding:MAN_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560607003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_rounding FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_rounding:EXP_RND " "Elaborating entity \"ADD_SUB_EXP_rounding\" for hierarchy \"FPU_add_sub:FPU_ADD_SUB_UNIT\|ADD_SUB_EXP_rounding:EXP_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766560607003 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SIGN_UNIT ADD_SUB_SIGN_unit " "Node instance \"SIGN_UNIT\" instantiates undefined entity \"ADD_SUB_SIGN_unit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SIGN_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 121 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1766560607004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/FPU_ADD_SUB/output_files/FPU_top.map.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/FFT_8Points/04_imple/FPU_ADD_SUB/output_files/FPU_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1766560607015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766560607018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 24 14:16:47 2025 " "Processing ended: Wed Dec 24 14:16:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766560607018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766560607018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766560607018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1766560607018 ""}
