# RISC-V-Pipelined-Processor
This repository contains my implementation of a RISC-V 5-stage pipelined processor, built step by step to support different instruction types and pipeline features..
ðŸ“Œ Features

# 5-Stage Pipeline

Instruction Fetch (IF)

Instruction Decode (ID)

Execute (EX)

Memory (MEM)

Write Back (WB)

# Instruction Support
Load/Store (LW, SW)

R-Type Instructions (ADD, SUB, AND, OR, etc.)

Branch Equal (BEQ)

# Hazard Handling
Forwarding Unit â€“ resolves data hazards by forwarding results from EX/MEM and MEM/WB stages.

Branch Handling â€“ flushes pipeline on taken BEQ to prevent wrong instruction execution.

# Key Components
Instruction Memory

Register File

Immediate Generator

Control Unit

ALU (64-bit)
Data Memory
Pipeline Registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
Forwarding Unit + Branch Unit


ðŸ“‚ RISC-V-Pipeline
 â”£ ðŸ“‚ src
 â”ƒ â”£ alu.sv
 â”ƒ â”£ branch_unit.sv
 â”ƒ â”£ control_unit.sv
 â”ƒ â”£ data_memory.sv
 â”ƒ â”£ forwarding_unit.sv
 â”ƒ â”£ hazard_unit.sv
 â”ƒ â”£ immediate_generator.sv
 â”ƒ â”£ instruction_memory.sv
 â”ƒ â”£ pipeline_registers.sv
 â”ƒ â”£ reg_file.sv
 â”ƒ â”— top_pipeline.sv
 â”£ README.md


ðŸ“– Development Stages

Single-cycle datapath for LW / SW

Added R-Type instruction execution

Integrated BEQ branch logic

Built complete 5-stage pipeline

Implemented forwarding & hazard detection
 

