

================================================================
== Vitis HLS Report for 'merge_header_meta'
================================================================
* Date:           Sat Mar 18 14:38:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.426 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln702 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:702]   --->   Operation 15 'specpipeline' 'specpipeline_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_2_load = load i1 %state_V_2"   --->   Operation 16 'load' 'state_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln712 = br i1 %state_V_2_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:712]   --->   Operation 17 'br' 'br_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rxEng_headerMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (!state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:715]   --->   Operation 19 'br' 'br_ln715' <Predicate = (!state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%rxEng_headerMetaFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rxEng_headerMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'rxEng_headerMetaFifo_read' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i160 %rxEng_headerMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'trunc_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144, i32 %meta_seqNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'trunc_ln144_s' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_s, i32 %meta_ackNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln144_53 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'partselect' 'trunc_ln144_53' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_53, i16 %meta_winSize_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln144_54 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'partselect' 'trunc_ln144_54' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_54, i16 %meta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'tmp_292' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_292, i1 %meta_ack_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 120" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'tmp_293' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_293, i1 %meta_rst_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 128" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'bitselect' 'tmp_294' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_294, i1 %meta_syn_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 136" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'bitselect' 'tmp_295' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_295, i1 %meta_fin_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln144_55 = partselect i4 @_ssdm_op_PartSelect.i4.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 144, i32 147" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'trunc_ln144_55' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_55, i4 %meta_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln1080 = icmp_ugt  i4 %trunc_ln144_55, i4 5"   --->   Operation 39 'icmp' 'icmp_ln1080' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln719 = and i1 %icmp_ln1080, i1 %tmp_294" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 40 'and' 'and_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln719 = br i1 %and_ln719, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 41 'br' 'br_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = partselect i17 @_ssdm_op_PartSelect.i17.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 96, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'partselect' 'tmp_s' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i160 %rxEng_headerMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 43 'trunc' 'trunc_ln173' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln721 = store i1 1, i1 %state_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:721]   --->   Operation 44 'store' 'store_ln721' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln722 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:722]   --->   Operation 45 'br' 'br_ln722' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln728 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:728]   --->   Operation 46 'br' 'br_ln728' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln729 = br void %merge_header_meta.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:729]   --->   Operation 47 'br' 'br_ln729' <Predicate = (!state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_330 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_winScaleFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 48 'nbreadreq' 'tmp_i_330' <Predicate = (state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln731 = br i1 %tmp_i_330, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:731]   --->   Operation 49 'br' 'br_ln731' <Predicate = (state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.16ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'read' 'tmp' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln736 = store i1 0, i1 %state_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:736]   --->   Operation 51 'store' 'store_ln736' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln738 = br void %merge_header_meta.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:738]   --->   Operation 52 'br' 'br_ln738' <Predicate = (state_V_2_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i17.i4.i80, i4 %trunc_ln144_55, i1 %tmp_295, i1 %tmp_294, i1 %tmp_293, i17 %tmp_s, i4 0, i80 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 53 'bitconcatenate' 'p_03' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i108P0A, i108 %rxEng_metaDataFifo, i108 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'write' 'write_ln173' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%meta_seqNumb_V_load = load i32 %meta_seqNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'load' 'meta_seqNumb_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%meta_ackNumb_V_load = load i32 %meta_ackNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'load' 'meta_ackNumb_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%meta_winSize_V_load = load i16 %meta_winSize_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'load' 'meta_winSize_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%meta_length_V_load = load i16 %meta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'load' 'meta_length_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%meta_ack_V_load = load i1 %meta_ack_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'load' 'meta_ack_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%meta_rst_V_load = load i1 %meta_rst_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'load' 'meta_rst_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%meta_syn_V_load = load i1 %meta_syn_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'load' 'meta_syn_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%meta_fin_V_load = load i1 %meta_fin_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'load' 'meta_fin_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%meta_dataOffset_V_load = load i4 %meta_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'load' 'meta_dataOffset_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i1.i16.i4.i16.i32.i32, i4 %meta_dataOffset_V_load, i1 %meta_fin_V_load, i1 %meta_syn_V_load, i1 %meta_rst_V_load, i1 %meta_ack_V_load, i16 %meta_length_V_load, i4 %tmp, i16 %meta_winSize_V_load, i32 %meta_ackNumb_V_load, i32 %meta_seqNumb_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'bitconcatenate' 'p_02' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i108P0A, i108 %rxEng_metaDataFifo, i108 %p_02" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln737 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:737]   --->   Operation 67 'br' 'br_ln737' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_headerMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ meta_seqNumb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_ackNumb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_winSize_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_ack_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_rst_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_syn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_fin_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_dataOffset_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_metaDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_winScaleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln702        (specpipeline  ) [ 000]
state_V_2_load            (load          ) [ 011]
br_ln712                  (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 011]
br_ln715                  (br            ) [ 000]
rxEng_headerMetaFifo_read (read          ) [ 000]
trunc_ln144               (trunc         ) [ 000]
store_ln144               (store         ) [ 000]
trunc_ln144_s             (partselect    ) [ 000]
store_ln144               (store         ) [ 000]
trunc_ln144_53            (partselect    ) [ 000]
store_ln144               (store         ) [ 000]
trunc_ln144_54            (partselect    ) [ 000]
store_ln144               (store         ) [ 000]
tmp_292                   (bitselect     ) [ 000]
store_ln144               (store         ) [ 000]
tmp_293                   (bitselect     ) [ 011]
store_ln144               (store         ) [ 000]
tmp_294                   (bitselect     ) [ 011]
store_ln144               (store         ) [ 000]
tmp_295                   (bitselect     ) [ 011]
store_ln144               (store         ) [ 000]
trunc_ln144_55            (partselect    ) [ 011]
store_ln144               (store         ) [ 000]
icmp_ln1080               (icmp          ) [ 000]
and_ln719                 (and           ) [ 011]
br_ln719                  (br            ) [ 000]
tmp_s                     (partselect    ) [ 011]
trunc_ln173               (trunc         ) [ 011]
store_ln721               (store         ) [ 000]
br_ln722                  (br            ) [ 000]
br_ln728                  (br            ) [ 000]
br_ln729                  (br            ) [ 000]
tmp_i_330                 (nbreadreq     ) [ 011]
br_ln731                  (br            ) [ 000]
tmp                       (read          ) [ 011]
store_ln736               (store         ) [ 000]
br_ln738                  (br            ) [ 000]
p_03                      (bitconcatenate) [ 000]
write_ln173               (write         ) [ 000]
br_ln0                    (br            ) [ 000]
meta_seqNumb_V_load       (load          ) [ 000]
meta_ackNumb_V_load       (load          ) [ 000]
meta_winSize_V_load       (load          ) [ 000]
meta_length_V_load        (load          ) [ 000]
meta_ack_V_load           (load          ) [ 000]
meta_rst_V_load           (load          ) [ 000]
meta_syn_V_load           (load          ) [ 000]
meta_fin_V_load           (load          ) [ 000]
meta_dataOffset_V_load    (load          ) [ 000]
p_02                      (bitconcatenate) [ 000]
write_ln173               (write         ) [ 000]
br_ln737                  (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxEng_headerMetaFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_headerMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_seqNumb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_seqNumb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_ackNumb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_ackNumb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="meta_winSize_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_winSize_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="meta_length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="meta_ack_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_ack_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="meta_rst_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_rst_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="meta_syn_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_syn_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="meta_fin_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_fin_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="meta_dataOffset_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_dataOffset_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxEng_metaDataFifo">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_metaDataFifo"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxEng_winScaleFifo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_winScaleFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i17.i4.i80"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i108P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i1.i16.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="160" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rxEng_headerMetaFifo_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="160" slack="0"/>
<pin id="104" dir="0" index="1" bw="160" slack="0"/>
<pin id="105" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_headerMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_i_330_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_330/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="108" slack="0"/>
<pin id="125" dir="0" index="2" bw="108" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="state_V_2_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_2_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln144_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="160" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln144_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln144_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="160" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_s/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln144_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln144_53_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="160" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_53/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln144_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln144_54_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="160" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="0" index="3" bw="8" slack="0"/>
<pin id="180" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_54/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln144_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_292_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="160" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_292/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln144_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_293_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="160" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_293/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln144_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_294_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="160" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_294/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln144_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_295_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="160" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_295/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln144_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln144_55_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="160" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="0" index="3" bw="9" slack="0"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_55/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln144_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln1080_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln719_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln719/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="160" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="0" index="3" bw="8" slack="0"/>
<pin id="280" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln173_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="160" slack="0"/>
<pin id="287" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln721_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln721/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln736_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln736/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_03_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="108" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="1"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="1" slack="1"/>
<pin id="306" dir="0" index="4" bw="1" slack="1"/>
<pin id="307" dir="0" index="5" bw="17" slack="1"/>
<pin id="308" dir="0" index="6" bw="1" slack="0"/>
<pin id="309" dir="0" index="7" bw="80" slack="1"/>
<pin id="310" dir="1" index="8" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="meta_seqNumb_V_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_seqNumb_V_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="meta_ackNumb_V_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_ackNumb_V_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="meta_winSize_V_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_winSize_V_load/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="meta_length_V_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_length_V_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="meta_ack_V_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_ack_V_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="meta_rst_V_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_rst_V_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="meta_syn_V_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_syn_V_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="meta_fin_V_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_fin_V_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="meta_dataOffset_V_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_dataOffset_V_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_02_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="108" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="1" slack="0"/>
<pin id="355" dir="0" index="4" bw="1" slack="0"/>
<pin id="356" dir="0" index="5" bw="1" slack="0"/>
<pin id="357" dir="0" index="6" bw="16" slack="0"/>
<pin id="358" dir="0" index="7" bw="4" slack="1"/>
<pin id="359" dir="0" index="8" bw="16" slack="0"/>
<pin id="360" dir="0" index="9" bw="32" slack="0"/>
<pin id="361" dir="0" index="10" bw="32" slack="0"/>
<pin id="362" dir="1" index="11" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_02/2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="state_V_2_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_2_load "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_293_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_293 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_294_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_294 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_295_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_295 "/>
</bind>
</comp>

<comp id="397" class="1005" name="trunc_ln144_55_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144_55 "/>
</bind>
</comp>

<comp id="402" class="1005" name="and_ln719_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln719 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="17" slack="1"/>
<pin id="408" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="411" class="1005" name="trunc_ln173_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="80" slack="1"/>
<pin id="413" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_i_330_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_330 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="80" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="90" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="102" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="102" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="173"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="102" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="189"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="102" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="102" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="102" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="102" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="102" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="70" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="247" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="219" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="102" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="102" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="78" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="301" pin=6"/></net>

<net id="313"><net_src comp="301" pin="8"/><net_sink comp="122" pin=2"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="8" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="363"><net_src comp="92" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="364"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="365"><net_src comp="342" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="366"><net_src comp="338" pin="1"/><net_sink comp="350" pin=3"/></net>

<net id="367"><net_src comp="334" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="368"><net_src comp="330" pin="1"/><net_sink comp="350" pin=5"/></net>

<net id="369"><net_src comp="326" pin="1"/><net_sink comp="350" pin=6"/></net>

<net id="370"><net_src comp="322" pin="1"/><net_sink comp="350" pin=8"/></net>

<net id="371"><net_src comp="318" pin="1"/><net_sink comp="350" pin=9"/></net>

<net id="372"><net_src comp="314" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="373"><net_src comp="350" pin="11"/><net_sink comp="122" pin=2"/></net>

<net id="377"><net_src comp="129" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="94" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="205" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="390"><net_src comp="219" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="395"><net_src comp="233" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="400"><net_src comp="247" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="405"><net_src comp="269" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="275" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="414"><net_src comp="285" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="301" pin=7"/></net>

<net id="419"><net_src comp="108" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="116" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="350" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V_2 | {1 }
	Port: meta_seqNumb_V | {1 }
	Port: meta_ackNumb_V | {1 }
	Port: meta_winSize_V | {1 }
	Port: meta_length_V | {1 }
	Port: meta_ack_V | {1 }
	Port: meta_rst_V | {1 }
	Port: meta_syn_V | {1 }
	Port: meta_fin_V | {1 }
	Port: meta_dataOffset_V | {1 }
	Port: rxEng_metaDataFifo | {2 }
 - Input state : 
	Port: merge_header_meta : state_V_2 | {1 }
	Port: merge_header_meta : rxEng_headerMetaFifo | {1 }
	Port: merge_header_meta : meta_seqNumb_V | {2 }
	Port: merge_header_meta : meta_ackNumb_V | {2 }
	Port: merge_header_meta : meta_winSize_V | {2 }
	Port: merge_header_meta : meta_length_V | {2 }
	Port: merge_header_meta : meta_ack_V | {2 }
	Port: merge_header_meta : meta_rst_V | {2 }
	Port: merge_header_meta : meta_syn_V | {2 }
	Port: merge_header_meta : meta_fin_V | {2 }
	Port: merge_header_meta : meta_dataOffset_V | {2 }
	Port: merge_header_meta : rxEng_winScaleFifo | {1 }
  - Chain level:
	State 1
		br_ln712 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		icmp_ln1080 : 1
		and_ln719 : 2
		br_ln719 : 2
	State 2
		write_ln173 : 1
		p_02 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln1080_fu_263          |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|    and   |            and_ln719_fu_269           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_94         |    0    |    0    |
|          |       tmp_i_330_nbreadreq_fu_108      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   read   | rxEng_headerMetaFifo_read_read_fu_102 |    0    |    0    |
|          |            tmp_read_fu_116            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_122           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln144_fu_133          |    0    |    0    |
|          |           trunc_ln173_fu_285          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |          trunc_ln144_s_fu_143         |    0    |    0    |
|          |         trunc_ln144_53_fu_159         |    0    |    0    |
|partselect|         trunc_ln144_54_fu_175         |    0    |    0    |
|          |         trunc_ln144_55_fu_247         |    0    |    0    |
|          |              tmp_s_fu_275             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_292_fu_191            |    0    |    0    |
| bitselect|             tmp_293_fu_205            |    0    |    0    |
|          |             tmp_294_fu_219            |    0    |    0    |
|          |             tmp_295_fu_233            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|              p_03_fu_301              |    0    |    0    |
|          |              p_02_fu_350              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    11   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln719_reg_402  |    1   |
|state_V_2_load_reg_374|    1   |
|    tmp_293_reg_382   |    1   |
|    tmp_294_reg_387   |    1   |
|    tmp_295_reg_392   |    1   |
|   tmp_i_330_reg_416  |    1   |
|     tmp_i_reg_378    |    1   |
|      tmp_reg_420     |    4   |
|     tmp_s_reg_406    |   17   |
|trunc_ln144_55_reg_397|    4   |
|  trunc_ln173_reg_411 |   80   |
+----------------------+--------+
|         Total        |   112  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_122 |  p2  |   2  |  108 |   216  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   112  |   20   |
+-----------+--------+--------+--------+
