\hypertarget{stm32h7xx__hal__rcc_8h}{}\doxysection{C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.10.1/ethernet\+\_\+\+UDB/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+hal\+\_\+rcc.h File Reference}
\label{stm32h7xx__hal__rcc_8h}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h}}


Header file of RCC HAL module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC PLL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, CSI, LSE and LSI) configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB busses clock configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+NONE}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSE}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI}~(0x00000002U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSE}~(0x00000004U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSI}~(0x00000008U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+CSI}~(0x00000010U)
\item 
\#define {\bfseries RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI48}~(0x00000020U)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+OFF}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+BYPASS}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}))
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+OFF}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+ON}~RCC\+\_\+\+BDCR\+\_\+\+LSEON
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+BYPASS}~((uint32\+\_\+t)(RCC\+\_\+\+BDCR\+\_\+\+LSEBYP $\vert$ RCC\+\_\+\+BDCR\+\_\+\+LSEON))
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\+\_\+\+HSI\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\+\_\+\+HSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}{RCC\+\_\+\+HSI\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}{RCC\+\_\+\+HSI\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}{RCC\+\_\+\+HSI\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}{RCC\+\_\+\+HSI\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define {\bfseries RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT}~(0x40U)         /$\ast$ Default HSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x20 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/
\item 
\#define {\bfseries RCC\+\_\+\+HSI48\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+HSI48\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+LSI\+\_\+\+OFF}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+LSI\+\_\+\+ON}~RCC\+\_\+\+CSR\+\_\+\+LSION
\item 
\#define {\bfseries RCC\+\_\+\+CSI\+\_\+\+OFF}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+CSI\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}}
\item 
\#define {\bfseries RCC\+\_\+\+CSICALIBRATION\+\_\+\+DEFAULT}~(0x20U)         /$\ast$ Default CSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x10 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+NONE}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+OFF}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+ON}~(0x00000002U)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+CSI}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}~(0x00000002U)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}~(0x00000003U)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+\_\+\+DIVP}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+\_\+\+DIVQ}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+\_\+\+DIVR}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc71fddb32b3b613c0c57fba30ab2413}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4447b4d3d4630081c8db37e2737112}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66558f91af4a6b59d67b7e811a80517}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20b768cb4546fb55ad658730a5e0a8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+3}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+VCOWIDE}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+VCOMEDIUM}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}~(0x00000002U)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+D1\+PCLK1}~(0x00000004U)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}~(0x00000008U)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2}~(0x00000010U)
\item 
\#define {\bfseries RCC\+\_\+\+CLOCKTYPE\+\_\+\+D3\+PCLK1}~(0x00000020U)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+CSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d58136497ff6a8f082ab58beee4131}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+CSI}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bda4ab2df66059b731208784012f667}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL1}}
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV64
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV128
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV256
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV512
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV1}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV2}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV4}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV8}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV16}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV64}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV64
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV128}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV128
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV256}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV256
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+DIV512}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV512
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+\_\+\+DIV1}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+\_\+\+DIV2}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+\_\+\+DIV4}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+\_\+\+DIV8}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+\_\+\+DIV16}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+\_\+\+DIV1}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+\_\+\+DIV2}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+\_\+\+DIV4}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+\_\+\+DIV8}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+\_\+\+DIV16}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+\_\+\+DIV1}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+\_\+\+DIV2}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+\_\+\+DIV4}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+\_\+\+DIV8}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+\_\+\+DIV16}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+\_\+\+DIV1}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV1
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+\_\+\+DIV2}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV2
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+\_\+\+DIV4}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV4
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+\_\+\+DIV8}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV8
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+\_\+\+DIV16}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV16
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}~(0x00000100U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}~(0x00000200U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2}~(0x00002300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3}~(0x00003300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4}~(0x00004300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5}~(0x00005300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6}~(0x00006300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7}~(0x00007300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8}~(0x00008300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9}~(0x00009300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10}~(0x0000\+A300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11}~(0x0000\+B300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12}~(0x0000\+C300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13}~(0x0000\+D300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14}~(0x0000\+E300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15}~(0x0000\+F300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16}~(0x00010300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17}~(0x00011300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18}~(0x00012300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19}~(0x00013300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20}~(0x00014300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21}~(0x00015300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22}~(0x00016300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23}~(0x00017300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24}~(0x00018300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25}~(0x00019300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26}~(0x0001\+A300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27}~(0x0001\+B300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28}~(0x0001\+C300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29}~(0x0001\+D300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30}~(0x0001\+E300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31}~(0x0001\+F300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}~(0x00020300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV33}~(0x00021300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV34}~(0x00022300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV35}~(0x00023300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV36}~(0x00024300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV37}~(0x00025300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV38}~(0x00026300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV39}~(0x00027300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV40}~(0x00028300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV41}~(0x00029300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV42}~(0x0002\+A300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV43}~(0x0002\+B300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV44}~(0x0002\+C300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV45}~(0x0002\+D300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV46}~(0x0002\+E300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV47}~(0x0002\+F300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV48}~(0x00030300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV49}~(0x00031300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV50}~(0x00032300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV51}~(0x00033300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV52}~(0x00034300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV53}~(0x00035300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV54}~(0x00036300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV55}~(0x00037300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV56}~(0x00038300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV57}~(0x00039300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV58}~(0x0003\+A300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV59}~(0x0003\+B300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV60}~(0x0003\+C300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV61}~(0x0003\+D300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV62}~(0x0003\+E300U)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV63}~(0x0003\+F300U)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLL1\+QCLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45738e19d9cacd194685869bd6e6945}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLL2\+PCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+CSICLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+LSICLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+5}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+6}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+7}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}}
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+9}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+10}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+11}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+12}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+13}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+14}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define {\bfseries RCC\+\_\+\+MCODIV\+\_\+15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSIRDY}~(0x00000001U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSERDY}~(0x00000002U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSIRDY}~(0x00000004U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSERDY}~(0x00000008U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+CSIRDY}~(0x00000010U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY}~(0x00000020U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLRDY}~(0x00000040U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY}~(0x00000080U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY}~(0x00000100U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSECSS}~(0x00000200U)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+CSS}~(0x00000400U)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x22)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSIDIV}~((uint8\+\_\+t)0x25)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+CSIRDY}~((uint8\+\_\+t)0x28)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSI48\+RDY}~((uint8\+\_\+t)0x2D)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+CPUCKRDY}~((uint8\+\_\+t)0x2E)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+D1\+CKRDY}~RCC\+\_\+\+FLAG\+\_\+\+CPUCKRDY   /$\ast$ alias $\ast$/
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+CDCKRDY}~((uint8\+\_\+t)0x2F)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+D2\+CKRDY}~RCC\+\_\+\+FLAG\+\_\+\+CDCKRDY    /$\ast$ alias $\ast$/
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLL2\+RDY}~((uint8\+\_\+t)0x3B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLL3\+RDY}~((uint8\+\_\+t)0x3D)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+CDRST}~((uint8\+\_\+t)0x93)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+BORRST}~((uint8\+\_\+t)0x95)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x96)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x97)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x98)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+IWDG1\+RST}~((uint8\+\_\+t)0x9A)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+WWDG1\+RST}~((uint8\+\_\+t)0x9C)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LPWR1\+RST}~((uint8\+\_\+t)0x9E)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LPWR2\+RST}~((uint8\+\_\+t)0x9F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~RCC\+\_\+\+BDCR\+\_\+\+LSEDRV
\item 
\#define {\bfseries RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+CSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}
\item 
\#define {\bfseries RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+HSI}~(0x00000000U)
\item 
\#define {\bfseries RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+CSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN)   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)          != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN)         != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN)     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)          == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)          == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN)         == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN)     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN)     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN)     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB3 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB3\+ENR) \&= $\sim$ (RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB3\+ENR \& RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB3\+ENR \& RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00\+E95011U)  /$\ast$ Resets MDMA, DMA2D, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 $\ast$/
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x02008023U)  /$\ast$ Resets DMA1, DMA2, ADC12, ETHMAC and USB1\+OTG $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB1 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00030271U)  /$\ast$ Resets DCMI\+\_\+\+PSSI, CRYPT, HASH, RNG, SDMMC2, FMAC and CORDIC $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB2 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR = 0x032806\+FFU)  /$\ast$ Resets GPIOA..\+GPIOH, GPIOJ, GPIOK, CRC, BDMA, ADC3 and HSEM $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB4 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB3\+RSTR = 0x00000008U) /$\ast$ Rests LTDC $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB3 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB3\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR = 0x\+EAFFC3\+FFU) /$\ast$ Resets TIM2..\+TIM7, TIM12..\+TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2\+C1..\+I2\+C3, I2\+C5, CEC, DAC12, UART7 and UART8 $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB1 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR = 0x03000136U) /$\ast$ Resets CRS, SWP, OPAMP, MDIOS, FDCAN, TIM23 and TIM24 $\ast$/
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x405730\+F3U)  /$\ast$ Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..\+TIM17, SPI5, SAI1 and DFSDM1 $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB2 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR = 0x0420\+DEAAU)  /$\ast$ Resets SYSCFG, LPUART1, SPI6, I2\+C4, LPTIM2..\+LPTIM5, COMP12, VREF, SAI4 and DTS $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB4 peripheral reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR = 0x00U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE  /$\ast$ For backward compatibility $\ast$/
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE      /$\ast$ For backward compatibility $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN)     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN)  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN)   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN)    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN)     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN)  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN)   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN)    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAML1\+PEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))          != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))         != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))          == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))          == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))         == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR  $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR  \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB3\+LPENR) $\vert$= (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB3\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB3\+LPENR \& (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB3\+LPENR \& (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN))     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN))     != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN))     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN))     == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN))   != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN))   == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN))  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)) != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN))    != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN))  != 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)) == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN))  == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN))    == 0U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} , (uint32\+\_\+t)(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable peripheral bus clock when D3 domain is in DRUN. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+HSI\+\_\+\+DIVIDER}}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}})))
\begin{DoxyCompactList}\small\item\em Macro to get the HSI divider. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)~               MODIFY\+\_\+\+REG(RCC-\/$>$HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos);
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\begin{DoxyCompactList}\small\item\em Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal oscillator (CSI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+CSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro Adjusts the Internal oscillator (CSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Low-\/power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator ({\bfseries{HSE}}). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCEN)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the the RTC clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL)))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+BDRST)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+BDRST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enables or disables each clock output (PLL\+\_\+\+P\+\_\+\+CLK, PLL\+\_\+\+Q\+\_\+\+CLK, PLL\+\_\+\+R\+\_\+\+CLK) \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN)
\begin{DoxyCompactList}\small\item\em Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLR1\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$PLLCKSELR, RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLs clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$PLL1\+FRACR, RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1, (uint32\+\_\+t)(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCIRANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCORANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$PLLCKSELR \& RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~                 MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO1 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~    MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 7)));
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO2 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+)~               MODIFY\+\_\+\+REG(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+LSEDRV, (uint32\+\_\+t)(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+));
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the wake up from stop clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+KERWAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the Kernel wake up from stop clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT(RCC-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(RCC-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(RCC-\/$>$CICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((RCC-\/$>$CIFR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}()~(RCC-\/$>$RSR $\vert$= RCC\+\_\+\+RSR\+\_\+\+RMVF)
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define {\bfseries RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}()~((RCC-\/$>$PLLCKSELR \& RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC) $>$$>$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries HSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}
\item 
\#define {\bfseries HSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries HSI48\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries CSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries LSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries PLL\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries CLOCKSWITCH\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(5000U) /$\ast$ 5 s  $\ast$/
\item 
\#define {\bfseries RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~(100U)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}}(OSCILLATOR)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{IS\+\_\+\+RCC\+\_\+\+HSI}}(HSI)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+HSI48}(HSI48)~(((HSI48) == RCC\+\_\+\+HSI48\+\_\+\+OFF) $\vert$$\vert$ ((HSI48) == RCC\+\_\+\+HSI48\+\_\+\+ON))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+LSI}(LSI)~(((LSI) == RCC\+\_\+\+LSI\+\_\+\+OFF) $\vert$$\vert$ ((LSI) == RCC\+\_\+\+LSI\+\_\+\+ON))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CSI}(CSI)~(((CSI) == RCC\+\_\+\+CSI\+\_\+\+OFF) $\vert$$\vert$ ((CSI) == RCC\+\_\+\+CSI\+\_\+\+ON))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{IS\+\_\+\+RCC\+\_\+\+PLL}}(PLL)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99e364438d03030e80e9ddcc2f964509}{IS\+\_\+\+RCC\+\_\+\+PLLRGE\+\_\+\+VALUE}}(VALUE)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLVCO\+\_\+\+VALUE}(VALUE)~(((VALUE) == RCC\+\_\+\+PLL1\+VCOWIDE) $\vert$$\vert$ ((VALUE) == RCC\+\_\+\+PLL1\+VCOMEDIUM))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 8191U)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 63U))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}(VALUE)~((4U $<$= (VALUE)) \&\& ((VALUE) $<$= 512U))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+VALUE}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga07b364b5bfc3e347da9b5dbb84f81809}{IS\+\_\+\+RCC\+\_\+\+PLLCLOCKOUT\+\_\+\+VALUE}}(VALUE)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CLOCKTYPE}(CLK)~((1U $<$= (CLK)) \&\& ((CLK) $<$= 0x3\+FU))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga7c7dfc41a7f7f051286393bb468dabe0}{IS\+\_\+\+RCC\+\_\+\+SYSCLK}}(SYSCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{IS\+\_\+\+RCC\+\_\+\+CDPCLK1}}(CDPCLK1)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+D1\+PCLK1}~IS\+\_\+\+RCC\+\_\+\+CDPCLK1  /$\ast$ for legacy compatibility between H7 lines $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\+\_\+\+RCC\+\_\+\+PCLK1}}(PCLK1)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\+\_\+\+RCC\+\_\+\+PCLK2}}(PCLK2)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1842759b9678d7a014294edd5a9813fa}{IS\+\_\+\+RCC\+\_\+\+SRDPCLK1}}(SRDPCLK1)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+D3\+PCLK1}~IS\+\_\+\+RCC\+\_\+\+SRDPCLK1 /$\ast$ for legacy compatibility between H7 lines$\ast$/
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}(SOURCE)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+MCO}(MCOx)~(((MCOx) == RCC\+\_\+\+MCO1) $\vert$$\vert$ ((MCOx) == RCC\+\_\+\+MCO2))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{IS\+\_\+\+RCC\+\_\+\+MCODIV}}(DIV)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaa27dea5bb62b26d0881e649770252158}{IS\+\_\+\+RCC\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+HSICALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x7\+FU)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CSICALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x3\+FU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga861e69393015a4ea785b7ddd5c6e3f0c}{IS\+\_\+\+RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad0dc34f195b3b9fdbf30843e3ddceee4}{IS\+\_\+\+RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK}}(SOURCE)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+De\+Init} (void)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+MCOConfig} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Disable\+CSS} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK2\+Freq} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+FLatency)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+CCSCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 