
Demo8_1_TaskNotify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007424  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080075b4  080075b4  000085b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076c4  080076c4  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080076c4  080076c4  000086c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076cc  080076cc  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076cc  080076cc  000086cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076d0  080076d0  000086d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080076d4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c7c  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004ce8  20004ce8  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf48  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fe3  00000000  00000000  00024fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b0  00000000  00000000  00028fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001182  00000000  00000000  0002a678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002625a  00000000  00000000  0002b7fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b093  00000000  00000000  00051a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4501  00000000  00000000  0006cae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00150fe8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000065b0  00000000  00000000  0015102c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  001575dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800759c 	.word	0x0800759c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800759c 	.word	0x0800759c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80005ae:	4b22      	ldr	r3, [pc, #136]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b0:	4a22      	ldr	r2, [pc, #136]	@ (800063c <MX_ADC3_Init+0xa0>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b4:	4b20      	ldr	r3, [pc, #128]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ba:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80005bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80005c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80005c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80005ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005d6:	4b18      	ldr	r3, [pc, #96]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005de:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005e0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80005e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e6:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80005f2:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000600:	480d      	ldr	r0, [pc, #52]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000602:	f000 fcdf 	bl	8000fc4 <HAL_ADC_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800060c:	f000 f9f8 	bl	8000a00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000610:	2306      	movs	r3, #6
 8000612:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000614:	2301      	movs	r3, #1
 8000616:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000618:	2301      	movs	r3, #1
 800061a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800061c:	463b      	mov	r3, r7
 800061e:	4619      	mov	r1, r3
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000622:	f000 ff23 	bl	800146c <HAL_ADC_ConfigChannel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800062c:	f000 f9e8 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000088 	.word	0x20000088
 800063c:	40012200 	.word	0x40012200

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1b      	ldr	r2, [pc, #108]	@ (80006cc <HAL_ADC_MspInit+0x8c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d130      	bne.n	80006c4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 800066c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b17      	ldr	r3, [pc, #92]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a12      	ldr	r2, [pc, #72]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000688:	f043 0320 	orr.w	r3, r3, #32
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0320 	and.w	r3, r3, #32
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800069a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	2303      	movs	r3, #3
 80006a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4809      	ldr	r0, [pc, #36]	@ (80006d4 <HAL_ADC_MspInit+0x94>)
 80006b0:	f001 f9e6 	bl	8001a80 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2105      	movs	r1, #5
 80006b8:	2012      	movs	r0, #18
 80006ba:	f001 f9b7 	bl	8001a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006be:	2012      	movs	r0, #18
 80006c0:	f001 f9d0 	bl	8001a64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	@ 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40012200 	.word	0x40012200
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40021400 	.word	0x40021400

080006d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Show */
  Task_ShowHandle = osThreadNew(AppTask_Show, NULL, &Task_Show_attributes);
 80006dc:	4a04      	ldr	r2, [pc, #16]	@ (80006f0 <MX_FREERTOS_Init+0x18>)
 80006de:	2100      	movs	r1, #0
 80006e0:	4804      	ldr	r0, [pc, #16]	@ (80006f4 <MX_FREERTOS_Init+0x1c>)
 80006e2:	f003 f965 	bl	80039b0 <osThreadNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a03      	ldr	r2, [pc, #12]	@ (80006f8 <MX_FREERTOS_Init+0x20>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	08007654 	.word	0x08007654
 80006f4:	080006fd 	.word	0x080006fd
 80006f8:	200000d0 	.word	0x200000d0

080006fc <AppTask_Show>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Show */
void AppTask_Show(void *argument)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN AppTask_Show */
	/* Infinite loop */
	uint32_t  notifyValue = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	60bb      	str	r3, [r7, #8]
	for(;;)
	{
		uint32_t ulBitsToClearOnEntry=0x00;				//进入时不清除数据
 8000708:	2300      	movs	r3, #0
 800070a:	61fb      	str	r3, [r7, #28]
		uint32_t ulBitsToClearOnExit=0xFFFFFFFF;	//退出时清零数据
 800070c:	f04f 33ff 	mov.w	r3, #4294967295
 8000710:	61bb      	str	r3, [r7, #24]
		BaseType_t result=xTaskNotifyWait(ulBitsToClearOnEntry, ulBitsToClearOnExit,
 8000712:	f107 0208 	add.w	r2, r7, #8
 8000716:	f04f 33ff 	mov.w	r3, #4294967295
 800071a:	69b9      	ldr	r1, [r7, #24]
 800071c:	69f8      	ldr	r0, [r7, #28]
 800071e:	f004 fe6b 	bl	80053f8 <xTaskNotifyWait>
 8000722:	6178      	str	r0, [r7, #20]
					&notifyValue, portMAX_DELAY);		//接收任务通知
		if (result==pdTRUE)
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d1ee      	bne.n	8000708 <AppTask_Show+0xc>
		{
			uint32_t tmpValue = notifyValue;				//ADC原始数值
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	613b      	str	r3, [r7, #16]
		  	printf("Notify Value = %ld\r\n",tmpValue );
 800072e:	6939      	ldr	r1, [r7, #16]
 8000730:	4808      	ldr	r0, [pc, #32]	@ (8000754 <AppTask_Show+0x58>)
 8000732:	f006 f85b 	bl	80067ec <iprintf>

			uint32_t Volt = 3300*tmpValue;				//单位：mV
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800073c:	fb02 f303 	mul.w	r3, r2, r3
 8000740:	60fb      	str	r3, [r7, #12]
			Volt = Volt>>12;										//除以2^12
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	0b1b      	lsrs	r3, r3, #12
 8000746:	60fb      	str	r3, [r7, #12]
		  	printf("Engineering Value = %ld\r\n",Volt );
 8000748:	68f9      	ldr	r1, [r7, #12]
 800074a:	4803      	ldr	r0, [pc, #12]	@ (8000758 <AppTask_Show+0x5c>)
 800074c:	f006 f84e 	bl	80067ec <iprintf>
	{
 8000750:	e7da      	b.n	8000708 <AppTask_Show+0xc>
 8000752:	bf00      	nop
 8000754:	080075c0 	.word	0x080075c0
 8000758:	080075d8 	.word	0x080075d8

0800075c <HAL_ADC_ConvCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af02      	add	r7, sp, #8
 8000762:	6078      	str	r0, [r7, #4]
	if (hadc->Instance != ADC3)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a13      	ldr	r2, [pc, #76]	@ (80007b8 <HAL_ADC_ConvCpltCallback+0x5c>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d11f      	bne.n	80007ae <HAL_ADC_ConvCpltCallback+0x52>
		return;

	uint32_t adc_value=HAL_ADC_GetValue(hadc);  	//Get ADC Value
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f000 fe5a 	bl	8001428 <HAL_ADC_GetValue>
 8000774:	60f8      	str	r0, [r7, #12]
	if (Task_ShowHandle != NULL)
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <HAL_ADC_ConvCpltCallback+0x60>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d018      	beq.n	80007b0 <HAL_ADC_ConvCpltCallback+0x54>
	{
		BaseType_t taskWoken=pdFALSE;
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
		xTaskNotifyFromISR(Task_ShowHandle, adc_value,
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <HAL_ADC_ConvCpltCallback+0x60>)
 8000784:	6818      	ldr	r0, [r3, #0]
 8000786:	f107 0308 	add.w	r3, r7, #8
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	2300      	movs	r3, #0
 800078e:	2203      	movs	r2, #3
 8000790:	68f9      	ldr	r1, [r7, #12]
 8000792:	f004 fe91 	bl	80054b8 <xTaskGenericNotifyFromISR>
				eSetValueWithOverwrite, &taskWoken);	//Transmit ADC
		portYIELD_FROM_ISR(taskWoken);  					//Required, context switch.
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d009      	beq.n	80007b0 <HAL_ADC_ConvCpltCallback+0x54>
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <HAL_ADC_ConvCpltCallback+0x64>)
 800079e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	f3bf 8f4f 	dsb	sy
 80007a8:	f3bf 8f6f 	isb	sy
 80007ac:	e000      	b.n	80007b0 <HAL_ADC_ConvCpltCallback+0x54>
		return;
 80007ae:	bf00      	nop
	}
}
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40012200 	.word	0x40012200
 80007bc:	200000d0 	.word	0x200000d0
 80007c0:	e000ed04 	.word	0xe000ed04

080007c4 <__io_putchar>:

int __io_putchar(int ch)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 80007cc:	1d39      	adds	r1, r7, #4
 80007ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007d2:	2201      	movs	r2, #1
 80007d4:	4803      	ldr	r0, [pc, #12]	@ (80007e4 <__io_putchar+0x20>)
 80007d6:	f002 fca1 	bl	800311c <HAL_UART_Transmit>
	return ch;
 80007da:	687b      	ldr	r3, [r7, #4]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000168 	.word	0x20000168

080007e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	4b1e      	ldr	r3, [pc, #120]	@ (800086c <MX_GPIO_Init+0x84>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	4a1d      	ldr	r2, [pc, #116]	@ (800086c <MX_GPIO_Init+0x84>)
 80007f8:	f043 0320 	orr.w	r3, r3, #32
 80007fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fe:	4b1b      	ldr	r3, [pc, #108]	@ (800086c <MX_GPIO_Init+0x84>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f003 0320 	and.w	r3, r3, #32
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_GPIO_Init+0x84>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a16      	ldr	r2, [pc, #88]	@ (800086c <MX_GPIO_Init+0x84>)
 8000814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_GPIO_Init+0x84>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_GPIO_Init+0x84>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4a0f      	ldr	r2, [pc, #60]	@ (800086c <MX_GPIO_Init+0x84>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <MX_GPIO_Init+0x84>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	603b      	str	r3, [r7, #0]
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_GPIO_Init+0x84>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a08      	ldr	r2, [pc, #32]	@ (800086c <MX_GPIO_Init+0x84>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_GPIO_Init+0x84>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]

}
 800085e:	bf00      	nop
 8000860:	3714      	adds	r7, #20
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b5b0      	push	{r4, r5, r7, lr}
 8000872:	b092      	sub	sp, #72	@ 0x48
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f000 fb63 	bl	8000f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087a:	f000 f845 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087e:	f7ff ffb3 	bl	80007e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000882:	f000 fac1 	bl	8000e08 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8000886:	f7ff fe89 	bl	800059c <MX_ADC3_Init>
  MX_TIM3_Init();
 800088a:	f000 fa4d 	bl	8000d28 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // Start Menu
  uint8_t startstr[] = "Demo8_1:Task Notification.\r\n";
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <main+0x84>)
 8000890:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000894:	461d      	mov	r5, r3
 8000896:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000898:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800089e:	c407      	stmia	r4!, {r0, r1, r2}
 80008a0:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 80008a2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80008a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008aa:	221d      	movs	r2, #29
 80008ac:	4812      	ldr	r0, [pc, #72]	@ (80008f8 <main+0x88>)
 80008ae:	f002 fc35 	bl	800311c <HAL_UART_Transmit>

  uint8_t startstr1[] = "Transfer ADC value by Notification.\r\n";
 80008b2:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <main+0x8c>)
 80008b4:	463c      	mov	r4, r7
 80008b6:	461d      	mov	r5, r3
 80008b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008c4:	6020      	str	r0, [r4, #0]
 80008c6:	3404      	adds	r4, #4
 80008c8:	8021      	strh	r1, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 80008ca:	4639      	mov	r1, r7
 80008cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008d0:	2226      	movs	r2, #38	@ 0x26
 80008d2:	4809      	ldr	r0, [pc, #36]	@ (80008f8 <main+0x88>)
 80008d4:	f002 fc22 	bl	800311c <HAL_UART_Transmit>

  HAL_ADC_Start_IT(&hadc3);		//以中断方式启动ADC
 80008d8:	4809      	ldr	r0, [pc, #36]	@ (8000900 <main+0x90>)
 80008da:	f000 fbb7 	bl	800104c <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start(&htim3);		//启动Timer
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <main+0x94>)
 80008e0:	f001 ff44 	bl	800276c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008e4:	f003 f81a 	bl	800391c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008e8:	f7ff fef6 	bl	80006d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008ec:	f003 f83a 	bl	8003964 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <main+0x80>
 80008f4:	080075f4 	.word	0x080075f4
 80008f8:	20000168 	.word	0x20000168
 80008fc:	08007614 	.word	0x08007614
 8000900:	20000088 	.word	0x20000088
 8000904:	20000120 	.word	0x20000120

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	@ 0x50
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0320 	add.w	r3, r7, #32
 8000912:	2230      	movs	r2, #48	@ 0x30
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f005 ffbd 	bl	8006896 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	4b28      	ldr	r3, [pc, #160]	@ (80009d4 <SystemClock_Config+0xcc>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000934:	4a27      	ldr	r2, [pc, #156]	@ (80009d4 <SystemClock_Config+0xcc>)
 8000936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800093a:	6413      	str	r3, [r2, #64]	@ 0x40
 800093c:	4b25      	ldr	r3, [pc, #148]	@ (80009d4 <SystemClock_Config+0xcc>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000948:	2300      	movs	r3, #0
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	4b22      	ldr	r3, [pc, #136]	@ (80009d8 <SystemClock_Config+0xd0>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a21      	ldr	r2, [pc, #132]	@ (80009d8 <SystemClock_Config+0xd0>)
 8000952:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000956:	6013      	str	r3, [r2, #0]
 8000958:	4b1f      	ldr	r3, [pc, #124]	@ (80009d8 <SystemClock_Config+0xd0>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000964:	2301      	movs	r3, #1
 8000966:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000968:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800096e:	2302      	movs	r3, #2
 8000970:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000972:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000978:	2319      	movs	r3, #25
 800097a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800097c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000980:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000982:	2302      	movs	r3, #2
 8000984:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000986:	2304      	movs	r3, #4
 8000988:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098a:	f107 0320 	add.w	r3, r7, #32
 800098e:	4618      	mov	r0, r3
 8000990:	f001 fa12 	bl	8001db8 <HAL_RCC_OscConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800099a:	f000 f831 	bl	8000a00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099e:	230f      	movs	r3, #15
 80009a0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a2:	2302      	movs	r3, #2
 80009a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009aa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009b6:	f107 030c 	add.w	r3, r7, #12
 80009ba:	2105      	movs	r1, #5
 80009bc:	4618      	mov	r0, r3
 80009be:	f001 fc73 	bl	80022a8 <HAL_RCC_ClockConfig>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009c8:	f000 f81a 	bl	8000a00 <Error_Handler>
  }
}
 80009cc:	bf00      	nop
 80009ce:	3750      	adds	r7, #80	@ 0x50
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40007000 	.word	0x40007000

080009dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d101      	bne.n	80009f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009ee:	f000 fac9 	bl	8000f84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40001000 	.word	0x40001000

08000a00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <Error_Handler+0x8>

08000a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b12      	ldr	r3, [pc, #72]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1a:	4a11      	ldr	r2, [pc, #68]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a36:	4a0a      	ldr	r2, [pc, #40]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3e:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <HAL_MspInit+0x54>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	210f      	movs	r1, #15
 8000a4e:	f06f 0001 	mvn.w	r0, #1
 8000a52:	f000 ffeb 	bl	8001a2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800

08000a64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08e      	sub	sp, #56	@ 0x38
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a70:	2300      	movs	r3, #0
 8000a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a74:	2300      	movs	r3, #0
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	4b33      	ldr	r3, [pc, #204]	@ (8000b48 <HAL_InitTick+0xe4>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7c:	4a32      	ldr	r2, [pc, #200]	@ (8000b48 <HAL_InitTick+0xe4>)
 8000a7e:	f043 0310 	orr.w	r3, r3, #16
 8000a82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a84:	4b30      	ldr	r3, [pc, #192]	@ (8000b48 <HAL_InitTick+0xe4>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	f003 0310 	and.w	r3, r3, #16
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a90:	f107 0210 	add.w	r2, r7, #16
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4611      	mov	r1, r2
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 fde4 	bl	8002668 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000aa0:	6a3b      	ldr	r3, [r7, #32]
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d103      	bne.n	8000ab2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000aaa:	f001 fdb5 	bl	8002618 <HAL_RCC_GetPCLK1Freq>
 8000aae:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ab0:	e004      	b.n	8000abc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ab2:	f001 fdb1 	bl	8002618 <HAL_RCC_GetPCLK1Freq>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000abe:	4a23      	ldr	r2, [pc, #140]	@ (8000b4c <HAL_InitTick+0xe8>)
 8000ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac4:	0c9b      	lsrs	r3, r3, #18
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000aca:	4b21      	ldr	r3, [pc, #132]	@ (8000b50 <HAL_InitTick+0xec>)
 8000acc:	4a21      	ldr	r2, [pc, #132]	@ (8000b54 <HAL_InitTick+0xf0>)
 8000ace:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <HAL_InitTick+0xec>)
 8000ad2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ad6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8000b50 <HAL_InitTick+0xec>)
 8000ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000adc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <HAL_InitTick+0xec>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <HAL_InitTick+0xec>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aea:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <HAL_InitTick+0xec>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000af0:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <HAL_InitTick+0xec>)
 8000af2:	f001 fdeb 	bl	80026cc <HAL_TIM_Base_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000afc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d11b      	bne.n	8000b3c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b04:	4812      	ldr	r0, [pc, #72]	@ (8000b50 <HAL_InitTick+0xec>)
 8000b06:	f001 fe99 	bl	800283c <HAL_TIM_Base_Start_IT>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d111      	bne.n	8000b3c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b18:	2036      	movs	r0, #54	@ 0x36
 8000b1a:	f000 ffa3 	bl	8001a64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b0f      	cmp	r3, #15
 8000b22:	d808      	bhi.n	8000b36 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b24:	2200      	movs	r2, #0
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	2036      	movs	r0, #54	@ 0x36
 8000b2a:	f000 ff7f 	bl	8001a2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <HAL_InitTick+0xf4>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	e002      	b.n	8000b3c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3738      	adds	r7, #56	@ 0x38
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	431bde83 	.word	0x431bde83
 8000b50:	200000d4 	.word	0x200000d4
 8000b54:	40001000 	.word	0x40001000
 8000b58:	20000004 	.word	0x20000004

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <NMI_Handler+0x4>

08000b64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <HardFault_Handler+0x4>

08000b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <MemManage_Handler+0x4>

08000b74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
	...

08000b94 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <ADC_IRQHandler+0x10>)
 8000b9a:	f000 fb35 	bl	8001208 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000088 	.word	0x20000088

08000ba8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <TIM6_DAC_IRQHandler+0x10>)
 8000bae:	f001 feb5 	bl	800291c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	200000d4 	.word	0x200000d4

08000bbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	e00a      	b.n	8000be4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bce:	f3af 8000 	nop.w
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	60ba      	str	r2, [r7, #8]
 8000bda:	b2ca      	uxtb	r2, r1
 8000bdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	3301      	adds	r3, #1
 8000be2:	617b      	str	r3, [r7, #20]
 8000be4:	697a      	ldr	r2, [r7, #20]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	dbf0      	blt.n	8000bce <_read+0x12>
  }

  return len;
 8000bec:	687b      	ldr	r3, [r7, #4]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	e009      	b.n	8000c1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	1c5a      	adds	r2, r3, #1
 8000c0c:	60ba      	str	r2, [r7, #8]
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fdd7 	bl	80007c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	dbf1      	blt.n	8000c08 <_write+0x12>
  }
  return len;
 8000c24:	687b      	ldr	r3, [r7, #4]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3718      	adds	r7, #24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <_close>:

int _close(int file)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	b083      	sub	sp, #12
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
 8000c4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c56:	605a      	str	r2, [r3, #4]
  return 0;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <_isatty>:

int _isatty(int file)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca0:	4a14      	ldr	r2, [pc, #80]	@ (8000cf4 <_sbrk+0x5c>)
 8000ca2:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <_sbrk+0x60>)
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cac:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d102      	bne.n	8000cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <_sbrk+0x64>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	@ (8000d00 <_sbrk+0x68>)
 8000cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <_sbrk+0x64>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d207      	bcs.n	8000cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc8:	f005 fe92 	bl	80069f0 <__errno>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	220c      	movs	r2, #12
 8000cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	e009      	b.n	8000cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <_sbrk+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cde:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	4a05      	ldr	r2, [pc, #20]	@ (8000cfc <_sbrk+0x64>)
 8000ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20020000 	.word	0x20020000
 8000cf8:	00000400 	.word	0x00000400
 8000cfc:	2000011c 	.word	0x2000011c
 8000d00:	20004ce8 	.word	0x20004ce8

08000d04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <SystemInit+0x20>)
 8000d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <SystemInit+0x20>)
 8000d10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d44:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d46:	4a1e      	ldr	r2, [pc, #120]	@ (8000dc0 <MX_TIM3_Init+0x98>)
 8000d48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d4c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000d50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8000d58:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d5a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000d5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d6c:	4813      	ldr	r0, [pc, #76]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d6e:	f001 fcad 	bl	80026cc <HAL_TIM_Base_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000d78:	f7ff fe42 	bl	8000a00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d82:	f107 0308 	add.w	r3, r7, #8
 8000d86:	4619      	mov	r1, r3
 8000d88:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000d8a:	f001 feb7 	bl	8002afc <HAL_TIM_ConfigClockSource>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000d94:	f7ff fe34 	bl	8000a00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d98:	2320      	movs	r3, #32
 8000d9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000da0:	463b      	mov	r3, r7
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	@ (8000dbc <MX_TIM3_Init+0x94>)
 8000da6:	f002 f8d9 	bl	8002f5c <HAL_TIMEx_MasterConfigSynchronization>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000db0:	f7ff fe26 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000120 	.word	0x20000120
 8000dc0:	40000400 	.word	0x40000400

08000dc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8000e00 <HAL_TIM_Base_MspInit+0x3c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d10d      	bne.n	8000df2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <HAL_TIM_Base_MspInit+0x40>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dde:	4a09      	ldr	r2, [pc, #36]	@ (8000e04 <HAL_TIM_Base_MspInit+0x40>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de6:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <HAL_TIM_Base_MspInit+0x40>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000df2:	bf00      	nop
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	40000400 	.word	0x40000400
 8000e04:	40023800 	.word	0x40023800

08000e08 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <MX_USART3_UART_Init+0x50>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e40:	f002 f91c 	bl	800307c <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e4a:	f7ff fdd9 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000168 	.word	0x20000168
 8000e58:	40004800 	.word	0x40004800

08000e5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a19      	ldr	r2, [pc, #100]	@ (8000ee0 <HAL_UART_MspInit+0x84>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d12c      	bne.n	8000ed8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	4a17      	ldr	r2, [pc, #92]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a10      	ldr	r2, [pc, #64]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <HAL_UART_MspInit+0x88>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000eb6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ec8:	2307      	movs	r3, #7
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4805      	ldr	r0, [pc, #20]	@ (8000ee8 <HAL_UART_MspInit+0x8c>)
 8000ed4:	f000 fdd4 	bl	8001a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3728      	adds	r7, #40	@ 0x28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40004800 	.word	0x40004800
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40020400 	.word	0x40020400

08000eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000eec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ef0:	f7ff ff08 	bl	8000d04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef4:	480c      	ldr	r0, [pc, #48]	@ (8000f28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ef6:	490d      	ldr	r1, [pc, #52]	@ (8000f2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f1a:	f005 fd6f 	bl	80069fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f1e:	f7ff fca7 	bl	8000870 <main>
  bx  lr    
 8000f22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f2c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f30:	080076d4 	.word	0x080076d4
  ldr r2, =_sbss
 8000f34:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f38:	20004ce8 	.word	0x20004ce8

08000f3c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <CAN1_RX0_IRQHandler>
	...

08000f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <HAL_Init+0x40>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <HAL_Init+0x40>)
 8000f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f50:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <HAL_Init+0x40>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a0a      	ldr	r2, [pc, #40]	@ (8000f80 <HAL_Init+0x40>)
 8000f56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f5c:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <HAL_Init+0x40>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <HAL_Init+0x40>)
 8000f62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f68:	2003      	movs	r0, #3
 8000f6a:	f000 fd54 	bl	8001a16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f7ff fd78 	bl	8000a64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f74:	f7ff fd4a 	bl	8000a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40023c00 	.word	0x40023c00

08000f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_IncTick+0x20>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_IncTick+0x24>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4413      	add	r3, r2
 8000f94:	4a04      	ldr	r2, [pc, #16]	@ (8000fa8 <HAL_IncTick+0x24>)
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	200001b0 	.word	0x200001b0

08000fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb0:	4b03      	ldr	r3, [pc, #12]	@ (8000fc0 <HAL_GetTick+0x14>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	200001b0 	.word	0x200001b0

08000fc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e033      	b.n	8001042 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d109      	bne.n	8000ff6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff fb2c 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d118      	bne.n	8001034 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800100a:	f023 0302 	bic.w	r3, r3, #2
 800100e:	f043 0202 	orr.w	r2, r3, #2
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 fb4a 	bl	80016b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	f023 0303 	bic.w	r3, r3, #3
 800102a:	f043 0201 	orr.w	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	641a      	str	r2, [r3, #64]	@ 0x40
 8001032:	e001      	b.n	8001038 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800105e:	2b01      	cmp	r3, #1
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Start_IT+0x1a>
 8001062:	2302      	movs	r3, #2
 8001064:	e0bd      	b.n	80011e2 <HAL_ADC_Start_IT+0x196>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	2b01      	cmp	r3, #1
 800107a:	d018      	beq.n	80010ae <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689a      	ldr	r2, [r3, #8]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f042 0201 	orr.w	r2, r2, #1
 800108a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800108c:	4b58      	ldr	r3, [pc, #352]	@ (80011f0 <HAL_ADC_Start_IT+0x1a4>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a58      	ldr	r2, [pc, #352]	@ (80011f4 <HAL_ADC_Start_IT+0x1a8>)
 8001092:	fba2 2303 	umull	r2, r3, r2, r3
 8001096:	0c9a      	lsrs	r2, r3, #18
 8001098:	4613      	mov	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4413      	add	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010a0:	e002      	b.n	80010a8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f9      	bne.n	80010a2 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	f040 8085 	bne.w	80011c8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80010c6:	f023 0301 	bic.w	r3, r3, #1
 80010ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d007      	beq.n	80010f0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010fc:	d106      	bne.n	800110c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001102:	f023 0206 	bic.w	r2, r3, #6
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	645a      	str	r2, [r3, #68]	@ 0x44
 800110a:	e002      	b.n	8001112 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800111a:	4b37      	ldr	r3, [pc, #220]	@ (80011f8 <HAL_ADC_Start_IT+0x1ac>)
 800111c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001126:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	6812      	ldr	r2, [r2, #0]
 8001132:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001136:	f043 0320 	orr.w	r3, r3, #32
 800113a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	2b00      	cmp	r3, #0
 8001146:	d12a      	bne.n	800119e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a2b      	ldr	r2, [pc, #172]	@ (80011fc <HAL_ADC_Start_IT+0x1b0>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d015      	beq.n	800117e <HAL_ADC_Start_IT+0x132>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a2a      	ldr	r2, [pc, #168]	@ (8001200 <HAL_ADC_Start_IT+0x1b4>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d105      	bne.n	8001168 <HAL_ADC_Start_IT+0x11c>
 800115c:	4b26      	ldr	r3, [pc, #152]	@ (80011f8 <HAL_ADC_Start_IT+0x1ac>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 031f 	and.w	r3, r3, #31
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00a      	beq.n	800117e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a25      	ldr	r2, [pc, #148]	@ (8001204 <HAL_ADC_Start_IT+0x1b8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d136      	bne.n	80011e0 <HAL_ADC_Start_IT+0x194>
 8001172:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <HAL_ADC_Start_IT+0x1ac>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0310 	and.w	r3, r3, #16
 800117a:	2b00      	cmp	r3, #0
 800117c:	d130      	bne.n	80011e0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d129      	bne.n	80011e0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	e020      	b.n	80011e0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a16      	ldr	r2, [pc, #88]	@ (80011fc <HAL_ADC_Start_IT+0x1b0>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d11b      	bne.n	80011e0 <HAL_ADC_Start_IT+0x194>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d114      	bne.n	80011e0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	e00b      	b.n	80011e0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011cc:	f043 0210 	orr.w	r2, r3, #16
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d8:	f043 0201 	orr.w	r2, r3, #1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000000 	.word	0x20000000
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	40012300 	.word	0x40012300
 80011fc:	40012000 	.word	0x40012000
 8001200:	40012100 	.word	0x40012100
 8001204:	40012200 	.word	0x40012200

08001208 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d049      	beq.n	80012d2 <HAL_ADC_IRQHandler+0xca>
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d046      	beq.n	80012d2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	2b00      	cmp	r3, #0
 800124e:	d105      	bne.n	800125c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001254:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d12b      	bne.n	80012c2 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800126e:	2b00      	cmp	r3, #0
 8001270:	d127      	bne.n	80012c2 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001278:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800127c:	2b00      	cmp	r3, #0
 800127e:	d006      	beq.n	800128e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800128a:	2b00      	cmp	r3, #0
 800128c:	d119      	bne.n	80012c2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 0220 	bic.w	r2, r2, #32
 800129c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d105      	bne.n	80012c2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ba:	f043 0201 	orr.w	r2, r3, #1
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff fa4a 	bl	800075c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f06f 0212 	mvn.w	r2, #18
 80012d0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012e0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d057      	beq.n	8001398 <HAL_ADC_IRQHandler+0x190>
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d054      	beq.n	8001398 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	f003 0310 	and.w	r3, r3, #16
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d105      	bne.n	8001306 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d139      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800131a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800131e:	2b00      	cmp	r3, #0
 8001320:	d006      	beq.n	8001330 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800132c:	2b00      	cmp	r3, #0
 800132e:	d12b      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800133a:	2b00      	cmp	r3, #0
 800133c:	d124      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001348:	2b00      	cmp	r3, #0
 800134a:	d11d      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001350:	2b00      	cmp	r3, #0
 8001352:	d119      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001362:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001368:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	f043 0201 	orr.w	r2, r3, #1
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 fa8d 	bl	80018a8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f06f 020c 	mvn.w	r2, #12
 8001396:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013a6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d017      	beq.n	80013de <HAL_ADC_IRQHandler+0x1d6>
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d014      	beq.n	80013de <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d10d      	bne.n	80013de <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f837 	bl	8001442 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f06f 0201 	mvn.w	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f003 0320 	and.w	r3, r3, #32
 80013e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013ec:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d015      	beq.n	8001420 <HAL_ADC_IRQHandler+0x218>
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d012      	beq.n	8001420 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fe:	f043 0202 	orr.w	r2, r3, #2
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f06f 0220 	mvn.w	r2, #32
 800140e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 f820 	bl	8001456 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f06f 0220 	mvn.w	r2, #32
 800141e:	601a      	str	r2, [r3, #0]
  }
}
 8001420:	bf00      	nop
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001436:	4618      	mov	r0, r3
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
	...

0800146c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001480:	2b01      	cmp	r3, #1
 8001482:	d101      	bne.n	8001488 <HAL_ADC_ConfigChannel+0x1c>
 8001484:	2302      	movs	r3, #2
 8001486:	e105      	b.n	8001694 <HAL_ADC_ConfigChannel+0x228>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b09      	cmp	r3, #9
 8001496:	d925      	bls.n	80014e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	68d9      	ldr	r1, [r3, #12]
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	461a      	mov	r2, r3
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	3b1e      	subs	r3, #30
 80014ae:	2207      	movs	r2, #7
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43da      	mvns	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	400a      	ands	r2, r1
 80014bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68d9      	ldr	r1, [r3, #12]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	4603      	mov	r3, r0
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	4403      	add	r3, r0
 80014d6:	3b1e      	subs	r3, #30
 80014d8:	409a      	lsls	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	430a      	orrs	r2, r1
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	e022      	b.n	800152a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6919      	ldr	r1, [r3, #16]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	4613      	mov	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	2207      	movs	r2, #7
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43da      	mvns	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	400a      	ands	r2, r1
 8001506:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6919      	ldr	r1, [r3, #16]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	b29b      	uxth	r3, r3
 8001518:	4618      	mov	r0, r3
 800151a:	4603      	mov	r3, r0
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4403      	add	r3, r0
 8001520:	409a      	lsls	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	430a      	orrs	r2, r1
 8001528:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b06      	cmp	r3, #6
 8001530:	d824      	bhi.n	800157c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	3b05      	subs	r3, #5
 8001544:	221f      	movs	r2, #31
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	43da      	mvns	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	400a      	ands	r2, r1
 8001552:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	b29b      	uxth	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685a      	ldr	r2, [r3, #4]
 8001566:	4613      	mov	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	3b05      	subs	r3, #5
 800156e:	fa00 f203 	lsl.w	r2, r0, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	430a      	orrs	r2, r1
 8001578:	635a      	str	r2, [r3, #52]	@ 0x34
 800157a:	e04c      	b.n	8001616 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2b0c      	cmp	r3, #12
 8001582:	d824      	bhi.n	80015ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	3b23      	subs	r3, #35	@ 0x23
 8001596:	221f      	movs	r2, #31
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	43da      	mvns	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	400a      	ands	r2, r1
 80015a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	3b23      	subs	r3, #35	@ 0x23
 80015c0:	fa00 f203 	lsl.w	r2, r0, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80015cc:	e023      	b.n	8001616 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	4613      	mov	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4413      	add	r3, r2
 80015de:	3b41      	subs	r3, #65	@ 0x41
 80015e0:	221f      	movs	r2, #31
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43da      	mvns	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	400a      	ands	r2, r1
 80015ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4618      	mov	r0, r3
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	3b41      	subs	r3, #65	@ 0x41
 800160a:	fa00 f203 	lsl.w	r2, r0, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001616:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <HAL_ADC_ConfigChannel+0x234>)
 8001618:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a21      	ldr	r2, [pc, #132]	@ (80016a4 <HAL_ADC_ConfigChannel+0x238>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d109      	bne.n	8001638 <HAL_ADC_ConfigChannel+0x1cc>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b12      	cmp	r3, #18
 800162a:	d105      	bne.n	8001638 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a19      	ldr	r2, [pc, #100]	@ (80016a4 <HAL_ADC_ConfigChannel+0x238>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d123      	bne.n	800168a <HAL_ADC_ConfigChannel+0x21e>
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b10      	cmp	r3, #16
 8001648:	d003      	beq.n	8001652 <HAL_ADC_ConfigChannel+0x1e6>
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b11      	cmp	r3, #17
 8001650:	d11b      	bne.n	800168a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b10      	cmp	r3, #16
 8001664:	d111      	bne.n	800168a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <HAL_ADC_ConfigChannel+0x23c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a10      	ldr	r2, [pc, #64]	@ (80016ac <HAL_ADC_ConfigChannel+0x240>)
 800166c:	fba2 2303 	umull	r2, r3, r2, r3
 8001670:	0c9a      	lsrs	r2, r3, #18
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800167c:	e002      	b.n	8001684 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	3b01      	subs	r3, #1
 8001682:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1f9      	bne.n	800167e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	40012300 	.word	0x40012300
 80016a4:	40012000 	.word	0x40012000
 80016a8:	20000000 	.word	0x20000000
 80016ac:	431bde83 	.word	0x431bde83

080016b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016b8:	4b79      	ldr	r3, [pc, #484]	@ (80018a0 <ADC_Init+0x1f0>)
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	431a      	orrs	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	021a      	lsls	r2, r3, #8
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	430a      	orrs	r2, r1
 80016f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001708:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	6859      	ldr	r1, [r3, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	430a      	orrs	r2, r1
 800171a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689a      	ldr	r2, [r3, #8]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800172a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6899      	ldr	r1, [r3, #8]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	430a      	orrs	r2, r1
 800173c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001742:	4a58      	ldr	r2, [pc, #352]	@ (80018a4 <ADC_Init+0x1f4>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d022      	beq.n	800178e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001756:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6899      	ldr	r1, [r3, #8]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	430a      	orrs	r2, r1
 8001768:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001778:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6899      	ldr	r1, [r3, #8]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	e00f      	b.n	80017ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800179c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 0202 	bic.w	r2, r2, #2
 80017bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6899      	ldr	r1, [r3, #8]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	7e1b      	ldrb	r3, [r3, #24]
 80017c8:	005a      	lsls	r2, r3, #1
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	430a      	orrs	r2, r1
 80017d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d01b      	beq.n	8001814 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80017fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6859      	ldr	r1, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001806:	3b01      	subs	r3, #1
 8001808:	035a      	lsls	r2, r3, #13
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	e007      	b.n	8001824 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001822:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001832:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	3b01      	subs	r3, #1
 8001840:	051a      	lsls	r2, r3, #20
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	430a      	orrs	r2, r1
 8001848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001858:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6899      	ldr	r1, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001866:	025a      	lsls	r2, r3, #9
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	430a      	orrs	r2, r1
 800186e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800187e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6899      	ldr	r1, [r3, #8]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	029a      	lsls	r2, r3, #10
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	430a      	orrs	r2, r1
 8001892:	609a      	str	r2, [r3, #8]
}
 8001894:	bf00      	nop
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	40012300 	.word	0x40012300
 80018a4:	0f000001 	.word	0x0f000001

080018a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	@ (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4907      	ldr	r1, [pc, #28]	@ (8001958 <__NVIC_EnableIRQ+0x38>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	@ (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	@ 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ff4c 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a3e:	f7ff ff61 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	68b9      	ldr	r1, [r7, #8]
 8001a48:	6978      	ldr	r0, [r7, #20]
 8001a4a:	f7ff ffb1 	bl	80019b0 <NVIC_EncodePriority>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a54:	4611      	mov	r1, r2
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff80 	bl	800195c <__NVIC_SetPriority>
}
 8001a5c:	bf00      	nop
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff ff54 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	@ 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	e16b      	b.n	8001d74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	4013      	ands	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	f040 815a 	bne.w	8001d6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d005      	beq.n	8001ad2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d130      	bne.n	8001b34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	2203      	movs	r2, #3
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	68da      	ldr	r2, [r3, #12]
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b08:	2201      	movs	r2, #1
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	091b      	lsrs	r3, r3, #4
 8001b1e:	f003 0201 	and.w	r2, r3, #1
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d017      	beq.n	8001b70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	689a      	ldr	r2, [r3, #8]
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d123      	bne.n	8001bc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	08da      	lsrs	r2, r3, #3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3208      	adds	r2, #8
 8001b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	220f      	movs	r2, #15
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	08da      	lsrs	r2, r3, #3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3208      	adds	r2, #8
 8001bbe:	69b9      	ldr	r1, [r7, #24]
 8001bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	2203      	movs	r2, #3
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 0203 	and.w	r2, r3, #3
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 80b4 	beq.w	8001d6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	4b60      	ldr	r3, [pc, #384]	@ (8001d8c <HAL_GPIO_Init+0x30c>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a5f      	ldr	r2, [pc, #380]	@ (8001d8c <HAL_GPIO_Init+0x30c>)
 8001c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b5d      	ldr	r3, [pc, #372]	@ (8001d8c <HAL_GPIO_Init+0x30c>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c22:	4a5b      	ldr	r2, [pc, #364]	@ (8001d90 <HAL_GPIO_Init+0x310>)
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	089b      	lsrs	r3, r3, #2
 8001c28:	3302      	adds	r3, #2
 8001c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	220f      	movs	r2, #15
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a52      	ldr	r2, [pc, #328]	@ (8001d94 <HAL_GPIO_Init+0x314>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d02b      	beq.n	8001ca6 <HAL_GPIO_Init+0x226>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a51      	ldr	r2, [pc, #324]	@ (8001d98 <HAL_GPIO_Init+0x318>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d025      	beq.n	8001ca2 <HAL_GPIO_Init+0x222>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a50      	ldr	r2, [pc, #320]	@ (8001d9c <HAL_GPIO_Init+0x31c>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d01f      	beq.n	8001c9e <HAL_GPIO_Init+0x21e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4f      	ldr	r2, [pc, #316]	@ (8001da0 <HAL_GPIO_Init+0x320>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d019      	beq.n	8001c9a <HAL_GPIO_Init+0x21a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4e      	ldr	r2, [pc, #312]	@ (8001da4 <HAL_GPIO_Init+0x324>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d013      	beq.n	8001c96 <HAL_GPIO_Init+0x216>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4d      	ldr	r2, [pc, #308]	@ (8001da8 <HAL_GPIO_Init+0x328>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d00d      	beq.n	8001c92 <HAL_GPIO_Init+0x212>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a4c      	ldr	r2, [pc, #304]	@ (8001dac <HAL_GPIO_Init+0x32c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d007      	beq.n	8001c8e <HAL_GPIO_Init+0x20e>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a4b      	ldr	r2, [pc, #300]	@ (8001db0 <HAL_GPIO_Init+0x330>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d101      	bne.n	8001c8a <HAL_GPIO_Init+0x20a>
 8001c86:	2307      	movs	r3, #7
 8001c88:	e00e      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c8a:	2308      	movs	r3, #8
 8001c8c:	e00c      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c8e:	2306      	movs	r3, #6
 8001c90:	e00a      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c92:	2305      	movs	r3, #5
 8001c94:	e008      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c96:	2304      	movs	r3, #4
 8001c98:	e006      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e004      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e002      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_GPIO_Init+0x228>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	f002 0203 	and.w	r2, r2, #3
 8001cae:	0092      	lsls	r2, r2, #2
 8001cb0:	4093      	lsls	r3, r2
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cb8:	4935      	ldr	r1, [pc, #212]	@ (8001d90 <HAL_GPIO_Init+0x310>)
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	43db      	mvns	r3, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cea:	4a32      	ldr	r2, [pc, #200]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cf0:	4b30      	ldr	r3, [pc, #192]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d14:	4a27      	ldr	r2, [pc, #156]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d1a:	4b26      	ldr	r3, [pc, #152]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d44:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d68:	4a12      	ldr	r2, [pc, #72]	@ (8001db4 <HAL_GPIO_Init+0x334>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61fb      	str	r3, [r7, #28]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	2b0f      	cmp	r3, #15
 8001d78:	f67f ae90 	bls.w	8001a9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d7c:	bf00      	nop
 8001d7e:	bf00      	nop
 8001d80:	3724      	adds	r7, #36	@ 0x24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40013800 	.word	0x40013800
 8001d94:	40020000 	.word	0x40020000
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	40020800 	.word	0x40020800
 8001da0:	40020c00 	.word	0x40020c00
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40021400 	.word	0x40021400
 8001dac:	40021800 	.word	0x40021800
 8001db0:	40021c00 	.word	0x40021c00
 8001db4:	40013c00 	.word	0x40013c00

08001db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e267      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d075      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dd6:	4b88      	ldr	r3, [pc, #544]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 030c 	and.w	r3, r3, #12
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d00c      	beq.n	8001dfc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de2:	4b85      	ldr	r3, [pc, #532]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dea:	2b08      	cmp	r3, #8
 8001dec:	d112      	bne.n	8001e14 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dee:	4b82      	ldr	r3, [pc, #520]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001df6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001dfa:	d10b      	bne.n	8001e14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d05b      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x108>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d157      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e242      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e1c:	d106      	bne.n	8001e2c <HAL_RCC_OscConfig+0x74>
 8001e1e:	4b76      	ldr	r3, [pc, #472]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a75      	ldr	r2, [pc, #468]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	e01d      	b.n	8001e68 <HAL_RCC_OscConfig+0xb0>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e34:	d10c      	bne.n	8001e50 <HAL_RCC_OscConfig+0x98>
 8001e36:	4b70      	ldr	r3, [pc, #448]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	4b6d      	ldr	r3, [pc, #436]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a6c      	ldr	r2, [pc, #432]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e00b      	b.n	8001e68 <HAL_RCC_OscConfig+0xb0>
 8001e50:	4b69      	ldr	r3, [pc, #420]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a68      	ldr	r2, [pc, #416]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b66      	ldr	r3, [pc, #408]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a65      	ldr	r2, [pc, #404]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d013      	beq.n	8001e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e70:	f7ff f89c 	bl	8000fac <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e78:	f7ff f898 	bl	8000fac <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b64      	cmp	r3, #100	@ 0x64
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e207      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0xc0>
 8001e96:	e014      	b.n	8001ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e98:	f7ff f888 	bl	8000fac <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea0:	f7ff f884 	bl	8000fac <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	@ 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e1f3      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb2:	4b51      	ldr	r3, [pc, #324]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0xe8>
 8001ebe:	e000      	b.n	8001ec2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d063      	beq.n	8001f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ece:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f003 030c 	and.w	r3, r3, #12
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00b      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eda:	4b47      	ldr	r3, [pc, #284]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d11c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ee6:	4b44      	ldr	r3, [pc, #272]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d116      	bne.n	8001f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef2:	4b41      	ldr	r3, [pc, #260]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d005      	beq.n	8001f0a <HAL_RCC_OscConfig+0x152>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d001      	beq.n	8001f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e1c7      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	4937      	ldr	r1, [pc, #220]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f1e:	e03a      	b.n	8001f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d020      	beq.n	8001f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f28:	4b34      	ldr	r3, [pc, #208]	@ (8001ffc <HAL_RCC_OscConfig+0x244>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2e:	f7ff f83d 	bl	8000fac <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f36:	f7ff f839 	bl	8000fac <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e1a8      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f48:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f54:	4b28      	ldr	r3, [pc, #160]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4925      	ldr	r1, [pc, #148]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	600b      	str	r3, [r1, #0]
 8001f68:	e015      	b.n	8001f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f6a:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_RCC_OscConfig+0x244>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7ff f81c 	bl	8000fac <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f78:	f7ff f818 	bl	8000fac <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e187      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d036      	beq.n	8002010 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d016      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <HAL_RCC_OscConfig+0x248>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb0:	f7fe fffc 	bl	8000fac <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb8:	f7fe fff8 	bl	8000fac <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e167      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_RCC_OscConfig+0x240>)
 8001fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x200>
 8001fd6:	e01b      	b.n	8002010 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd8:	4b09      	ldr	r3, [pc, #36]	@ (8002000 <HAL_RCC_OscConfig+0x248>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fde:	f7fe ffe5 	bl	8000fac <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe4:	e00e      	b.n	8002004 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe6:	f7fe ffe1 	bl	8000fac <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d907      	bls.n	8002004 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e150      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	42470000 	.word	0x42470000
 8002000:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002004:	4b88      	ldr	r3, [pc, #544]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1ea      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 8097 	beq.w	800214c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201e:	2300      	movs	r3, #0
 8002020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002022:	4b81      	ldr	r3, [pc, #516]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10f      	bne.n	800204e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	4b7d      	ldr	r3, [pc, #500]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a7c      	ldr	r2, [pc, #496]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b7a      	ldr	r3, [pc, #488]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204a:	2301      	movs	r3, #1
 800204c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204e:	4b77      	ldr	r3, [pc, #476]	@ (800222c <HAL_RCC_OscConfig+0x474>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002056:	2b00      	cmp	r3, #0
 8002058:	d118      	bne.n	800208c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205a:	4b74      	ldr	r3, [pc, #464]	@ (800222c <HAL_RCC_OscConfig+0x474>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a73      	ldr	r2, [pc, #460]	@ (800222c <HAL_RCC_OscConfig+0x474>)
 8002060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002066:	f7fe ffa1 	bl	8000fac <HAL_GetTick>
 800206a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800206e:	f7fe ff9d 	bl	8000fac <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e10c      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002080:	4b6a      	ldr	r3, [pc, #424]	@ (800222c <HAL_RCC_OscConfig+0x474>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002088:	2b00      	cmp	r3, #0
 800208a:	d0f0      	beq.n	800206e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_OscConfig+0x2ea>
 8002094:	4b64      	ldr	r3, [pc, #400]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002098:	4a63      	ldr	r2, [pc, #396]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a0:	e01c      	b.n	80020dc <HAL_RCC_OscConfig+0x324>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	d10c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x30c>
 80020aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020b0:	f043 0304 	orr.w	r3, r3, #4
 80020b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80020c2:	e00b      	b.n	80020dc <HAL_RCC_OscConfig+0x324>
 80020c4:	4b58      	ldr	r3, [pc, #352]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c8:	4a57      	ldr	r2, [pc, #348]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020ca:	f023 0301 	bic.w	r3, r3, #1
 80020ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80020d0:	4b55      	ldr	r3, [pc, #340]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d4:	4a54      	ldr	r2, [pc, #336]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80020d6:	f023 0304 	bic.w	r3, r3, #4
 80020da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d015      	beq.n	8002110 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e4:	f7fe ff62 	bl	8000fac <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ea:	e00a      	b.n	8002102 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ec:	f7fe ff5e 	bl	8000fac <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e0cb      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002102:	4b49      	ldr	r3, [pc, #292]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d0ee      	beq.n	80020ec <HAL_RCC_OscConfig+0x334>
 800210e:	e014      	b.n	800213a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002110:	f7fe ff4c 	bl	8000fac <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002116:	e00a      	b.n	800212e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002118:	f7fe ff48 	bl	8000fac <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002126:	4293      	cmp	r3, r2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e0b5      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800212e:	4b3e      	ldr	r3, [pc, #248]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1ee      	bne.n	8002118 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800213a:	7dfb      	ldrb	r3, [r7, #23]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d105      	bne.n	800214c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002140:	4b39      	ldr	r3, [pc, #228]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002144:	4a38      	ldr	r2, [pc, #224]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800214a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80a1 	beq.w	8002298 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002156:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 030c 	and.w	r3, r3, #12
 800215e:	2b08      	cmp	r3, #8
 8002160:	d05c      	beq.n	800221c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	2b02      	cmp	r3, #2
 8002168:	d141      	bne.n	80021ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800216a:	4b31      	ldr	r3, [pc, #196]	@ (8002230 <HAL_RCC_OscConfig+0x478>)
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7fe ff1c 	bl	8000fac <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002178:	f7fe ff18 	bl	8000fac <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e087      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218a:	4b27      	ldr	r3, [pc, #156]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69da      	ldr	r2, [r3, #28]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a4:	019b      	lsls	r3, r3, #6
 80021a6:	431a      	orrs	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	085b      	lsrs	r3, r3, #1
 80021ae:	3b01      	subs	r3, #1
 80021b0:	041b      	lsls	r3, r3, #16
 80021b2:	431a      	orrs	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b8:	061b      	lsls	r3, r3, #24
 80021ba:	491b      	ldr	r1, [pc, #108]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <HAL_RCC_OscConfig+0x478>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7fe fef1 	bl	8000fac <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ce:	f7fe feed 	bl	8000fac <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e05c      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x416>
 80021ec:	e054      	b.n	8002298 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <HAL_RCC_OscConfig+0x478>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f4:	f7fe feda 	bl	8000fac <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021fc:	f7fe fed6 	bl	8000fac <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e045      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_RCC_OscConfig+0x470>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0x444>
 800221a:	e03d      	b.n	8002298 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d107      	bne.n	8002234 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e038      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
 8002228:	40023800 	.word	0x40023800
 800222c:	40007000 	.word	0x40007000
 8002230:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002234:	4b1b      	ldr	r3, [pc, #108]	@ (80022a4 <HAL_RCC_OscConfig+0x4ec>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d028      	beq.n	8002294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800224c:	429a      	cmp	r2, r3
 800224e:	d121      	bne.n	8002294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225a:	429a      	cmp	r2, r3
 800225c:	d11a      	bne.n	8002294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002264:	4013      	ands	r3, r2
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800226a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800226c:	4293      	cmp	r3, r2
 800226e:	d111      	bne.n	8002294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227a:	085b      	lsrs	r3, r3, #1
 800227c:	3b01      	subs	r3, #1
 800227e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002280:	429a      	cmp	r2, r3
 8002282:	d107      	bne.n	8002294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40023800 	.word	0x40023800

080022a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e0cc      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022bc:	4b68      	ldr	r3, [pc, #416]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d90c      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ca:	4b65      	ldr	r3, [pc, #404]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b63      	ldr	r3, [pc, #396]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e0b8      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022fc:	4b59      	ldr	r3, [pc, #356]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4a58      	ldr	r2, [pc, #352]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002302:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002306:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002314:	4b53      	ldr	r3, [pc, #332]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	4a52      	ldr	r2, [pc, #328]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800231e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002320:	4b50      	ldr	r3, [pc, #320]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	494d      	ldr	r1, [pc, #308]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 800232e:	4313      	orrs	r3, r2
 8002330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d044      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d107      	bne.n	8002356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b47      	ldr	r3, [pc, #284]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d119      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e07f      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b02      	cmp	r3, #2
 800235c:	d003      	beq.n	8002366 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002362:	2b03      	cmp	r3, #3
 8002364:	d107      	bne.n	8002376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002366:	4b3f      	ldr	r3, [pc, #252]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d109      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e06f      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e067      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002386:	4b37      	ldr	r3, [pc, #220]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f023 0203 	bic.w	r2, r3, #3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	4934      	ldr	r1, [pc, #208]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002394:	4313      	orrs	r3, r2
 8002396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002398:	f7fe fe08 	bl	8000fac <HAL_GetTick>
 800239c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239e:	e00a      	b.n	80023b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a0:	f7fe fe04 	bl	8000fac <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e04f      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 020c 	and.w	r2, r3, #12
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d1eb      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c8:	4b25      	ldr	r3, [pc, #148]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d20c      	bcs.n	80023f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	4b22      	ldr	r3, [pc, #136]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023de:	4b20      	ldr	r3, [pc, #128]	@ (8002460 <HAL_RCC_ClockConfig+0x1b8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d001      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e032      	b.n	8002456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023fc:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	4916      	ldr	r1, [pc, #88]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 800240a:	4313      	orrs	r3, r2
 800240c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800241a:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	490e      	ldr	r1, [pc, #56]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 800242a:	4313      	orrs	r3, r2
 800242c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800242e:	f000 f821 	bl	8002474 <HAL_RCC_GetSysClockFreq>
 8002432:	4602      	mov	r2, r0
 8002434:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	490a      	ldr	r1, [pc, #40]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 8002440:	5ccb      	ldrb	r3, [r1, r3]
 8002442:	fa22 f303 	lsr.w	r3, r2, r3
 8002446:	4a09      	ldr	r2, [pc, #36]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_RCC_ClockConfig+0x1c8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fb08 	bl	8000a64 <HAL_InitTick>

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40023c00 	.word	0x40023c00
 8002464:	40023800 	.word	0x40023800
 8002468:	08007678 	.word	0x08007678
 800246c:	20000000 	.word	0x20000000
 8002470:	20000004 	.word	0x20000004

08002474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002478:	b090      	sub	sp, #64	@ 0x40
 800247a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800248c:	4b59      	ldr	r3, [pc, #356]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 030c 	and.w	r3, r3, #12
 8002494:	2b08      	cmp	r3, #8
 8002496:	d00d      	beq.n	80024b4 <HAL_RCC_GetSysClockFreq+0x40>
 8002498:	2b08      	cmp	r3, #8
 800249a:	f200 80a1 	bhi.w	80025e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x34>
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d003      	beq.n	80024ae <HAL_RCC_GetSysClockFreq+0x3a>
 80024a6:	e09b      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024a8:	4b53      	ldr	r3, [pc, #332]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80024aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024ac:	e09b      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024ae:	4b53      	ldr	r3, [pc, #332]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024b2:	e098      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024b4:	4b4f      	ldr	r3, [pc, #316]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024bc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024be:	4b4d      	ldr	r3, [pc, #308]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d028      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ca:	4b4a      	ldr	r3, [pc, #296]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	099b      	lsrs	r3, r3, #6
 80024d0:	2200      	movs	r2, #0
 80024d2:	623b      	str	r3, [r7, #32]
 80024d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80024dc:	2100      	movs	r1, #0
 80024de:	4b47      	ldr	r3, [pc, #284]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024e0:	fb03 f201 	mul.w	r2, r3, r1
 80024e4:	2300      	movs	r3, #0
 80024e6:	fb00 f303 	mul.w	r3, r0, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	4a43      	ldr	r2, [pc, #268]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x188>)
 80024ee:	fba0 1202 	umull	r1, r2, r0, r2
 80024f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024f4:	460a      	mov	r2, r1
 80024f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80024f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024fa:	4413      	add	r3, r2
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002500:	2200      	movs	r2, #0
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	61fa      	str	r2, [r7, #28]
 8002506:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800250a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800250e:	f7fd feaf 	bl	8000270 <__aeabi_uldivmod>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4613      	mov	r3, r2
 8002518:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800251a:	e053      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800251c:	4b35      	ldr	r3, [pc, #212]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	2200      	movs	r2, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	617a      	str	r2, [r7, #20]
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800252e:	f04f 0b00 	mov.w	fp, #0
 8002532:	4652      	mov	r2, sl
 8002534:	465b      	mov	r3, fp
 8002536:	f04f 0000 	mov.w	r0, #0
 800253a:	f04f 0100 	mov.w	r1, #0
 800253e:	0159      	lsls	r1, r3, #5
 8002540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002544:	0150      	lsls	r0, r2, #5
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	ebb2 080a 	subs.w	r8, r2, sl
 800254e:	eb63 090b 	sbc.w	r9, r3, fp
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800255e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002562:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002566:	ebb2 0408 	subs.w	r4, r2, r8
 800256a:	eb63 0509 	sbc.w	r5, r3, r9
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	f04f 0300 	mov.w	r3, #0
 8002576:	00eb      	lsls	r3, r5, #3
 8002578:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800257c:	00e2      	lsls	r2, r4, #3
 800257e:	4614      	mov	r4, r2
 8002580:	461d      	mov	r5, r3
 8002582:	eb14 030a 	adds.w	r3, r4, sl
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	eb45 030b 	adc.w	r3, r5, fp
 800258c:	607b      	str	r3, [r7, #4]
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	e9d7 4500 	ldrd	r4, r5, [r7]
 800259a:	4629      	mov	r1, r5
 800259c:	028b      	lsls	r3, r1, #10
 800259e:	4621      	mov	r1, r4
 80025a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025a4:	4621      	mov	r1, r4
 80025a6:	028a      	lsls	r2, r1, #10
 80025a8:	4610      	mov	r0, r2
 80025aa:	4619      	mov	r1, r3
 80025ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ae:	2200      	movs	r2, #0
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	60fa      	str	r2, [r7, #12]
 80025b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025b8:	f7fd fe5a 	bl	8000270 <__aeabi_uldivmod>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4613      	mov	r3, r2
 80025c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025c4:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	0c1b      	lsrs	r3, r3, #16
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	3301      	adds	r3, #1
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80025d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025de:	e002      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025e0:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80025e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3740      	adds	r7, #64	@ 0x40
 80025ec:	46bd      	mov	sp, r7
 80025ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	00f42400 	.word	0x00f42400
 80025fc:	017d7840 	.word	0x017d7840

08002600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002604:	4b03      	ldr	r3, [pc, #12]	@ (8002614 <HAL_RCC_GetHCLKFreq+0x14>)
 8002606:	681b      	ldr	r3, [r3, #0]
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	20000000 	.word	0x20000000

08002618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800261c:	f7ff fff0 	bl	8002600 <HAL_RCC_GetHCLKFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b05      	ldr	r3, [pc, #20]	@ (8002638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	0a9b      	lsrs	r3, r3, #10
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	4903      	ldr	r1, [pc, #12]	@ (800263c <HAL_RCC_GetPCLK1Freq+0x24>)
 800262e:	5ccb      	ldrb	r3, [r1, r3]
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40023800 	.word	0x40023800
 800263c:	08007688 	.word	0x08007688

08002640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002644:	f7ff ffdc 	bl	8002600 <HAL_RCC_GetHCLKFreq>
 8002648:	4602      	mov	r2, r0
 800264a:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	0b5b      	lsrs	r3, r3, #13
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	4903      	ldr	r1, [pc, #12]	@ (8002664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002656:	5ccb      	ldrb	r3, [r1, r3]
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800265c:	4618      	mov	r0, r3
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40023800 	.word	0x40023800
 8002664:	08007688 	.word	0x08007688

08002668 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	220f      	movs	r2, #15
 8002676:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002678:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_RCC_GetClockConfig+0x5c>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 0203 	and.w	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002684:	4b0f      	ldr	r3, [pc, #60]	@ (80026c4 <HAL_RCC_GetClockConfig+0x5c>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002690:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <HAL_RCC_GetClockConfig+0x5c>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800269c:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <HAL_RCC_GetClockConfig+0x5c>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	08db      	lsrs	r3, r3, #3
 80026a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80026aa:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <HAL_RCC_GetClockConfig+0x60>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0207 	and.w	r2, r3, #7
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	601a      	str	r2, [r3, #0]
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40023c00 	.word	0x40023c00

080026cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e041      	b.n	8002762 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d106      	bne.n	80026f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7fe fb66 	bl	8000dc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3304      	adds	r3, #4
 8002708:	4619      	mov	r1, r3
 800270a:	4610      	mov	r0, r2
 800270c:	f000 fae6 	bl	8002cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b01      	cmp	r3, #1
 800277e:	d001      	beq.n	8002784 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e046      	b.n	8002812 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2202      	movs	r2, #2
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a23      	ldr	r2, [pc, #140]	@ (8002820 <HAL_TIM_Base_Start+0xb4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d022      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800279e:	d01d      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002824 <HAL_TIM_Base_Start+0xb8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d018      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002828 <HAL_TIM_Base_Start+0xbc>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d013      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a1c      	ldr	r2, [pc, #112]	@ (800282c <HAL_TIM_Base_Start+0xc0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00e      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002830 <HAL_TIM_Base_Start+0xc4>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d009      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a19      	ldr	r2, [pc, #100]	@ (8002834 <HAL_TIM_Base_Start+0xc8>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d004      	beq.n	80027dc <HAL_TIM_Base_Start+0x70>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a18      	ldr	r2, [pc, #96]	@ (8002838 <HAL_TIM_Base_Start+0xcc>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d111      	bne.n	8002800 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d010      	beq.n	8002810 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0201 	orr.w	r2, r2, #1
 80027fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027fe:	e007      	b.n	8002810 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f042 0201 	orr.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	40010000 	.word	0x40010000
 8002824:	40000400 	.word	0x40000400
 8002828:	40000800 	.word	0x40000800
 800282c:	40000c00 	.word	0x40000c00
 8002830:	40010400 	.word	0x40010400
 8002834:	40014000 	.word	0x40014000
 8002838:	40001800 	.word	0x40001800

0800283c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d001      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e04e      	b.n	80028f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68da      	ldr	r2, [r3, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a23      	ldr	r2, [pc, #140]	@ (8002900 <HAL_TIM_Base_Start_IT+0xc4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d022      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287e:	d01d      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1f      	ldr	r2, [pc, #124]	@ (8002904 <HAL_TIM_Base_Start_IT+0xc8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d018      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1e      	ldr	r2, [pc, #120]	@ (8002908 <HAL_TIM_Base_Start_IT+0xcc>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d013      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a1c      	ldr	r2, [pc, #112]	@ (800290c <HAL_TIM_Base_Start_IT+0xd0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00e      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002910 <HAL_TIM_Base_Start_IT+0xd4>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d009      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a19      	ldr	r2, [pc, #100]	@ (8002914 <HAL_TIM_Base_Start_IT+0xd8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d004      	beq.n	80028bc <HAL_TIM_Base_Start_IT+0x80>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a18      	ldr	r2, [pc, #96]	@ (8002918 <HAL_TIM_Base_Start_IT+0xdc>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d111      	bne.n	80028e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d010      	beq.n	80028f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 0201 	orr.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028de:	e007      	b.n	80028f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 0201 	orr.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40010000 	.word	0x40010000
 8002904:	40000400 	.word	0x40000400
 8002908:	40000800 	.word	0x40000800
 800290c:	40000c00 	.word	0x40000c00
 8002910:	40010400 	.word	0x40010400
 8002914:	40014000 	.word	0x40014000
 8002918:	40001800 	.word	0x40001800

0800291c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d020      	beq.n	8002980 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d01b      	beq.n	8002980 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0202 	mvn.w	r2, #2
 8002950:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f999 	bl	8002c9e <HAL_TIM_IC_CaptureCallback>
 800296c:	e005      	b.n	800297a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 f98b 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f99c 	bl	8002cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	2b00      	cmp	r3, #0
 8002988:	d020      	beq.n	80029cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01b      	beq.n	80029cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0204 	mvn.w	r2, #4
 800299c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2202      	movs	r2, #2
 80029a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f973 	bl	8002c9e <HAL_TIM_IC_CaptureCallback>
 80029b8:	e005      	b.n	80029c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f965 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f976 	bl	8002cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d020      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01b      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0208 	mvn.w	r2, #8
 80029e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2204      	movs	r2, #4
 80029ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f94d 	bl	8002c9e <HAL_TIM_IC_CaptureCallback>
 8002a04:	e005      	b.n	8002a12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f93f 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 f950 	bl	8002cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d020      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0310 	and.w	r3, r3, #16
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01b      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f06f 0210 	mvn.w	r2, #16
 8002a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2208      	movs	r2, #8
 8002a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f927 	bl	8002c9e <HAL_TIM_IC_CaptureCallback>
 8002a50:	e005      	b.n	8002a5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f919 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f92a 	bl	8002cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0201 	mvn.w	r2, #1
 8002a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7fd ffaa 	bl	80009dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 fade 	bl	8003068 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f8fb 	bl	8002cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00c      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d007      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0220 	mvn.w	r2, #32
 8002aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fab0 	bl	8003054 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002af4:	bf00      	nop
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_TIM_ConfigClockSource+0x1c>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e0b4      	b.n	8002c82 <HAL_TIM_ConfigClockSource+0x186>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b50:	d03e      	beq.n	8002bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8002b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b56:	f200 8087 	bhi.w	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b5e:	f000 8086 	beq.w	8002c6e <HAL_TIM_ConfigClockSource+0x172>
 8002b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b66:	d87f      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b68:	2b70      	cmp	r3, #112	@ 0x70
 8002b6a:	d01a      	beq.n	8002ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8002b6c:	2b70      	cmp	r3, #112	@ 0x70
 8002b6e:	d87b      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b70:	2b60      	cmp	r3, #96	@ 0x60
 8002b72:	d050      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x11a>
 8002b74:	2b60      	cmp	r3, #96	@ 0x60
 8002b76:	d877      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b78:	2b50      	cmp	r3, #80	@ 0x50
 8002b7a:	d03c      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8002b7c:	2b50      	cmp	r3, #80	@ 0x50
 8002b7e:	d873      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b80:	2b40      	cmp	r3, #64	@ 0x40
 8002b82:	d058      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x13a>
 8002b84:	2b40      	cmp	r3, #64	@ 0x40
 8002b86:	d86f      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b88:	2b30      	cmp	r3, #48	@ 0x30
 8002b8a:	d064      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b8c:	2b30      	cmp	r3, #48	@ 0x30
 8002b8e:	d86b      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b90:	2b20      	cmp	r3, #32
 8002b92:	d060      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d867      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d05c      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	d05a      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002ba0:	e062      	b.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bb2:	f000 f9b3 	bl	8002f1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	609a      	str	r2, [r3, #8]
      break;
 8002bce:	e04f      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002be0:	f000 f99c 	bl	8002f1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bf2:	609a      	str	r2, [r3, #8]
      break;
 8002bf4:	e03c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c02:	461a      	mov	r2, r3
 8002c04:	f000 f910 	bl	8002e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2150      	movs	r1, #80	@ 0x50
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 f969 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c14:	e02c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c22:	461a      	mov	r2, r3
 8002c24:	f000 f92f 	bl	8002e86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2160      	movs	r1, #96	@ 0x60
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f959 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c34:	e01c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c42:	461a      	mov	r2, r3
 8002c44:	f000 f8f0 	bl	8002e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2140      	movs	r1, #64	@ 0x40
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f949 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c54:	e00c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4610      	mov	r0, r2
 8002c62:	f000 f940 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c66:	e003      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6c:	e000      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
	...

08002cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a43      	ldr	r2, [pc, #268]	@ (8002dfc <TIM_Base_SetConfig+0x120>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d013      	beq.n	8002d1c <TIM_Base_SetConfig+0x40>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cfa:	d00f      	beq.n	8002d1c <TIM_Base_SetConfig+0x40>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a40      	ldr	r2, [pc, #256]	@ (8002e00 <TIM_Base_SetConfig+0x124>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d00b      	beq.n	8002d1c <TIM_Base_SetConfig+0x40>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a3f      	ldr	r2, [pc, #252]	@ (8002e04 <TIM_Base_SetConfig+0x128>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d007      	beq.n	8002d1c <TIM_Base_SetConfig+0x40>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8002e08 <TIM_Base_SetConfig+0x12c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d003      	beq.n	8002d1c <TIM_Base_SetConfig+0x40>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a3d      	ldr	r2, [pc, #244]	@ (8002e0c <TIM_Base_SetConfig+0x130>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d108      	bne.n	8002d2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a32      	ldr	r2, [pc, #200]	@ (8002dfc <TIM_Base_SetConfig+0x120>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d02b      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d3c:	d027      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a2f      	ldr	r2, [pc, #188]	@ (8002e00 <TIM_Base_SetConfig+0x124>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d023      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a2e      	ldr	r2, [pc, #184]	@ (8002e04 <TIM_Base_SetConfig+0x128>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d01f      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a2d      	ldr	r2, [pc, #180]	@ (8002e08 <TIM_Base_SetConfig+0x12c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d01b      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a2c      	ldr	r2, [pc, #176]	@ (8002e0c <TIM_Base_SetConfig+0x130>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d017      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a2b      	ldr	r2, [pc, #172]	@ (8002e10 <TIM_Base_SetConfig+0x134>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d013      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a2a      	ldr	r2, [pc, #168]	@ (8002e14 <TIM_Base_SetConfig+0x138>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d00f      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a29      	ldr	r2, [pc, #164]	@ (8002e18 <TIM_Base_SetConfig+0x13c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00b      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a28      	ldr	r2, [pc, #160]	@ (8002e1c <TIM_Base_SetConfig+0x140>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d007      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a27      	ldr	r2, [pc, #156]	@ (8002e20 <TIM_Base_SetConfig+0x144>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d003      	beq.n	8002d8e <TIM_Base_SetConfig+0xb2>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <TIM_Base_SetConfig+0x148>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d108      	bne.n	8002da0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002dfc <TIM_Base_SetConfig+0x120>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d003      	beq.n	8002dce <TIM_Base_SetConfig+0xf2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a10      	ldr	r2, [pc, #64]	@ (8002e0c <TIM_Base_SetConfig+0x130>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d103      	bne.n	8002dd6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f043 0204 	orr.w	r2, r3, #4
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	601a      	str	r2, [r3, #0]
}
 8002dee:	bf00      	nop
 8002df0:	3714      	adds	r7, #20
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40010000 	.word	0x40010000
 8002e00:	40000400 	.word	0x40000400
 8002e04:	40000800 	.word	0x40000800
 8002e08:	40000c00 	.word	0x40000c00
 8002e0c:	40010400 	.word	0x40010400
 8002e10:	40014000 	.word	0x40014000
 8002e14:	40014400 	.word	0x40014400
 8002e18:	40014800 	.word	0x40014800
 8002e1c:	40001800 	.word	0x40001800
 8002e20:	40001c00 	.word	0x40001c00
 8002e24:	40002000 	.word	0x40002000

08002e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	f023 0201 	bic.w	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f023 030a 	bic.w	r3, r3, #10
 8002e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	621a      	str	r2, [r3, #32]
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b087      	sub	sp, #28
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f023 0210 	bic.w	r2, r3, #16
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002eb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	031b      	lsls	r3, r3, #12
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ec2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	621a      	str	r2, [r3, #32]
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b085      	sub	sp, #20
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f043 0307 	orr.w	r3, r3, #7
 8002f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	609a      	str	r2, [r3, #8]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	021a      	lsls	r2, r3, #8
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	609a      	str	r2, [r3, #8]
}
 8002f50:	bf00      	nop
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e05a      	b.n	800302a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a21      	ldr	r2, [pc, #132]	@ (8003038 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d022      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fc0:	d01d      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800303c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d018      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8003040 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1a      	ldr	r2, [pc, #104]	@ (8003044 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d00e      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a18      	ldr	r2, [pc, #96]	@ (8003048 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d009      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a17      	ldr	r2, [pc, #92]	@ (800304c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d004      	beq.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a15      	ldr	r2, [pc, #84]	@ (8003050 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d10c      	bne.n	8003018 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003004:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	4313      	orrs	r3, r2
 800300e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40010000 	.word	0x40010000
 800303c:	40000400 	.word	0x40000400
 8003040:	40000800 	.word	0x40000800
 8003044:	40000c00 	.word	0x40000c00
 8003048:	40010400 	.word	0x40010400
 800304c:	40014000 	.word	0x40014000
 8003050:	40001800 	.word	0x40001800

08003054 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e042      	b.n	8003114 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd feda 	bl	8000e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	@ 0x24
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f973 	bl	80033ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	4613      	mov	r3, r2
 800312a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b20      	cmp	r3, #32
 800313a:	d175      	bne.n	8003228 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_UART_Transmit+0x2c>
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e06e      	b.n	800322a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2221      	movs	r2, #33	@ 0x21
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800315a:	f7fd ff27 	bl	8000fac <HAL_GetTick>
 800315e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	88fa      	ldrh	r2, [r7, #6]
 8003164:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	88fa      	ldrh	r2, [r7, #6]
 800316a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003174:	d108      	bne.n	8003188 <HAL_UART_Transmit+0x6c>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d104      	bne.n	8003188 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800317e:	2300      	movs	r3, #0
 8003180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	61bb      	str	r3, [r7, #24]
 8003186:	e003      	b.n	8003190 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003190:	e02e      	b.n	80031f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	2180      	movs	r1, #128	@ 0x80
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 f848 	bl	8003232 <UART_WaitOnFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e03a      	b.n	800322a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10b      	bne.n	80031d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	461a      	mov	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	3302      	adds	r3, #2
 80031ce:	61bb      	str	r3, [r7, #24]
 80031d0:	e007      	b.n	80031e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	781a      	ldrb	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	3301      	adds	r3, #1
 80031e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1cb      	bne.n	8003192 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2200      	movs	r2, #0
 8003202:	2140      	movs	r1, #64	@ 0x40
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 f814 	bl	8003232 <UART_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e006      	b.n	800322a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e000      	b.n	800322a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003228:	2302      	movs	r3, #2
  }
}
 800322a:	4618      	mov	r0, r3
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b086      	sub	sp, #24
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	4613      	mov	r3, r2
 8003240:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003242:	e03b      	b.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003244:	6a3b      	ldr	r3, [r7, #32]
 8003246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324a:	d037      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324c:	f7fd feae 	bl	8000fac <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	6a3a      	ldr	r2, [r7, #32]
 8003258:	429a      	cmp	r2, r3
 800325a:	d302      	bcc.n	8003262 <UART_WaitOnFlagUntilTimeout+0x30>
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e03a      	b.n	80032dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d023      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b80      	cmp	r3, #128	@ 0x80
 8003278:	d020      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b40      	cmp	r3, #64	@ 0x40
 800327e:	d01d      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b08      	cmp	r3, #8
 800328c:	d116      	bne.n	80032bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	617b      	str	r3, [r7, #20]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f81d 	bl	80032e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2208      	movs	r2, #8
 80032ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e00f      	b.n	80032dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4013      	ands	r3, r2
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	bf0c      	ite	eq
 80032cc:	2301      	moveq	r3, #1
 80032ce:	2300      	movne	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	461a      	mov	r2, r3
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d0b4      	beq.n	8003244 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3718      	adds	r7, #24
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b095      	sub	sp, #84	@ 0x54
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	330c      	adds	r3, #12
 80032f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f6:	e853 3f00 	ldrex	r3, [r3]
 80032fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	330c      	adds	r3, #12
 800330a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800330c:	643a      	str	r2, [r7, #64]	@ 0x40
 800330e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003310:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003312:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003314:	e841 2300 	strex	r3, r2, [r1]
 8003318:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800331a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1e5      	bne.n	80032ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	3314      	adds	r3, #20
 8003326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	e853 3f00 	ldrex	r3, [r3]
 800332e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	3314      	adds	r3, #20
 800333e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003340:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003342:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003344:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003348:	e841 2300 	strex	r3, r2, [r1]
 800334c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1e5      	bne.n	8003320 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003358:	2b01      	cmp	r3, #1
 800335a:	d119      	bne.n	8003390 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	330c      	adds	r3, #12
 8003362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	e853 3f00 	ldrex	r3, [r3]
 800336a:	60bb      	str	r3, [r7, #8]
   return(result);
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f023 0310 	bic.w	r3, r3, #16
 8003372:	647b      	str	r3, [r7, #68]	@ 0x44
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	330c      	adds	r3, #12
 800337a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800337c:	61ba      	str	r2, [r7, #24]
 800337e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003380:	6979      	ldr	r1, [r7, #20]
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	e841 2300 	strex	r3, r2, [r1]
 8003388:	613b      	str	r3, [r7, #16]
   return(result);
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d1e5      	bne.n	800335c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800339e:	bf00      	nop
 80033a0:	3754      	adds	r7, #84	@ 0x54
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033b0:	b0c0      	sub	sp, #256	@ 0x100
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80033c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c8:	68d9      	ldr	r1, [r3, #12]
 80033ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	ea40 0301 	orr.w	r3, r0, r1
 80033d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	431a      	orrs	r2, r3
 80033e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003404:	f021 010c 	bic.w	r1, r1, #12
 8003408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003412:	430b      	orrs	r3, r1
 8003414:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003426:	6999      	ldr	r1, [r3, #24]
 8003428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	ea40 0301 	orr.w	r3, r0, r1
 8003432:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b8f      	ldr	r3, [pc, #572]	@ (8003678 <UART_SetConfig+0x2cc>)
 800343c:	429a      	cmp	r2, r3
 800343e:	d005      	beq.n	800344c <UART_SetConfig+0xa0>
 8003440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	4b8d      	ldr	r3, [pc, #564]	@ (800367c <UART_SetConfig+0x2d0>)
 8003448:	429a      	cmp	r2, r3
 800344a:	d104      	bne.n	8003456 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800344c:	f7ff f8f8 	bl	8002640 <HAL_RCC_GetPCLK2Freq>
 8003450:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003454:	e003      	b.n	800345e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003456:	f7ff f8df 	bl	8002618 <HAL_RCC_GetPCLK1Freq>
 800345a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800345e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003468:	f040 810c 	bne.w	8003684 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800346c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003470:	2200      	movs	r2, #0
 8003472:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003476:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800347a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800347e:	4622      	mov	r2, r4
 8003480:	462b      	mov	r3, r5
 8003482:	1891      	adds	r1, r2, r2
 8003484:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003486:	415b      	adcs	r3, r3
 8003488:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800348a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800348e:	4621      	mov	r1, r4
 8003490:	eb12 0801 	adds.w	r8, r2, r1
 8003494:	4629      	mov	r1, r5
 8003496:	eb43 0901 	adc.w	r9, r3, r1
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034ae:	4690      	mov	r8, r2
 80034b0:	4699      	mov	r9, r3
 80034b2:	4623      	mov	r3, r4
 80034b4:	eb18 0303 	adds.w	r3, r8, r3
 80034b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80034bc:	462b      	mov	r3, r5
 80034be:	eb49 0303 	adc.w	r3, r9, r3
 80034c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034da:	460b      	mov	r3, r1
 80034dc:	18db      	adds	r3, r3, r3
 80034de:	653b      	str	r3, [r7, #80]	@ 0x50
 80034e0:	4613      	mov	r3, r2
 80034e2:	eb42 0303 	adc.w	r3, r2, r3
 80034e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80034e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80034f0:	f7fc febe 	bl	8000270 <__aeabi_uldivmod>
 80034f4:	4602      	mov	r2, r0
 80034f6:	460b      	mov	r3, r1
 80034f8:	4b61      	ldr	r3, [pc, #388]	@ (8003680 <UART_SetConfig+0x2d4>)
 80034fa:	fba3 2302 	umull	r2, r3, r3, r2
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	011c      	lsls	r4, r3, #4
 8003502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003506:	2200      	movs	r2, #0
 8003508:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800350c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003510:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003514:	4642      	mov	r2, r8
 8003516:	464b      	mov	r3, r9
 8003518:	1891      	adds	r1, r2, r2
 800351a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800351c:	415b      	adcs	r3, r3
 800351e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003520:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003524:	4641      	mov	r1, r8
 8003526:	eb12 0a01 	adds.w	sl, r2, r1
 800352a:	4649      	mov	r1, r9
 800352c:	eb43 0b01 	adc.w	fp, r3, r1
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800353c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003540:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003544:	4692      	mov	sl, r2
 8003546:	469b      	mov	fp, r3
 8003548:	4643      	mov	r3, r8
 800354a:	eb1a 0303 	adds.w	r3, sl, r3
 800354e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003552:	464b      	mov	r3, r9
 8003554:	eb4b 0303 	adc.w	r3, fp, r3
 8003558:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800355c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003568:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800356c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003570:	460b      	mov	r3, r1
 8003572:	18db      	adds	r3, r3, r3
 8003574:	643b      	str	r3, [r7, #64]	@ 0x40
 8003576:	4613      	mov	r3, r2
 8003578:	eb42 0303 	adc.w	r3, r2, r3
 800357c:	647b      	str	r3, [r7, #68]	@ 0x44
 800357e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003582:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003586:	f7fc fe73 	bl	8000270 <__aeabi_uldivmod>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4611      	mov	r1, r2
 8003590:	4b3b      	ldr	r3, [pc, #236]	@ (8003680 <UART_SetConfig+0x2d4>)
 8003592:	fba3 2301 	umull	r2, r3, r3, r1
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	2264      	movs	r2, #100	@ 0x64
 800359a:	fb02 f303 	mul.w	r3, r2, r3
 800359e:	1acb      	subs	r3, r1, r3
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80035a6:	4b36      	ldr	r3, [pc, #216]	@ (8003680 <UART_SetConfig+0x2d4>)
 80035a8:	fba3 2302 	umull	r2, r3, r3, r2
 80035ac:	095b      	lsrs	r3, r3, #5
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80035b4:	441c      	add	r4, r3
 80035b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035ba:	2200      	movs	r2, #0
 80035bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80035c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80035c8:	4642      	mov	r2, r8
 80035ca:	464b      	mov	r3, r9
 80035cc:	1891      	adds	r1, r2, r2
 80035ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035d0:	415b      	adcs	r3, r3
 80035d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035d8:	4641      	mov	r1, r8
 80035da:	1851      	adds	r1, r2, r1
 80035dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80035de:	4649      	mov	r1, r9
 80035e0:	414b      	adcs	r3, r1
 80035e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80035f0:	4659      	mov	r1, fp
 80035f2:	00cb      	lsls	r3, r1, #3
 80035f4:	4651      	mov	r1, sl
 80035f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035fa:	4651      	mov	r1, sl
 80035fc:	00ca      	lsls	r2, r1, #3
 80035fe:	4610      	mov	r0, r2
 8003600:	4619      	mov	r1, r3
 8003602:	4603      	mov	r3, r0
 8003604:	4642      	mov	r2, r8
 8003606:	189b      	adds	r3, r3, r2
 8003608:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800360c:	464b      	mov	r3, r9
 800360e:	460a      	mov	r2, r1
 8003610:	eb42 0303 	adc.w	r3, r2, r3
 8003614:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003624:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003628:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800362c:	460b      	mov	r3, r1
 800362e:	18db      	adds	r3, r3, r3
 8003630:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003632:	4613      	mov	r3, r2
 8003634:	eb42 0303 	adc.w	r3, r2, r3
 8003638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800363a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800363e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003642:	f7fc fe15 	bl	8000270 <__aeabi_uldivmod>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4b0d      	ldr	r3, [pc, #52]	@ (8003680 <UART_SetConfig+0x2d4>)
 800364c:	fba3 1302 	umull	r1, r3, r3, r2
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	2164      	movs	r1, #100	@ 0x64
 8003654:	fb01 f303 	mul.w	r3, r1, r3
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	3332      	adds	r3, #50	@ 0x32
 800365e:	4a08      	ldr	r2, [pc, #32]	@ (8003680 <UART_SetConfig+0x2d4>)
 8003660:	fba2 2303 	umull	r2, r3, r2, r3
 8003664:	095b      	lsrs	r3, r3, #5
 8003666:	f003 0207 	and.w	r2, r3, #7
 800366a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4422      	add	r2, r4
 8003672:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003674:	e106      	b.n	8003884 <UART_SetConfig+0x4d8>
 8003676:	bf00      	nop
 8003678:	40011000 	.word	0x40011000
 800367c:	40011400 	.word	0x40011400
 8003680:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003688:	2200      	movs	r2, #0
 800368a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800368e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003692:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003696:	4642      	mov	r2, r8
 8003698:	464b      	mov	r3, r9
 800369a:	1891      	adds	r1, r2, r2
 800369c:	6239      	str	r1, [r7, #32]
 800369e:	415b      	adcs	r3, r3
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036a6:	4641      	mov	r1, r8
 80036a8:	1854      	adds	r4, r2, r1
 80036aa:	4649      	mov	r1, r9
 80036ac:	eb43 0501 	adc.w	r5, r3, r1
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	00eb      	lsls	r3, r5, #3
 80036ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036be:	00e2      	lsls	r2, r4, #3
 80036c0:	4614      	mov	r4, r2
 80036c2:	461d      	mov	r5, r3
 80036c4:	4643      	mov	r3, r8
 80036c6:	18e3      	adds	r3, r4, r3
 80036c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80036cc:	464b      	mov	r3, r9
 80036ce:	eb45 0303 	adc.w	r3, r5, r3
 80036d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80036f2:	4629      	mov	r1, r5
 80036f4:	008b      	lsls	r3, r1, #2
 80036f6:	4621      	mov	r1, r4
 80036f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036fc:	4621      	mov	r1, r4
 80036fe:	008a      	lsls	r2, r1, #2
 8003700:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003704:	f7fc fdb4 	bl	8000270 <__aeabi_uldivmod>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	4b60      	ldr	r3, [pc, #384]	@ (8003890 <UART_SetConfig+0x4e4>)
 800370e:	fba3 2302 	umull	r2, r3, r3, r2
 8003712:	095b      	lsrs	r3, r3, #5
 8003714:	011c      	lsls	r4, r3, #4
 8003716:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800371a:	2200      	movs	r2, #0
 800371c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003720:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003724:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003728:	4642      	mov	r2, r8
 800372a:	464b      	mov	r3, r9
 800372c:	1891      	adds	r1, r2, r2
 800372e:	61b9      	str	r1, [r7, #24]
 8003730:	415b      	adcs	r3, r3
 8003732:	61fb      	str	r3, [r7, #28]
 8003734:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003738:	4641      	mov	r1, r8
 800373a:	1851      	adds	r1, r2, r1
 800373c:	6139      	str	r1, [r7, #16]
 800373e:	4649      	mov	r1, r9
 8003740:	414b      	adcs	r3, r1
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	f04f 0200 	mov.w	r2, #0
 8003748:	f04f 0300 	mov.w	r3, #0
 800374c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003750:	4659      	mov	r1, fp
 8003752:	00cb      	lsls	r3, r1, #3
 8003754:	4651      	mov	r1, sl
 8003756:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800375a:	4651      	mov	r1, sl
 800375c:	00ca      	lsls	r2, r1, #3
 800375e:	4610      	mov	r0, r2
 8003760:	4619      	mov	r1, r3
 8003762:	4603      	mov	r3, r0
 8003764:	4642      	mov	r2, r8
 8003766:	189b      	adds	r3, r3, r2
 8003768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800376c:	464b      	mov	r3, r9
 800376e:	460a      	mov	r2, r1
 8003770:	eb42 0303 	adc.w	r3, r2, r3
 8003774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003782:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003784:	f04f 0200 	mov.w	r2, #0
 8003788:	f04f 0300 	mov.w	r3, #0
 800378c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003790:	4649      	mov	r1, r9
 8003792:	008b      	lsls	r3, r1, #2
 8003794:	4641      	mov	r1, r8
 8003796:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800379a:	4641      	mov	r1, r8
 800379c:	008a      	lsls	r2, r1, #2
 800379e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80037a2:	f7fc fd65 	bl	8000270 <__aeabi_uldivmod>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4611      	mov	r1, r2
 80037ac:	4b38      	ldr	r3, [pc, #224]	@ (8003890 <UART_SetConfig+0x4e4>)
 80037ae:	fba3 2301 	umull	r2, r3, r3, r1
 80037b2:	095b      	lsrs	r3, r3, #5
 80037b4:	2264      	movs	r2, #100	@ 0x64
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	1acb      	subs	r3, r1, r3
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	3332      	adds	r3, #50	@ 0x32
 80037c0:	4a33      	ldr	r2, [pc, #204]	@ (8003890 <UART_SetConfig+0x4e4>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	095b      	lsrs	r3, r3, #5
 80037c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037cc:	441c      	add	r4, r3
 80037ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037d2:	2200      	movs	r2, #0
 80037d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80037d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80037d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80037dc:	4642      	mov	r2, r8
 80037de:	464b      	mov	r3, r9
 80037e0:	1891      	adds	r1, r2, r2
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	415b      	adcs	r3, r3
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037ec:	4641      	mov	r1, r8
 80037ee:	1851      	adds	r1, r2, r1
 80037f0:	6039      	str	r1, [r7, #0]
 80037f2:	4649      	mov	r1, r9
 80037f4:	414b      	adcs	r3, r1
 80037f6:	607b      	str	r3, [r7, #4]
 80037f8:	f04f 0200 	mov.w	r2, #0
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003804:	4659      	mov	r1, fp
 8003806:	00cb      	lsls	r3, r1, #3
 8003808:	4651      	mov	r1, sl
 800380a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800380e:	4651      	mov	r1, sl
 8003810:	00ca      	lsls	r2, r1, #3
 8003812:	4610      	mov	r0, r2
 8003814:	4619      	mov	r1, r3
 8003816:	4603      	mov	r3, r0
 8003818:	4642      	mov	r2, r8
 800381a:	189b      	adds	r3, r3, r2
 800381c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800381e:	464b      	mov	r3, r9
 8003820:	460a      	mov	r2, r1
 8003822:	eb42 0303 	adc.w	r3, r2, r3
 8003826:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	663b      	str	r3, [r7, #96]	@ 0x60
 8003832:	667a      	str	r2, [r7, #100]	@ 0x64
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	f04f 0300 	mov.w	r3, #0
 800383c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003840:	4649      	mov	r1, r9
 8003842:	008b      	lsls	r3, r1, #2
 8003844:	4641      	mov	r1, r8
 8003846:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800384a:	4641      	mov	r1, r8
 800384c:	008a      	lsls	r2, r1, #2
 800384e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003852:	f7fc fd0d 	bl	8000270 <__aeabi_uldivmod>
 8003856:	4602      	mov	r2, r0
 8003858:	460b      	mov	r3, r1
 800385a:	4b0d      	ldr	r3, [pc, #52]	@ (8003890 <UART_SetConfig+0x4e4>)
 800385c:	fba3 1302 	umull	r1, r3, r3, r2
 8003860:	095b      	lsrs	r3, r3, #5
 8003862:	2164      	movs	r1, #100	@ 0x64
 8003864:	fb01 f303 	mul.w	r3, r1, r3
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	3332      	adds	r3, #50	@ 0x32
 800386e:	4a08      	ldr	r2, [pc, #32]	@ (8003890 <UART_SetConfig+0x4e4>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	095b      	lsrs	r3, r3, #5
 8003876:	f003 020f 	and.w	r2, r3, #15
 800387a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4422      	add	r2, r4
 8003882:	609a      	str	r2, [r3, #8]
}
 8003884:	bf00      	nop
 8003886:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800388a:	46bd      	mov	sp, r7
 800388c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003890:	51eb851f 	.word	0x51eb851f

08003894 <__NVIC_SetPriority>:
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	4603      	mov	r3, r0
 800389c:	6039      	str	r1, [r7, #0]
 800389e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	db0a      	blt.n	80038be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	490c      	ldr	r1, [pc, #48]	@ (80038e0 <__NVIC_SetPriority+0x4c>)
 80038ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b2:	0112      	lsls	r2, r2, #4
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	440b      	add	r3, r1
 80038b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038bc:	e00a      	b.n	80038d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	4908      	ldr	r1, [pc, #32]	@ (80038e4 <__NVIC_SetPriority+0x50>)
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	3b04      	subs	r3, #4
 80038cc:	0112      	lsls	r2, r2, #4
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	440b      	add	r3, r1
 80038d2:	761a      	strb	r2, [r3, #24]
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	e000e100 	.word	0xe000e100
 80038e4:	e000ed00 	.word	0xe000ed00

080038e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80038ec:	4b05      	ldr	r3, [pc, #20]	@ (8003904 <SysTick_Handler+0x1c>)
 80038ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80038f0:	f001 fcf4 	bl	80052dc <xTaskGetSchedulerState>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d001      	beq.n	80038fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80038fa:	f002 fc35 	bl	8006168 <xPortSysTickHandler>
  }
}
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	e000e010 	.word	0xe000e010

08003908 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800390c:	2100      	movs	r1, #0
 800390e:	f06f 0004 	mvn.w	r0, #4
 8003912:	f7ff ffbf 	bl	8003894 <__NVIC_SetPriority>
#endif
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003922:	f3ef 8305 	mrs	r3, IPSR
 8003926:	603b      	str	r3, [r7, #0]
  return(result);
 8003928:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800392e:	f06f 0305 	mvn.w	r3, #5
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	e00c      	b.n	8003950 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003936:	4b0a      	ldr	r3, [pc, #40]	@ (8003960 <osKernelInitialize+0x44>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d105      	bne.n	800394a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800393e:	4b08      	ldr	r3, [pc, #32]	@ (8003960 <osKernelInitialize+0x44>)
 8003940:	2201      	movs	r2, #1
 8003942:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003944:	2300      	movs	r3, #0
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	e002      	b.n	8003950 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800394a:	f04f 33ff 	mov.w	r3, #4294967295
 800394e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003950:	687b      	ldr	r3, [r7, #4]
}
 8003952:	4618      	mov	r0, r3
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	200001b4 	.word	0x200001b4

08003964 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800396a:	f3ef 8305 	mrs	r3, IPSR
 800396e:	603b      	str	r3, [r7, #0]
  return(result);
 8003970:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003976:	f06f 0305 	mvn.w	r3, #5
 800397a:	607b      	str	r3, [r7, #4]
 800397c:	e010      	b.n	80039a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800397e:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <osKernelStart+0x48>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d109      	bne.n	800399a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003986:	f7ff ffbf 	bl	8003908 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800398a:	4b08      	ldr	r3, [pc, #32]	@ (80039ac <osKernelStart+0x48>)
 800398c:	2202      	movs	r2, #2
 800398e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003990:	f001 f840 	bl	8004a14 <vTaskStartScheduler>
      stat = osOK;
 8003994:	2300      	movs	r3, #0
 8003996:	607b      	str	r3, [r7, #4]
 8003998:	e002      	b.n	80039a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800399a:	f04f 33ff 	mov.w	r3, #4294967295
 800399e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80039a0:	687b      	ldr	r3, [r7, #4]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	200001b4 	.word	0x200001b4

080039b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b08e      	sub	sp, #56	@ 0x38
 80039b4:	af04      	add	r7, sp, #16
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039c0:	f3ef 8305 	mrs	r3, IPSR
 80039c4:	617b      	str	r3, [r7, #20]
  return(result);
 80039c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d17e      	bne.n	8003aca <osThreadNew+0x11a>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d07b      	beq.n	8003aca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80039d2:	2380      	movs	r3, #128	@ 0x80
 80039d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80039d6:	2318      	movs	r3, #24
 80039d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295
 80039e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d045      	beq.n	8003a76 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <osThreadNew+0x48>
        name = attr->name;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d002      	beq.n	8003a06 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <osThreadNew+0x6e>
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	2b38      	cmp	r3, #56	@ 0x38
 8003a10:	d805      	bhi.n	8003a1e <osThreadNew+0x6e>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <osThreadNew+0x72>
        return (NULL);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e054      	b.n	8003acc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	089b      	lsrs	r3, r3, #2
 8003a30:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00e      	beq.n	8003a58 <osThreadNew+0xa8>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2ba7      	cmp	r3, #167	@ 0xa7
 8003a40:	d90a      	bls.n	8003a58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d006      	beq.n	8003a58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <osThreadNew+0xa8>
        mem = 1;
 8003a52:	2301      	movs	r3, #1
 8003a54:	61bb      	str	r3, [r7, #24]
 8003a56:	e010      	b.n	8003a7a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10c      	bne.n	8003a7a <osThreadNew+0xca>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d108      	bne.n	8003a7a <osThreadNew+0xca>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d104      	bne.n	8003a7a <osThreadNew+0xca>
          mem = 0;
 8003a70:	2300      	movs	r3, #0
 8003a72:	61bb      	str	r3, [r7, #24]
 8003a74:	e001      	b.n	8003a7a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d110      	bne.n	8003aa2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a88:	9202      	str	r2, [sp, #8]
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	6a3a      	ldr	r2, [r7, #32]
 8003a94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 fdfe 	bl	8004698 <xTaskCreateStatic>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	e013      	b.n	8003aca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d110      	bne.n	8003aca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	f107 0310 	add.w	r3, r7, #16
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fe4c 	bl	8004758 <xTaskCreate>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d001      	beq.n	8003aca <osThreadNew+0x11a>
            hTask = NULL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003aca:	693b      	ldr	r3, [r7, #16]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3728      	adds	r7, #40	@ 0x28
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4a07      	ldr	r2, [pc, #28]	@ (8003b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8003ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	4a06      	ldr	r2, [pc, #24]	@ (8003b04 <vApplicationGetIdleTaskMemory+0x30>)
 8003aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2280      	movs	r2, #128	@ 0x80
 8003af0:	601a      	str	r2, [r3, #0]
}
 8003af2:	bf00      	nop
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	200001b8 	.word	0x200001b8
 8003b04:	20000260 	.word	0x20000260

08003b08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a07      	ldr	r2, [pc, #28]	@ (8003b34 <vApplicationGetTimerTaskMemory+0x2c>)
 8003b18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	4a06      	ldr	r2, [pc, #24]	@ (8003b38 <vApplicationGetTimerTaskMemory+0x30>)
 8003b1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b26:	601a      	str	r2, [r3, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	20000460 	.word	0x20000460
 8003b38:	20000508 	.word	0x20000508

08003b3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f103 0208 	add.w	r2, r3, #8
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f103 0208 	add.w	r2, r3, #8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f103 0208 	add.w	r2, r3, #8
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b96:	b480      	push	{r7}
 8003b98:	b085      	sub	sp, #20
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	1c5a      	adds	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	601a      	str	r2, [r3, #0]
}
 8003bd2:	bf00      	nop
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf4:	d103      	bne.n	8003bfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	60fb      	str	r3, [r7, #12]
 8003bfc:	e00c      	b.n	8003c18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	3308      	adds	r3, #8
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	e002      	b.n	8003c0c <vListInsert+0x2e>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d2f6      	bcs.n	8003c06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	601a      	str	r2, [r3, #0]
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6892      	ldr	r2, [r2, #8]
 8003c66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6852      	ldr	r2, [r2, #4]
 8003c70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d103      	bne.n	8003c84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	1e5a      	subs	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10b      	bne.n	8003cd0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cca:	bf00      	nop
 8003ccc:	bf00      	nop
 8003cce:	e7fd      	b.n	8003ccc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003cd0:	f002 f9ba 	bl	8006048 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cdc:	68f9      	ldr	r1, [r7, #12]
 8003cde:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ce0:	fb01 f303 	mul.w	r3, r1, r3
 8003ce4:	441a      	add	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d00:	3b01      	subs	r3, #1
 8003d02:	68f9      	ldr	r1, [r7, #12]
 8003d04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d06:	fb01 f303 	mul.w	r3, r1, r3
 8003d0a:	441a      	add	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	22ff      	movs	r2, #255	@ 0xff
 8003d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	22ff      	movs	r2, #255	@ 0xff
 8003d1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d114      	bne.n	8003d50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d01a      	beq.n	8003d64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3310      	adds	r3, #16
 8003d32:	4618      	mov	r0, r3
 8003d34:	f001 f90c 	bl	8004f50 <xTaskRemoveFromEventList>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d012      	beq.n	8003d64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <xQueueGenericReset+0xd0>)
 8003d40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	f3bf 8f6f 	isb	sy
 8003d4e:	e009      	b.n	8003d64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	3310      	adds	r3, #16
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff fef1 	bl	8003b3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	3324      	adds	r3, #36	@ 0x24
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff feec 	bl	8003b3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d64:	f002 f9a2 	bl	80060ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d68:	2301      	movs	r3, #1
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	e000ed04 	.word	0xe000ed04

08003d78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08e      	sub	sp, #56	@ 0x38
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
 8003d84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d90:	f383 8811 	msr	BASEPRI, r3
 8003d94:	f3bf 8f6f 	isb	sy
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	e7fd      	b.n	8003da0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10b      	bne.n	8003dc2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dae:	f383 8811 	msr	BASEPRI, r3
 8003db2:	f3bf 8f6f 	isb	sy
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003dbc:	bf00      	nop
 8003dbe:	bf00      	nop
 8003dc0:	e7fd      	b.n	8003dbe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <xQueueGenericCreateStatic+0x56>
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <xQueueGenericCreateStatic+0x5a>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <xQueueGenericCreateStatic+0x5c>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10b      	bne.n	8003df0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ddc:	f383 8811 	msr	BASEPRI, r3
 8003de0:	f3bf 8f6f 	isb	sy
 8003de4:	f3bf 8f4f 	dsb	sy
 8003de8:	623b      	str	r3, [r7, #32]
}
 8003dea:	bf00      	nop
 8003dec:	bf00      	nop
 8003dee:	e7fd      	b.n	8003dec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d102      	bne.n	8003dfc <xQueueGenericCreateStatic+0x84>
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <xQueueGenericCreateStatic+0x88>
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e000      	b.n	8003e02 <xQueueGenericCreateStatic+0x8a>
 8003e00:	2300      	movs	r3, #0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10b      	bne.n	8003e1e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0a:	f383 8811 	msr	BASEPRI, r3
 8003e0e:	f3bf 8f6f 	isb	sy
 8003e12:	f3bf 8f4f 	dsb	sy
 8003e16:	61fb      	str	r3, [r7, #28]
}
 8003e18:	bf00      	nop
 8003e1a:	bf00      	nop
 8003e1c:	e7fd      	b.n	8003e1a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e1e:	2350      	movs	r3, #80	@ 0x50
 8003e20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2b50      	cmp	r3, #80	@ 0x50
 8003e26:	d00b      	beq.n	8003e40 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	61bb      	str	r3, [r7, #24]
}
 8003e3a:	bf00      	nop
 8003e3c:	bf00      	nop
 8003e3e:	e7fd      	b.n	8003e3c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e40:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00d      	beq.n	8003e68 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e54:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	68b9      	ldr	r1, [r7, #8]
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f805 	bl	8003e72 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3730      	adds	r7, #48	@ 0x30
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	607a      	str	r2, [r7, #4]
 8003e7e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d103      	bne.n	8003e8e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	e002      	b.n	8003e94 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ea0:	2101      	movs	r1, #1
 8003ea2:	69b8      	ldr	r0, [r7, #24]
 8003ea4:	f7ff fefe 	bl	8003ca4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	78fa      	ldrb	r2, [r7, #3]
 8003eac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003eb0:	bf00      	nop
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08e      	sub	sp, #56	@ 0x38
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
 8003ec4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <xQueueGenericSend+0x34>
	__asm volatile
 8003ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed8:	f383 8811 	msr	BASEPRI, r3
 8003edc:	f3bf 8f6f 	isb	sy
 8003ee0:	f3bf 8f4f 	dsb	sy
 8003ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003ee6:	bf00      	nop
 8003ee8:	bf00      	nop
 8003eea:	e7fd      	b.n	8003ee8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d103      	bne.n	8003efa <xQueueGenericSend+0x42>
 8003ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <xQueueGenericSend+0x46>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <xQueueGenericSend+0x48>
 8003efe:	2300      	movs	r3, #0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10b      	bne.n	8003f1c <xQueueGenericSend+0x64>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f16:	bf00      	nop
 8003f18:	bf00      	nop
 8003f1a:	e7fd      	b.n	8003f18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d103      	bne.n	8003f2a <xQueueGenericSend+0x72>
 8003f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d101      	bne.n	8003f2e <xQueueGenericSend+0x76>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <xQueueGenericSend+0x78>
 8003f2e:	2300      	movs	r3, #0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10b      	bne.n	8003f4c <xQueueGenericSend+0x94>
	__asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	623b      	str	r3, [r7, #32]
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	e7fd      	b.n	8003f48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f4c:	f001 f9c6 	bl	80052dc <xTaskGetSchedulerState>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d102      	bne.n	8003f5c <xQueueGenericSend+0xa4>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <xQueueGenericSend+0xa8>
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e000      	b.n	8003f62 <xQueueGenericSend+0xaa>
 8003f60:	2300      	movs	r3, #0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10b      	bne.n	8003f7e <xQueueGenericSend+0xc6>
	__asm volatile
 8003f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	61fb      	str	r3, [r7, #28]
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	e7fd      	b.n	8003f7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f7e:	f002 f863 	bl	8006048 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d302      	bcc.n	8003f94 <xQueueGenericSend+0xdc>
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d129      	bne.n	8003fe8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	68b9      	ldr	r1, [r7, #8]
 8003f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f9a:	f000 fa0f 	bl	80043bc <prvCopyDataToQueue>
 8003f9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d010      	beq.n	8003fca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003faa:	3324      	adds	r3, #36	@ 0x24
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 ffcf 	bl	8004f50 <xTaskRemoveFromEventList>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d013      	beq.n	8003fe0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003fb8:	4b3f      	ldr	r3, [pc, #252]	@ (80040b8 <xQueueGenericSend+0x200>)
 8003fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	e00a      	b.n	8003fe0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003fd0:	4b39      	ldr	r3, [pc, #228]	@ (80040b8 <xQueueGenericSend+0x200>)
 8003fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003fe0:	f002 f864 	bl	80060ac <vPortExitCritical>
				return pdPASS;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e063      	b.n	80040b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003fee:	f002 f85d 	bl	80060ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	e05c      	b.n	80040b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d106      	bne.n	800400a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ffc:	f107 0314 	add.w	r3, r7, #20
 8004000:	4618      	mov	r0, r3
 8004002:	f001 f809 	bl	8005018 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004006:	2301      	movs	r3, #1
 8004008:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800400a:	f002 f84f 	bl	80060ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800400e:	f000 fd71 	bl	8004af4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004012:	f002 f819 	bl	8006048 <vPortEnterCritical>
 8004016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004018:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800401c:	b25b      	sxtb	r3, r3
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004022:	d103      	bne.n	800402c <xQueueGenericSend+0x174>
 8004024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004026:	2200      	movs	r2, #0
 8004028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800402c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800402e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004032:	b25b      	sxtb	r3, r3
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004038:	d103      	bne.n	8004042 <xQueueGenericSend+0x18a>
 800403a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004042:	f002 f833 	bl	80060ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004046:	1d3a      	adds	r2, r7, #4
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	4611      	mov	r1, r2
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fff8 	bl	8005044 <xTaskCheckForTimeOut>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d124      	bne.n	80040a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800405a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800405c:	f000 faa6 	bl	80045ac <prvIsQueueFull>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d018      	beq.n	8004098 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004068:	3310      	adds	r3, #16
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	4611      	mov	r1, r2
 800406e:	4618      	mov	r0, r3
 8004070:	f000 ff1c 	bl	8004eac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004074:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004076:	f000 fa31 	bl	80044dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800407a:	f000 fd49 	bl	8004b10 <xTaskResumeAll>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	f47f af7c 	bne.w	8003f7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004086:	4b0c      	ldr	r3, [pc, #48]	@ (80040b8 <xQueueGenericSend+0x200>)
 8004088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	f3bf 8f6f 	isb	sy
 8004096:	e772      	b.n	8003f7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800409a:	f000 fa1f 	bl	80044dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800409e:	f000 fd37 	bl	8004b10 <xTaskResumeAll>
 80040a2:	e76c      	b.n	8003f7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80040a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040a6:	f000 fa19 	bl	80044dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040aa:	f000 fd31 	bl	8004b10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80040ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3738      	adds	r7, #56	@ 0x38
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	e000ed04 	.word	0xe000ed04

080040bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b090      	sub	sp, #64	@ 0x40
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10b      	bne.n	80040ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80040d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d8:	f383 8811 	msr	BASEPRI, r3
 80040dc:	f3bf 8f6f 	isb	sy
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80040e6:	bf00      	nop
 80040e8:	bf00      	nop
 80040ea:	e7fd      	b.n	80040e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <xQueueGenericSendFromISR+0x3e>
 80040f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <xQueueGenericSendFromISR+0x42>
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <xQueueGenericSendFromISR+0x44>
 80040fe:	2300      	movs	r3, #0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10b      	bne.n	800411c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004116:	bf00      	nop
 8004118:	bf00      	nop
 800411a:	e7fd      	b.n	8004118 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d103      	bne.n	800412a <xQueueGenericSendFromISR+0x6e>
 8004122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <xQueueGenericSendFromISR+0x72>
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <xQueueGenericSendFromISR+0x74>
 800412e:	2300      	movs	r3, #0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d10b      	bne.n	800414c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	623b      	str	r3, [r7, #32]
}
 8004146:	bf00      	nop
 8004148:	bf00      	nop
 800414a:	e7fd      	b.n	8004148 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800414c:	f002 f85c 	bl	8006208 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004150:	f3ef 8211 	mrs	r2, BASEPRI
 8004154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004158:	f383 8811 	msr	BASEPRI, r3
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f3bf 8f4f 	dsb	sy
 8004164:	61fa      	str	r2, [r7, #28]
 8004166:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004168:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800416c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004174:	429a      	cmp	r2, r3
 8004176:	d302      	bcc.n	800417e <xQueueGenericSendFromISR+0xc2>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d12f      	bne.n	80041de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800417e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004180:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004184:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004194:	f000 f912 	bl	80043bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004198:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d112      	bne.n	80041c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d016      	beq.n	80041d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ac:	3324      	adds	r3, #36	@ 0x24
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 fece 	bl	8004f50 <xTaskRemoveFromEventList>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00e      	beq.n	80041d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00b      	beq.n	80041d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e007      	b.n	80041d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80041cc:	3301      	adds	r3, #1
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	b25a      	sxtb	r2, r3
 80041d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80041d8:	2301      	movs	r3, #1
 80041da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80041dc:	e001      	b.n	80041e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80041de:	2300      	movs	r3, #0
 80041e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80041ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80041ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3740      	adds	r7, #64	@ 0x40
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08c      	sub	sp, #48	@ 0x30
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004204:	2300      	movs	r3, #0
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800420c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10b      	bne.n	800422a <xQueueReceive+0x32>
	__asm volatile
 8004212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004216:	f383 8811 	msr	BASEPRI, r3
 800421a:	f3bf 8f6f 	isb	sy
 800421e:	f3bf 8f4f 	dsb	sy
 8004222:	623b      	str	r3, [r7, #32]
}
 8004224:	bf00      	nop
 8004226:	bf00      	nop
 8004228:	e7fd      	b.n	8004226 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d103      	bne.n	8004238 <xQueueReceive+0x40>
 8004230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <xQueueReceive+0x44>
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <xQueueReceive+0x46>
 800423c:	2300      	movs	r3, #0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10b      	bne.n	800425a <xQueueReceive+0x62>
	__asm volatile
 8004242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	61fb      	str	r3, [r7, #28]
}
 8004254:	bf00      	nop
 8004256:	bf00      	nop
 8004258:	e7fd      	b.n	8004256 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800425a:	f001 f83f 	bl	80052dc <xTaskGetSchedulerState>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d102      	bne.n	800426a <xQueueReceive+0x72>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <xQueueReceive+0x76>
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <xQueueReceive+0x78>
 800426e:	2300      	movs	r3, #0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10b      	bne.n	800428c <xQueueReceive+0x94>
	__asm volatile
 8004274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004278:	f383 8811 	msr	BASEPRI, r3
 800427c:	f3bf 8f6f 	isb	sy
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	61bb      	str	r3, [r7, #24]
}
 8004286:	bf00      	nop
 8004288:	bf00      	nop
 800428a:	e7fd      	b.n	8004288 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800428c:	f001 fedc 	bl	8006048 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01f      	beq.n	80042dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042a0:	f000 f8f6 	bl	8004490 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a6:	1e5a      	subs	r2, r3, #1
 80042a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00f      	beq.n	80042d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b6:	3310      	adds	r3, #16
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fe49 	bl	8004f50 <xTaskRemoveFromEventList>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d007      	beq.n	80042d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042c4:	4b3c      	ldr	r3, [pc, #240]	@ (80043b8 <xQueueReceive+0x1c0>)
 80042c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80042d4:	f001 feea 	bl	80060ac <vPortExitCritical>
				return pdPASS;
 80042d8:	2301      	movs	r3, #1
 80042da:	e069      	b.n	80043b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042e2:	f001 fee3 	bl	80060ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042e6:	2300      	movs	r3, #0
 80042e8:	e062      	b.n	80043b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d106      	bne.n	80042fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042f0:	f107 0310 	add.w	r3, r7, #16
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 fe8f 	bl	8005018 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042fa:	2301      	movs	r3, #1
 80042fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042fe:	f001 fed5 	bl	80060ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004302:	f000 fbf7 	bl	8004af4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004306:	f001 fe9f 	bl	8006048 <vPortEnterCritical>
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004310:	b25b      	sxtb	r3, r3
 8004312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004316:	d103      	bne.n	8004320 <xQueueReceive+0x128>
 8004318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004322:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004326:	b25b      	sxtb	r3, r3
 8004328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432c:	d103      	bne.n	8004336 <xQueueReceive+0x13e>
 800432e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004336:	f001 feb9 	bl	80060ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800433a:	1d3a      	adds	r2, r7, #4
 800433c:	f107 0310 	add.w	r3, r7, #16
 8004340:	4611      	mov	r1, r2
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fe7e 	bl	8005044 <xTaskCheckForTimeOut>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d123      	bne.n	8004396 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800434e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004350:	f000 f916 	bl	8004580 <prvIsQueueEmpty>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d017      	beq.n	800438a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800435a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435c:	3324      	adds	r3, #36	@ 0x24
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	4611      	mov	r1, r2
 8004362:	4618      	mov	r0, r3
 8004364:	f000 fda2 	bl	8004eac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004368:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800436a:	f000 f8b7 	bl	80044dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800436e:	f000 fbcf 	bl	8004b10 <xTaskResumeAll>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d189      	bne.n	800428c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004378:	4b0f      	ldr	r3, [pc, #60]	@ (80043b8 <xQueueReceive+0x1c0>)
 800437a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	f3bf 8f4f 	dsb	sy
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	e780      	b.n	800428c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800438a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800438c:	f000 f8a6 	bl	80044dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004390:	f000 fbbe 	bl	8004b10 <xTaskResumeAll>
 8004394:	e77a      	b.n	800428c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004398:	f000 f8a0 	bl	80044dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800439c:	f000 fbb8 	bl	8004b10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043a2:	f000 f8ed 	bl	8004580 <prvIsQueueEmpty>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f43f af6f 	beq.w	800428c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80043ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3730      	adds	r7, #48	@ 0x30
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	e000ed04 	.word	0xe000ed04

080043bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80043c8:	2300      	movs	r3, #0
 80043ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10d      	bne.n	80043f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d14d      	bne.n	800447e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 ff96 	bl	8005318 <xTaskPriorityDisinherit>
 80043ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	609a      	str	r2, [r3, #8]
 80043f4:	e043      	b.n	800447e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d119      	bne.n	8004430 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6858      	ldr	r0, [r3, #4]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	461a      	mov	r2, r3
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	f002 fb1f 	bl	8006a4a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004414:	441a      	add	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d32b      	bcc.n	800447e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	605a      	str	r2, [r3, #4]
 800442e:	e026      	b.n	800447e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68d8      	ldr	r0, [r3, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004438:	461a      	mov	r2, r3
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	f002 fb05 	bl	8006a4a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	425b      	negs	r3, r3
 800444a:	441a      	add	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d207      	bcs.n	800446c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	425b      	negs	r3, r3
 8004466:	441a      	add	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b02      	cmp	r3, #2
 8004470:	d105      	bne.n	800447e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	3b01      	subs	r3, #1
 800447c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004486:	697b      	ldr	r3, [r7, #20]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d018      	beq.n	80044d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	441a      	add	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d303      	bcc.n	80044c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68d9      	ldr	r1, [r3, #12]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	461a      	mov	r2, r3
 80044ce:	6838      	ldr	r0, [r7, #0]
 80044d0:	f002 fabb 	bl	8006a4a <memcpy>
	}
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80044e4:	f001 fdb0 	bl	8006048 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044f0:	e011      	b.n	8004516 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d012      	beq.n	8004520 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3324      	adds	r3, #36	@ 0x24
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fd26 	bl	8004f50 <xTaskRemoveFromEventList>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800450a:	f000 fdff 	bl	800510c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	3b01      	subs	r3, #1
 8004512:	b2db      	uxtb	r3, r3
 8004514:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451a:	2b00      	cmp	r3, #0
 800451c:	dce9      	bgt.n	80044f2 <prvUnlockQueue+0x16>
 800451e:	e000      	b.n	8004522 <prvUnlockQueue+0x46>
					break;
 8004520:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	22ff      	movs	r2, #255	@ 0xff
 8004526:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800452a:	f001 fdbf 	bl	80060ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800452e:	f001 fd8b 	bl	8006048 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004538:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800453a:	e011      	b.n	8004560 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d012      	beq.n	800456a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3310      	adds	r3, #16
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fd01 	bl	8004f50 <xTaskRemoveFromEventList>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004554:	f000 fdda 	bl	800510c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004558:	7bbb      	ldrb	r3, [r7, #14]
 800455a:	3b01      	subs	r3, #1
 800455c:	b2db      	uxtb	r3, r3
 800455e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004560:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004564:	2b00      	cmp	r3, #0
 8004566:	dce9      	bgt.n	800453c <prvUnlockQueue+0x60>
 8004568:	e000      	b.n	800456c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800456a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	22ff      	movs	r2, #255	@ 0xff
 8004570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004574:	f001 fd9a 	bl	80060ac <vPortExitCritical>
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004588:	f001 fd5e 	bl	8006048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004590:	2b00      	cmp	r3, #0
 8004592:	d102      	bne.n	800459a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004594:	2301      	movs	r3, #1
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	e001      	b.n	800459e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800459a:	2300      	movs	r3, #0
 800459c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800459e:	f001 fd85 	bl	80060ac <vPortExitCritical>

	return xReturn;
 80045a2:	68fb      	ldr	r3, [r7, #12]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045b4:	f001 fd48 	bl	8006048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d102      	bne.n	80045ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80045c4:	2301      	movs	r3, #1
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	e001      	b.n	80045ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045ce:	f001 fd6d 	bl	80060ac <vPortExitCritical>

	return xReturn;
 80045d2:	68fb      	ldr	r3, [r7, #12]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	e014      	b.n	8004616 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80045ec:	4a0f      	ldr	r2, [pc, #60]	@ (800462c <vQueueAddToRegistry+0x50>)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d10b      	bne.n	8004610 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80045f8:	490c      	ldr	r1, [pc, #48]	@ (800462c <vQueueAddToRegistry+0x50>)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004602:	4a0a      	ldr	r2, [pc, #40]	@ (800462c <vQueueAddToRegistry+0x50>)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4413      	add	r3, r2
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800460e:	e006      	b.n	800461e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	3301      	adds	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2b07      	cmp	r3, #7
 800461a:	d9e7      	bls.n	80045ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	3714      	adds	r7, #20
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	20000908 	.word	0x20000908

08004630 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004640:	f001 fd02 	bl	8006048 <vPortEnterCritical>
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800464a:	b25b      	sxtb	r3, r3
 800464c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004650:	d103      	bne.n	800465a <vQueueWaitForMessageRestricted+0x2a>
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004660:	b25b      	sxtb	r3, r3
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d103      	bne.n	8004670 <vQueueWaitForMessageRestricted+0x40>
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004670:	f001 fd1c 	bl	80060ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	2b00      	cmp	r3, #0
 800467a:	d106      	bne.n	800468a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	3324      	adds	r3, #36	@ 0x24
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	68b9      	ldr	r1, [r7, #8]
 8004684:	4618      	mov	r0, r3
 8004686:	f000 fc37 	bl	8004ef8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800468a:	6978      	ldr	r0, [r7, #20]
 800468c:	f7ff ff26 	bl	80044dc <prvUnlockQueue>
	}
 8004690:	bf00      	nop
 8004692:	3718      	adds	r7, #24
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004698:	b580      	push	{r7, lr}
 800469a:	b08e      	sub	sp, #56	@ 0x38
 800469c:	af04      	add	r7, sp, #16
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
 80046a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80046a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10b      	bne.n	80046c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80046ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b0:	f383 8811 	msr	BASEPRI, r3
 80046b4:	f3bf 8f6f 	isb	sy
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	623b      	str	r3, [r7, #32]
}
 80046be:	bf00      	nop
 80046c0:	bf00      	nop
 80046c2:	e7fd      	b.n	80046c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80046c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10b      	bne.n	80046e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80046ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ce:	f383 8811 	msr	BASEPRI, r3
 80046d2:	f3bf 8f6f 	isb	sy
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	61fb      	str	r3, [r7, #28]
}
 80046dc:	bf00      	nop
 80046de:	bf00      	nop
 80046e0:	e7fd      	b.n	80046de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80046e2:	23a8      	movs	r3, #168	@ 0xa8
 80046e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80046ea:	d00b      	beq.n	8004704 <xTaskCreateStatic+0x6c>
	__asm volatile
 80046ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f0:	f383 8811 	msr	BASEPRI, r3
 80046f4:	f3bf 8f6f 	isb	sy
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	61bb      	str	r3, [r7, #24]
}
 80046fe:	bf00      	nop
 8004700:	bf00      	nop
 8004702:	e7fd      	b.n	8004700 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004704:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01e      	beq.n	800474a <xTaskCreateStatic+0xb2>
 800470c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800470e:	2b00      	cmp	r3, #0
 8004710:	d01b      	beq.n	800474a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004714:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800471a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	2202      	movs	r2, #2
 8004720:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004724:	2300      	movs	r3, #0
 8004726:	9303      	str	r3, [sp, #12]
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	9302      	str	r3, [sp, #8]
 800472c:	f107 0314 	add.w	r3, r7, #20
 8004730:	9301      	str	r3, [sp, #4]
 8004732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	68b9      	ldr	r1, [r7, #8]
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f851 	bl	80047e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004742:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004744:	f000 f8f6 	bl	8004934 <prvAddNewTaskToReadyList>
 8004748:	e001      	b.n	800474e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800474a:	2300      	movs	r3, #0
 800474c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800474e:	697b      	ldr	r3, [r7, #20]
	}
 8004750:	4618      	mov	r0, r3
 8004752:	3728      	adds	r7, #40	@ 0x28
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08c      	sub	sp, #48	@ 0x30
 800475c:	af04      	add	r7, sp, #16
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	603b      	str	r3, [r7, #0]
 8004764:	4613      	mov	r3, r2
 8004766:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004768:	88fb      	ldrh	r3, [r7, #6]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4618      	mov	r0, r3
 800476e:	f001 fd8d 	bl	800628c <pvPortMalloc>
 8004772:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00e      	beq.n	8004798 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800477a:	20a8      	movs	r0, #168	@ 0xa8
 800477c:	f001 fd86 	bl	800628c <pvPortMalloc>
 8004780:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	631a      	str	r2, [r3, #48]	@ 0x30
 800478e:	e005      	b.n	800479c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004790:	6978      	ldr	r0, [r7, #20]
 8004792:	f001 fe49 	bl	8006428 <vPortFree>
 8004796:	e001      	b.n	800479c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004798:	2300      	movs	r3, #0
 800479a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d017      	beq.n	80047d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80047aa:	88fa      	ldrh	r2, [r7, #6]
 80047ac:	2300      	movs	r3, #0
 80047ae:	9303      	str	r3, [sp, #12]
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	9302      	str	r3, [sp, #8]
 80047b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b6:	9301      	str	r3, [sp, #4]
 80047b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 f80f 	bl	80047e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047c6:	69f8      	ldr	r0, [r7, #28]
 80047c8:	f000 f8b4 	bl	8004934 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80047cc:	2301      	movs	r3, #1
 80047ce:	61bb      	str	r3, [r7, #24]
 80047d0:	e002      	b.n	80047d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80047d2:	f04f 33ff 	mov.w	r3, #4294967295
 80047d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80047d8:	69bb      	ldr	r3, [r7, #24]
	}
 80047da:	4618      	mov	r0, r3
 80047dc:	3720      	adds	r7, #32
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b088      	sub	sp, #32
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
 80047f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	461a      	mov	r2, r3
 80047fc:	21a5      	movs	r1, #165	@ 0xa5
 80047fe:	f002 f84a 	bl	8006896 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004804:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800480c:	3b01      	subs	r3, #1
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	4413      	add	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	f023 0307 	bic.w	r3, r3, #7
 800481a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482a:	f383 8811 	msr	BASEPRI, r3
 800482e:	f3bf 8f6f 	isb	sy
 8004832:	f3bf 8f4f 	dsb	sy
 8004836:	617b      	str	r3, [r7, #20]
}
 8004838:	bf00      	nop
 800483a:	bf00      	nop
 800483c:	e7fd      	b.n	800483a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d01f      	beq.n	8004884 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
 8004848:	e012      	b.n	8004870 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	4413      	add	r3, r2
 8004850:	7819      	ldrb	r1, [r3, #0]
 8004852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	4413      	add	r3, r2
 8004858:	3334      	adds	r3, #52	@ 0x34
 800485a:	460a      	mov	r2, r1
 800485c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	4413      	add	r3, r2
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d006      	beq.n	8004878 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	3301      	adds	r3, #1
 800486e:	61fb      	str	r3, [r7, #28]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b0f      	cmp	r3, #15
 8004874:	d9e9      	bls.n	800484a <prvInitialiseNewTask+0x66>
 8004876:	e000      	b.n	800487a <prvInitialiseNewTask+0x96>
			{
				break;
 8004878:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800487a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004882:	e003      	b.n	800488c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800488c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488e:	2b37      	cmp	r3, #55	@ 0x37
 8004890:	d901      	bls.n	8004896 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004892:	2337      	movs	r3, #55	@ 0x37
 8004894:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800489a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800489c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80048a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a4:	2200      	movs	r2, #0
 80048a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80048a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048aa:	3304      	adds	r3, #4
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff f965 	bl	8003b7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80048b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b4:	3318      	adds	r3, #24
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff f960 	bl	8003b7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80048bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80048cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80048d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d4:	2200      	movs	r2, #0
 80048d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80048da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80048e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e4:	3354      	adds	r3, #84	@ 0x54
 80048e6:	224c      	movs	r2, #76	@ 0x4c
 80048e8:	2100      	movs	r1, #0
 80048ea:	4618      	mov	r0, r3
 80048ec:	f001 ffd3 	bl	8006896 <memset>
 80048f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004928 <prvInitialiseNewTask+0x144>)
 80048f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80048f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f8:	4a0c      	ldr	r2, [pc, #48]	@ (800492c <prvInitialiseNewTask+0x148>)
 80048fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80048fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004930 <prvInitialiseNewTask+0x14c>)
 8004900:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	68f9      	ldr	r1, [r7, #12]
 8004906:	69b8      	ldr	r0, [r7, #24]
 8004908:	f001 fa6a 	bl	8005de0 <pxPortInitialiseStack>
 800490c:	4602      	mov	r2, r0
 800490e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004910:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800491a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800491c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800491e:	bf00      	nop
 8004920:	3720      	adds	r7, #32
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20004b9c 	.word	0x20004b9c
 800492c:	20004c04 	.word	0x20004c04
 8004930:	20004c6c 	.word	0x20004c6c

08004934 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800493c:	f001 fb84 	bl	8006048 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004940:	4b2d      	ldr	r3, [pc, #180]	@ (80049f8 <prvAddNewTaskToReadyList+0xc4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	4a2c      	ldr	r2, [pc, #176]	@ (80049f8 <prvAddNewTaskToReadyList+0xc4>)
 8004948:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800494a:	4b2c      	ldr	r3, [pc, #176]	@ (80049fc <prvAddNewTaskToReadyList+0xc8>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004952:	4a2a      	ldr	r2, [pc, #168]	@ (80049fc <prvAddNewTaskToReadyList+0xc8>)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004958:	4b27      	ldr	r3, [pc, #156]	@ (80049f8 <prvAddNewTaskToReadyList+0xc4>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d110      	bne.n	8004982 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004960:	f000 fbf8 	bl	8005154 <prvInitialiseTaskLists>
 8004964:	e00d      	b.n	8004982 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004966:	4b26      	ldr	r3, [pc, #152]	@ (8004a00 <prvAddNewTaskToReadyList+0xcc>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d109      	bne.n	8004982 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800496e:	4b23      	ldr	r3, [pc, #140]	@ (80049fc <prvAddNewTaskToReadyList+0xc8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004978:	429a      	cmp	r2, r3
 800497a:	d802      	bhi.n	8004982 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800497c:	4a1f      	ldr	r2, [pc, #124]	@ (80049fc <prvAddNewTaskToReadyList+0xc8>)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004982:	4b20      	ldr	r3, [pc, #128]	@ (8004a04 <prvAddNewTaskToReadyList+0xd0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	3301      	adds	r3, #1
 8004988:	4a1e      	ldr	r2, [pc, #120]	@ (8004a04 <prvAddNewTaskToReadyList+0xd0>)
 800498a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800498c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a04 <prvAddNewTaskToReadyList+0xd0>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004998:	4b1b      	ldr	r3, [pc, #108]	@ (8004a08 <prvAddNewTaskToReadyList+0xd4>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d903      	bls.n	80049a8 <prvAddNewTaskToReadyList+0x74>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a4:	4a18      	ldr	r2, [pc, #96]	@ (8004a08 <prvAddNewTaskToReadyList+0xd4>)
 80049a6:	6013      	str	r3, [r2, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ac:	4613      	mov	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	4a15      	ldr	r2, [pc, #84]	@ (8004a0c <prvAddNewTaskToReadyList+0xd8>)
 80049b6:	441a      	add	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4610      	mov	r0, r2
 80049c0:	f7ff f8e9 	bl	8003b96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80049c4:	f001 fb72 	bl	80060ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80049c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a00 <prvAddNewTaskToReadyList+0xcc>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00e      	beq.n	80049ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80049d0:	4b0a      	ldr	r3, [pc, #40]	@ (80049fc <prvAddNewTaskToReadyList+0xc8>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049da:	429a      	cmp	r2, r3
 80049dc:	d207      	bcs.n	80049ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80049de:	4b0c      	ldr	r3, [pc, #48]	@ (8004a10 <prvAddNewTaskToReadyList+0xdc>)
 80049e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	20000e1c 	.word	0x20000e1c
 80049fc:	20000948 	.word	0x20000948
 8004a00:	20000e28 	.word	0x20000e28
 8004a04:	20000e38 	.word	0x20000e38
 8004a08:	20000e24 	.word	0x20000e24
 8004a0c:	2000094c 	.word	0x2000094c
 8004a10:	e000ed04 	.word	0xe000ed04

08004a14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08a      	sub	sp, #40	@ 0x28
 8004a18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004a22:	463a      	mov	r2, r7
 8004a24:	1d39      	adds	r1, r7, #4
 8004a26:	f107 0308 	add.w	r3, r7, #8
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7ff f852 	bl	8003ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	9202      	str	r2, [sp, #8]
 8004a38:	9301      	str	r3, [sp, #4]
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	2300      	movs	r3, #0
 8004a40:	460a      	mov	r2, r1
 8004a42:	4924      	ldr	r1, [pc, #144]	@ (8004ad4 <vTaskStartScheduler+0xc0>)
 8004a44:	4824      	ldr	r0, [pc, #144]	@ (8004ad8 <vTaskStartScheduler+0xc4>)
 8004a46:	f7ff fe27 	bl	8004698 <xTaskCreateStatic>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	4a23      	ldr	r2, [pc, #140]	@ (8004adc <vTaskStartScheduler+0xc8>)
 8004a4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004a50:	4b22      	ldr	r3, [pc, #136]	@ (8004adc <vTaskStartScheduler+0xc8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	e001      	b.n	8004a62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d102      	bne.n	8004a6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004a68:	f000 fe60 	bl	800572c <xTimerCreateTimerTask>
 8004a6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d11b      	bne.n	8004aac <vTaskStartScheduler+0x98>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	613b      	str	r3, [r7, #16]
}
 8004a86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a88:	4b15      	ldr	r3, [pc, #84]	@ (8004ae0 <vTaskStartScheduler+0xcc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3354      	adds	r3, #84	@ 0x54
 8004a8e:	4a15      	ldr	r2, [pc, #84]	@ (8004ae4 <vTaskStartScheduler+0xd0>)
 8004a90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a92:	4b15      	ldr	r3, [pc, #84]	@ (8004ae8 <vTaskStartScheduler+0xd4>)
 8004a94:	f04f 32ff 	mov.w	r2, #4294967295
 8004a98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a9a:	4b14      	ldr	r3, [pc, #80]	@ (8004aec <vTaskStartScheduler+0xd8>)
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004aa0:	4b13      	ldr	r3, [pc, #76]	@ (8004af0 <vTaskStartScheduler+0xdc>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004aa6:	f001 fa2b 	bl	8005f00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004aaa:	e00f      	b.n	8004acc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab2:	d10b      	bne.n	8004acc <vTaskStartScheduler+0xb8>
	__asm volatile
 8004ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab8:	f383 8811 	msr	BASEPRI, r3
 8004abc:	f3bf 8f6f 	isb	sy
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	60fb      	str	r3, [r7, #12]
}
 8004ac6:	bf00      	nop
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <vTaskStartScheduler+0xb4>
}
 8004acc:	bf00      	nop
 8004ace:	3718      	adds	r7, #24
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	0800763c 	.word	0x0800763c
 8004ad8:	08005125 	.word	0x08005125
 8004adc:	20000e40 	.word	0x20000e40
 8004ae0:	20000948 	.word	0x20000948
 8004ae4:	2000001c 	.word	0x2000001c
 8004ae8:	20000e3c 	.word	0x20000e3c
 8004aec:	20000e28 	.word	0x20000e28
 8004af0:	20000e20 	.word	0x20000e20

08004af4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004af8:	4b04      	ldr	r3, [pc, #16]	@ (8004b0c <vTaskSuspendAll+0x18>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	3301      	adds	r3, #1
 8004afe:	4a03      	ldr	r2, [pc, #12]	@ (8004b0c <vTaskSuspendAll+0x18>)
 8004b00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004b02:	bf00      	nop
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	20000e44 	.word	0x20000e44

08004b10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004b1e:	4b42      	ldr	r3, [pc, #264]	@ (8004c28 <xTaskResumeAll+0x118>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10b      	bne.n	8004b3e <xTaskResumeAll+0x2e>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2a:	f383 8811 	msr	BASEPRI, r3
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	603b      	str	r3, [r7, #0]
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	e7fd      	b.n	8004b3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004b3e:	f001 fa83 	bl	8006048 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004b42:	4b39      	ldr	r3, [pc, #228]	@ (8004c28 <xTaskResumeAll+0x118>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	4a37      	ldr	r2, [pc, #220]	@ (8004c28 <xTaskResumeAll+0x118>)
 8004b4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b4c:	4b36      	ldr	r3, [pc, #216]	@ (8004c28 <xTaskResumeAll+0x118>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d162      	bne.n	8004c1a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b54:	4b35      	ldr	r3, [pc, #212]	@ (8004c2c <xTaskResumeAll+0x11c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d05e      	beq.n	8004c1a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b5c:	e02f      	b.n	8004bbe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b5e:	4b34      	ldr	r3, [pc, #208]	@ (8004c30 <xTaskResumeAll+0x120>)
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3318      	adds	r3, #24
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7ff f870 	bl	8003c50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	3304      	adds	r3, #4
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff f86b 	bl	8003c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004c34 <xTaskResumeAll+0x124>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d903      	bls.n	8004b8e <xTaskResumeAll+0x7e>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	4a2a      	ldr	r2, [pc, #168]	@ (8004c34 <xTaskResumeAll+0x124>)
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <xTaskResumeAll+0x128>)
 8004b9c:	441a      	add	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4610      	mov	r0, r2
 8004ba6:	f7fe fff6 	bl	8003b96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bae:	4b23      	ldr	r3, [pc, #140]	@ (8004c3c <xTaskResumeAll+0x12c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d302      	bcc.n	8004bbe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004bb8:	4b21      	ldr	r3, [pc, #132]	@ (8004c40 <xTaskResumeAll+0x130>)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004c30 <xTaskResumeAll+0x120>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1cb      	bne.n	8004b5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004bcc:	f000 fb66 	bl	800529c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004bd0:	4b1c      	ldr	r3, [pc, #112]	@ (8004c44 <xTaskResumeAll+0x134>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d010      	beq.n	8004bfe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004bdc:	f000 f846 	bl	8004c6c <xTaskIncrementTick>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004be6:	4b16      	ldr	r3, [pc, #88]	@ (8004c40 <xTaskResumeAll+0x130>)
 8004be8:	2201      	movs	r2, #1
 8004bea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1f1      	bne.n	8004bdc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004bf8:	4b12      	ldr	r3, [pc, #72]	@ (8004c44 <xTaskResumeAll+0x134>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004bfe:	4b10      	ldr	r3, [pc, #64]	@ (8004c40 <xTaskResumeAll+0x130>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d009      	beq.n	8004c1a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004c06:	2301      	movs	r3, #1
 8004c08:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004c48 <xTaskResumeAll+0x138>)
 8004c0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c1a:	f001 fa47 	bl	80060ac <vPortExitCritical>

	return xAlreadyYielded;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	20000e44 	.word	0x20000e44
 8004c2c:	20000e1c 	.word	0x20000e1c
 8004c30:	20000ddc 	.word	0x20000ddc
 8004c34:	20000e24 	.word	0x20000e24
 8004c38:	2000094c 	.word	0x2000094c
 8004c3c:	20000948 	.word	0x20000948
 8004c40:	20000e30 	.word	0x20000e30
 8004c44:	20000e2c 	.word	0x20000e2c
 8004c48:	e000ed04 	.word	0xe000ed04

08004c4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004c52:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <xTaskGetTickCount+0x1c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004c58:	687b      	ldr	r3, [r7, #4]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	20000e20 	.word	0x20000e20

08004c6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c76:	4b4f      	ldr	r3, [pc, #316]	@ (8004db4 <xTaskIncrementTick+0x148>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f040 8090 	bne.w	8004da0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c80:	4b4d      	ldr	r3, [pc, #308]	@ (8004db8 <xTaskIncrementTick+0x14c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3301      	adds	r3, #1
 8004c86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004c88:	4a4b      	ldr	r2, [pc, #300]	@ (8004db8 <xTaskIncrementTick+0x14c>)
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d121      	bne.n	8004cd8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004c94:	4b49      	ldr	r3, [pc, #292]	@ (8004dbc <xTaskIncrementTick+0x150>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00b      	beq.n	8004cb6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca2:	f383 8811 	msr	BASEPRI, r3
 8004ca6:	f3bf 8f6f 	isb	sy
 8004caa:	f3bf 8f4f 	dsb	sy
 8004cae:	603b      	str	r3, [r7, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	bf00      	nop
 8004cb4:	e7fd      	b.n	8004cb2 <xTaskIncrementTick+0x46>
 8004cb6:	4b41      	ldr	r3, [pc, #260]	@ (8004dbc <xTaskIncrementTick+0x150>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	4b40      	ldr	r3, [pc, #256]	@ (8004dc0 <xTaskIncrementTick+0x154>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a3e      	ldr	r2, [pc, #248]	@ (8004dbc <xTaskIncrementTick+0x150>)
 8004cc2:	6013      	str	r3, [r2, #0]
 8004cc4:	4a3e      	ldr	r2, [pc, #248]	@ (8004dc0 <xTaskIncrementTick+0x154>)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6013      	str	r3, [r2, #0]
 8004cca:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc4 <xTaskIncrementTick+0x158>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	4a3c      	ldr	r2, [pc, #240]	@ (8004dc4 <xTaskIncrementTick+0x158>)
 8004cd2:	6013      	str	r3, [r2, #0]
 8004cd4:	f000 fae2 	bl	800529c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004cd8:	4b3b      	ldr	r3, [pc, #236]	@ (8004dc8 <xTaskIncrementTick+0x15c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d349      	bcc.n	8004d76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ce2:	4b36      	ldr	r3, [pc, #216]	@ (8004dbc <xTaskIncrementTick+0x150>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d104      	bne.n	8004cf6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cec:	4b36      	ldr	r3, [pc, #216]	@ (8004dc8 <xTaskIncrementTick+0x15c>)
 8004cee:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf2:	601a      	str	r2, [r3, #0]
					break;
 8004cf4:	e03f      	b.n	8004d76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cf6:	4b31      	ldr	r3, [pc, #196]	@ (8004dbc <xTaskIncrementTick+0x150>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d203      	bcs.n	8004d16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004d0e:	4a2e      	ldr	r2, [pc, #184]	@ (8004dc8 <xTaskIncrementTick+0x15c>)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004d14:	e02f      	b.n	8004d76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	3304      	adds	r3, #4
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe ff98 	bl	8003c50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d004      	beq.n	8004d32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	3318      	adds	r3, #24
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7fe ff8f 	bl	8003c50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d36:	4b25      	ldr	r3, [pc, #148]	@ (8004dcc <xTaskIncrementTick+0x160>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d903      	bls.n	8004d46 <xTaskIncrementTick+0xda>
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	4a22      	ldr	r2, [pc, #136]	@ (8004dcc <xTaskIncrementTick+0x160>)
 8004d44:	6013      	str	r3, [r2, #0]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4a1f      	ldr	r2, [pc, #124]	@ (8004dd0 <xTaskIncrementTick+0x164>)
 8004d54:	441a      	add	r2, r3
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	3304      	adds	r3, #4
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f7fe ff1a 	bl	8003b96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d66:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd4 <xTaskIncrementTick+0x168>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d3b8      	bcc.n	8004ce2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004d70:	2301      	movs	r3, #1
 8004d72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d74:	e7b5      	b.n	8004ce2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004d76:	4b17      	ldr	r3, [pc, #92]	@ (8004dd4 <xTaskIncrementTick+0x168>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d7c:	4914      	ldr	r1, [pc, #80]	@ (8004dd0 <xTaskIncrementTick+0x164>)
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d901      	bls.n	8004d92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004d92:	4b11      	ldr	r3, [pc, #68]	@ (8004dd8 <xTaskIncrementTick+0x16c>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	e004      	b.n	8004daa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004da0:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <xTaskIncrementTick+0x170>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3301      	adds	r3, #1
 8004da6:	4a0d      	ldr	r2, [pc, #52]	@ (8004ddc <xTaskIncrementTick+0x170>)
 8004da8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004daa:	697b      	ldr	r3, [r7, #20]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3718      	adds	r7, #24
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	20000e44 	.word	0x20000e44
 8004db8:	20000e20 	.word	0x20000e20
 8004dbc:	20000dd4 	.word	0x20000dd4
 8004dc0:	20000dd8 	.word	0x20000dd8
 8004dc4:	20000e34 	.word	0x20000e34
 8004dc8:	20000e3c 	.word	0x20000e3c
 8004dcc:	20000e24 	.word	0x20000e24
 8004dd0:	2000094c 	.word	0x2000094c
 8004dd4:	20000948 	.word	0x20000948
 8004dd8:	20000e30 	.word	0x20000e30
 8004ddc:	20000e2c 	.word	0x20000e2c

08004de0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004de6:	4b2b      	ldr	r3, [pc, #172]	@ (8004e94 <vTaskSwitchContext+0xb4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004dee:	4b2a      	ldr	r3, [pc, #168]	@ (8004e98 <vTaskSwitchContext+0xb8>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004df4:	e047      	b.n	8004e86 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004df6:	4b28      	ldr	r3, [pc, #160]	@ (8004e98 <vTaskSwitchContext+0xb8>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dfc:	4b27      	ldr	r3, [pc, #156]	@ (8004e9c <vTaskSwitchContext+0xbc>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	e011      	b.n	8004e28 <vTaskSwitchContext+0x48>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10b      	bne.n	8004e22 <vTaskSwitchContext+0x42>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	607b      	str	r3, [r7, #4]
}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	e7fd      	b.n	8004e1e <vTaskSwitchContext+0x3e>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3b01      	subs	r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	491d      	ldr	r1, [pc, #116]	@ (8004ea0 <vTaskSwitchContext+0xc0>)
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0e3      	beq.n	8004e04 <vTaskSwitchContext+0x24>
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4a16      	ldr	r2, [pc, #88]	@ (8004ea0 <vTaskSwitchContext+0xc0>)
 8004e48:	4413      	add	r3, r2
 8004e4a:	60bb      	str	r3, [r7, #8]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	605a      	str	r2, [r3, #4]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	3308      	adds	r3, #8
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d104      	bne.n	8004e6c <vTaskSwitchContext+0x8c>
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	605a      	str	r2, [r3, #4]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea4 <vTaskSwitchContext+0xc4>)
 8004e74:	6013      	str	r3, [r2, #0]
 8004e76:	4a09      	ldr	r2, [pc, #36]	@ (8004e9c <vTaskSwitchContext+0xbc>)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <vTaskSwitchContext+0xc4>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	3354      	adds	r3, #84	@ 0x54
 8004e82:	4a09      	ldr	r2, [pc, #36]	@ (8004ea8 <vTaskSwitchContext+0xc8>)
 8004e84:	6013      	str	r3, [r2, #0]
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	20000e44 	.word	0x20000e44
 8004e98:	20000e30 	.word	0x20000e30
 8004e9c:	20000e24 	.word	0x20000e24
 8004ea0:	2000094c 	.word	0x2000094c
 8004ea4:	20000948 	.word	0x20000948
 8004ea8:	2000001c 	.word	0x2000001c

08004eac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10b      	bne.n	8004ed4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	60fb      	str	r3, [r7, #12]
}
 8004ece:	bf00      	nop
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ed4:	4b07      	ldr	r3, [pc, #28]	@ (8004ef4 <vTaskPlaceOnEventList+0x48>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3318      	adds	r3, #24
 8004eda:	4619      	mov	r1, r3
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7fe fe7e 	bl	8003bde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	6838      	ldr	r0, [r7, #0]
 8004ee6:	f000 fbcd 	bl	8005684 <prvAddCurrentTaskToDelayedList>
}
 8004eea:	bf00      	nop
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000948 	.word	0x20000948

08004ef8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10b      	bne.n	8004f22 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	617b      	str	r3, [r7, #20]
}
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	e7fd      	b.n	8004f1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f22:	4b0a      	ldr	r3, [pc, #40]	@ (8004f4c <vTaskPlaceOnEventListRestricted+0x54>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	3318      	adds	r3, #24
 8004f28:	4619      	mov	r1, r3
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f7fe fe33 	bl	8003b96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004f36:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	68b8      	ldr	r0, [r7, #8]
 8004f40:	f000 fba0 	bl	8005684 <prvAddCurrentTaskToDelayedList>
	}
 8004f44:	bf00      	nop
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	20000948 	.word	0x20000948

08004f50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	60fb      	str	r3, [r7, #12]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	3318      	adds	r3, #24
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7fe fe64 	bl	8003c50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f88:	4b1d      	ldr	r3, [pc, #116]	@ (8005000 <xTaskRemoveFromEventList+0xb0>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d11d      	bne.n	8004fcc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7fe fe5b 	bl	8003c50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f9e:	4b19      	ldr	r3, [pc, #100]	@ (8005004 <xTaskRemoveFromEventList+0xb4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d903      	bls.n	8004fae <xTaskRemoveFromEventList+0x5e>
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004faa:	4a16      	ldr	r2, [pc, #88]	@ (8005004 <xTaskRemoveFromEventList+0xb4>)
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	4413      	add	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4a13      	ldr	r2, [pc, #76]	@ (8005008 <xTaskRemoveFromEventList+0xb8>)
 8004fbc:	441a      	add	r2, r3
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	f7fe fde6 	bl	8003b96 <vListInsertEnd>
 8004fca:	e005      	b.n	8004fd8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	3318      	adds	r3, #24
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	480e      	ldr	r0, [pc, #56]	@ (800500c <xTaskRemoveFromEventList+0xbc>)
 8004fd4:	f7fe fddf 	bl	8003b96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8005010 <xTaskRemoveFromEventList+0xc0>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d905      	bls.n	8004ff2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004fea:	4b0a      	ldr	r3, [pc, #40]	@ (8005014 <xTaskRemoveFromEventList+0xc4>)
 8004fec:	2201      	movs	r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	e001      	b.n	8004ff6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ff6:	697b      	ldr	r3, [r7, #20]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3718      	adds	r7, #24
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	20000e44 	.word	0x20000e44
 8005004:	20000e24 	.word	0x20000e24
 8005008:	2000094c 	.word	0x2000094c
 800500c:	20000ddc 	.word	0x20000ddc
 8005010:	20000948 	.word	0x20000948
 8005014:	20000e30 	.word	0x20000e30

08005018 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005020:	4b06      	ldr	r3, [pc, #24]	@ (800503c <vTaskInternalSetTimeOutState+0x24>)
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005028:	4b05      	ldr	r3, [pc, #20]	@ (8005040 <vTaskInternalSetTimeOutState+0x28>)
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	605a      	str	r2, [r3, #4]
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	20000e34 	.word	0x20000e34
 8005040:	20000e20 	.word	0x20000e20

08005044 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b088      	sub	sp, #32
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	613b      	str	r3, [r7, #16]
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	e7fd      	b.n	8005068 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10b      	bne.n	800508a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005076:	f383 8811 	msr	BASEPRI, r3
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	60fb      	str	r3, [r7, #12]
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	e7fd      	b.n	8005086 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800508a:	f000 ffdd 	bl	8006048 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800508e:	4b1d      	ldr	r3, [pc, #116]	@ (8005104 <xTaskCheckForTimeOut+0xc0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a6:	d102      	bne.n	80050ae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80050a8:	2300      	movs	r3, #0
 80050aa:	61fb      	str	r3, [r7, #28]
 80050ac:	e023      	b.n	80050f6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4b15      	ldr	r3, [pc, #84]	@ (8005108 <xTaskCheckForTimeOut+0xc4>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d007      	beq.n	80050ca <xTaskCheckForTimeOut+0x86>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	69ba      	ldr	r2, [r7, #24]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d302      	bcc.n	80050ca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80050c4:	2301      	movs	r3, #1
 80050c6:	61fb      	str	r3, [r7, #28]
 80050c8:	e015      	b.n	80050f6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d20b      	bcs.n	80050ec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	1ad2      	subs	r2, r2, r3
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f7ff ff99 	bl	8005018 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80050e6:	2300      	movs	r3, #0
 80050e8:	61fb      	str	r3, [r7, #28]
 80050ea:	e004      	b.n	80050f6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80050f2:	2301      	movs	r3, #1
 80050f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80050f6:	f000 ffd9 	bl	80060ac <vPortExitCritical>

	return xReturn;
 80050fa:	69fb      	ldr	r3, [r7, #28]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3720      	adds	r7, #32
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	20000e20 	.word	0x20000e20
 8005108:	20000e34 	.word	0x20000e34

0800510c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005110:	4b03      	ldr	r3, [pc, #12]	@ (8005120 <vTaskMissedYield+0x14>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]
}
 8005116:	bf00      	nop
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	20000e30 	.word	0x20000e30

08005124 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800512c:	f000 f852 	bl	80051d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005130:	4b06      	ldr	r3, [pc, #24]	@ (800514c <prvIdleTask+0x28>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d9f9      	bls.n	800512c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005138:	4b05      	ldr	r3, [pc, #20]	@ (8005150 <prvIdleTask+0x2c>)
 800513a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005148:	e7f0      	b.n	800512c <prvIdleTask+0x8>
 800514a:	bf00      	nop
 800514c:	2000094c 	.word	0x2000094c
 8005150:	e000ed04 	.word	0xe000ed04

08005154 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800515a:	2300      	movs	r3, #0
 800515c:	607b      	str	r3, [r7, #4]
 800515e:	e00c      	b.n	800517a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	4613      	mov	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	4a12      	ldr	r2, [pc, #72]	@ (80051b4 <prvInitialiseTaskLists+0x60>)
 800516c:	4413      	add	r3, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f7fe fce4 	bl	8003b3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	3301      	adds	r3, #1
 8005178:	607b      	str	r3, [r7, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b37      	cmp	r3, #55	@ 0x37
 800517e:	d9ef      	bls.n	8005160 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005180:	480d      	ldr	r0, [pc, #52]	@ (80051b8 <prvInitialiseTaskLists+0x64>)
 8005182:	f7fe fcdb 	bl	8003b3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005186:	480d      	ldr	r0, [pc, #52]	@ (80051bc <prvInitialiseTaskLists+0x68>)
 8005188:	f7fe fcd8 	bl	8003b3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800518c:	480c      	ldr	r0, [pc, #48]	@ (80051c0 <prvInitialiseTaskLists+0x6c>)
 800518e:	f7fe fcd5 	bl	8003b3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005192:	480c      	ldr	r0, [pc, #48]	@ (80051c4 <prvInitialiseTaskLists+0x70>)
 8005194:	f7fe fcd2 	bl	8003b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005198:	480b      	ldr	r0, [pc, #44]	@ (80051c8 <prvInitialiseTaskLists+0x74>)
 800519a:	f7fe fccf 	bl	8003b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800519e:	4b0b      	ldr	r3, [pc, #44]	@ (80051cc <prvInitialiseTaskLists+0x78>)
 80051a0:	4a05      	ldr	r2, [pc, #20]	@ (80051b8 <prvInitialiseTaskLists+0x64>)
 80051a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80051a4:	4b0a      	ldr	r3, [pc, #40]	@ (80051d0 <prvInitialiseTaskLists+0x7c>)
 80051a6:	4a05      	ldr	r2, [pc, #20]	@ (80051bc <prvInitialiseTaskLists+0x68>)
 80051a8:	601a      	str	r2, [r3, #0]
}
 80051aa:	bf00      	nop
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	2000094c 	.word	0x2000094c
 80051b8:	20000dac 	.word	0x20000dac
 80051bc:	20000dc0 	.word	0x20000dc0
 80051c0:	20000ddc 	.word	0x20000ddc
 80051c4:	20000df0 	.word	0x20000df0
 80051c8:	20000e08 	.word	0x20000e08
 80051cc:	20000dd4 	.word	0x20000dd4
 80051d0:	20000dd8 	.word	0x20000dd8

080051d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051da:	e019      	b.n	8005210 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80051dc:	f000 ff34 	bl	8006048 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051e0:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <prvCheckTasksWaitingTermination+0x50>)
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3304      	adds	r3, #4
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7fe fd2f 	bl	8003c50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80051f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005228 <prvCheckTasksWaitingTermination+0x54>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	3b01      	subs	r3, #1
 80051f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005228 <prvCheckTasksWaitingTermination+0x54>)
 80051fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80051fc:	4b0b      	ldr	r3, [pc, #44]	@ (800522c <prvCheckTasksWaitingTermination+0x58>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3b01      	subs	r3, #1
 8005202:	4a0a      	ldr	r2, [pc, #40]	@ (800522c <prvCheckTasksWaitingTermination+0x58>)
 8005204:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005206:	f000 ff51 	bl	80060ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f810 	bl	8005230 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005210:	4b06      	ldr	r3, [pc, #24]	@ (800522c <prvCheckTasksWaitingTermination+0x58>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1e1      	bne.n	80051dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000df0 	.word	0x20000df0
 8005228:	20000e1c 	.word	0x20000e1c
 800522c:	20000e04 	.word	0x20000e04

08005230 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3354      	adds	r3, #84	@ 0x54
 800523c:	4618      	mov	r0, r3
 800523e:	f001 fb43 	bl	80068c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005248:	2b00      	cmp	r3, #0
 800524a:	d108      	bne.n	800525e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005250:	4618      	mov	r0, r3
 8005252:	f001 f8e9 	bl	8006428 <vPortFree>
				vPortFree( pxTCB );
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f001 f8e6 	bl	8006428 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800525c:	e019      	b.n	8005292 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005264:	2b01      	cmp	r3, #1
 8005266:	d103      	bne.n	8005270 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f001 f8dd 	bl	8006428 <vPortFree>
	}
 800526e:	e010      	b.n	8005292 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005276:	2b02      	cmp	r3, #2
 8005278:	d00b      	beq.n	8005292 <prvDeleteTCB+0x62>
	__asm volatile
 800527a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	60fb      	str	r3, [r7, #12]
}
 800528c:	bf00      	nop
 800528e:	bf00      	nop
 8005290:	e7fd      	b.n	800528e <prvDeleteTCB+0x5e>
	}
 8005292:	bf00      	nop
 8005294:	3710      	adds	r7, #16
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052a2:	4b0c      	ldr	r3, [pc, #48]	@ (80052d4 <prvResetNextTaskUnblockTime+0x38>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d104      	bne.n	80052b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80052ac:	4b0a      	ldr	r3, [pc, #40]	@ (80052d8 <prvResetNextTaskUnblockTime+0x3c>)
 80052ae:	f04f 32ff 	mov.w	r2, #4294967295
 80052b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80052b4:	e008      	b.n	80052c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052b6:	4b07      	ldr	r3, [pc, #28]	@ (80052d4 <prvResetNextTaskUnblockTime+0x38>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a04      	ldr	r2, [pc, #16]	@ (80052d8 <prvResetNextTaskUnblockTime+0x3c>)
 80052c6:	6013      	str	r3, [r2, #0]
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	20000dd4 	.word	0x20000dd4
 80052d8:	20000e3c 	.word	0x20000e3c

080052dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80052e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005310 <xTaskGetSchedulerState+0x34>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d102      	bne.n	80052f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80052ea:	2301      	movs	r3, #1
 80052ec:	607b      	str	r3, [r7, #4]
 80052ee:	e008      	b.n	8005302 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052f0:	4b08      	ldr	r3, [pc, #32]	@ (8005314 <xTaskGetSchedulerState+0x38>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80052f8:	2302      	movs	r3, #2
 80052fa:	607b      	str	r3, [r7, #4]
 80052fc:	e001      	b.n	8005302 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80052fe:	2300      	movs	r3, #0
 8005300:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005302:	687b      	ldr	r3, [r7, #4]
	}
 8005304:	4618      	mov	r0, r3
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr
 8005310:	20000e28 	.word	0x20000e28
 8005314:	20000e44 	.word	0x20000e44

08005318 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005324:	2300      	movs	r3, #0
 8005326:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d058      	beq.n	80053e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800532e:	4b2f      	ldr	r3, [pc, #188]	@ (80053ec <xTaskPriorityDisinherit+0xd4>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	429a      	cmp	r2, r3
 8005336:	d00b      	beq.n	8005350 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	60fb      	str	r3, [r7, #12]
}
 800534a:	bf00      	nop
 800534c:	bf00      	nop
 800534e:	e7fd      	b.n	800534c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	60bb      	str	r3, [r7, #8]
}
 800536a:	bf00      	nop
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005374:	1e5a      	subs	r2, r3, #1
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005382:	429a      	cmp	r2, r3
 8005384:	d02c      	beq.n	80053e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800538a:	2b00      	cmp	r3, #0
 800538c:	d128      	bne.n	80053e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	3304      	adds	r3, #4
 8005392:	4618      	mov	r0, r3
 8005394:	f7fe fc5c 	bl	8003c50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b0:	4b0f      	ldr	r3, [pc, #60]	@ (80053f0 <xTaskPriorityDisinherit+0xd8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d903      	bls.n	80053c0 <xTaskPriorityDisinherit+0xa8>
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053bc:	4a0c      	ldr	r2, [pc, #48]	@ (80053f0 <xTaskPriorityDisinherit+0xd8>)
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c4:	4613      	mov	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4a09      	ldr	r2, [pc, #36]	@ (80053f4 <xTaskPriorityDisinherit+0xdc>)
 80053ce:	441a      	add	r2, r3
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4619      	mov	r1, r3
 80053d6:	4610      	mov	r0, r2
 80053d8:	f7fe fbdd 	bl	8003b96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80053dc:	2301      	movs	r3, #1
 80053de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80053e0:	697b      	ldr	r3, [r7, #20]
	}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	20000948 	.word	0x20000948
 80053f0:	20000e24 	.word	0x20000e24
 80053f4:	2000094c 	.word	0x2000094c

080053f8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b086      	sub	sp, #24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
 8005404:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8005406:	f000 fe1f 	bl	8006048 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800540a:	4b29      	ldr	r3, [pc, #164]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d01c      	beq.n	8005452 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005418:	4b25      	ldr	r3, [pc, #148]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	43d2      	mvns	r2, r2
 8005424:	400a      	ands	r2, r1
 8005426:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800542a:	4b21      	ldr	r3, [pc, #132]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800543a:	2101      	movs	r1, #1
 800543c:	6838      	ldr	r0, [r7, #0]
 800543e:	f000 f921 	bl	8005684 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005442:	4b1c      	ldr	r3, [pc, #112]	@ (80054b4 <xTaskNotifyWait+0xbc>)
 8005444:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005448:	601a      	str	r2, [r3, #0]
 800544a:	f3bf 8f4f 	dsb	sy
 800544e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005452:	f000 fe2b 	bl	80060ac <vPortExitCritical>

		taskENTER_CRITICAL();
 8005456:	f000 fdf7 	bl	8006048 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005460:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800546c:	4b10      	ldr	r3, [pc, #64]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d002      	beq.n	8005480 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800547a:	2300      	movs	r3, #0
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	e00a      	b.n	8005496 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005480:	4b0b      	ldr	r3, [pc, #44]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	43d2      	mvns	r2, r2
 800548c:	400a      	ands	r2, r1
 800548e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8005492:	2301      	movs	r3, #1
 8005494:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005496:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <xTaskNotifyWait+0xb8>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80054a0:	f000 fe04 	bl	80060ac <vPortExitCritical>

		return xReturn;
 80054a4:	697b      	ldr	r3, [r7, #20]
	}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000948 	.word	0x20000948
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08e      	sub	sp, #56	@ 0x38
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	4613      	mov	r3, r2
 80054c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80054c8:	2301      	movs	r3, #1
 80054ca:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10b      	bne.n	80054ea <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop
 80054e8:	e7fd      	b.n	80054e6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054ea:	f000 fe8d 	bl	8006208 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80054f2:	f3ef 8211 	mrs	r2, BASEPRI
 80054f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	623a      	str	r2, [r7, #32]
 8005508:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800550a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d004      	beq.n	800551e <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005516:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005524:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	2202      	movs	r2, #2
 800552c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8005530:	79fb      	ldrb	r3, [r7, #7]
 8005532:	2b04      	cmp	r3, #4
 8005534:	d82e      	bhi.n	8005594 <xTaskGenericNotifyFromISR+0xdc>
 8005536:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <xTaskGenericNotifyFromISR+0x84>)
 8005538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553c:	080055b9 	.word	0x080055b9
 8005540:	08005551 	.word	0x08005551
 8005544:	08005563 	.word	0x08005563
 8005548:	08005573 	.word	0x08005573
 800554c:	0800557d 	.word	0x0800557d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	431a      	orrs	r2, r3
 800555a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005560:	e02d      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005570:	e025      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800557a:	e020      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800557c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005580:	2b02      	cmp	r3, #2
 8005582:	d004      	beq.n	800558e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800558c:	e017      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800558e:	2300      	movs	r3, #0
 8005590:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8005592:	e014      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005596:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800559a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559e:	d00d      	beq.n	80055bc <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	61bb      	str	r3, [r7, #24]
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80055b8:	bf00      	nop
 80055ba:	e000      	b.n	80055be <xTaskGenericNotifyFromISR+0x106>
					break;
 80055bc:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80055be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d147      	bne.n	8005656 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80055c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00b      	beq.n	80055e6 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80055ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d2:	f383 8811 	msr	BASEPRI, r3
 80055d6:	f3bf 8f6f 	isb	sy
 80055da:	f3bf 8f4f 	dsb	sy
 80055de:	617b      	str	r3, [r7, #20]
}
 80055e0:	bf00      	nop
 80055e2:	bf00      	nop
 80055e4:	e7fd      	b.n	80055e2 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055e6:	4b21      	ldr	r3, [pc, #132]	@ (800566c <xTaskGenericNotifyFromISR+0x1b4>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d11d      	bne.n	800562a <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f0:	3304      	adds	r3, #4
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fb2c 	bl	8003c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fc:	4b1c      	ldr	r3, [pc, #112]	@ (8005670 <xTaskGenericNotifyFromISR+0x1b8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	429a      	cmp	r2, r3
 8005602:	d903      	bls.n	800560c <xTaskGenericNotifyFromISR+0x154>
 8005604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005608:	4a19      	ldr	r2, [pc, #100]	@ (8005670 <xTaskGenericNotifyFromISR+0x1b8>)
 800560a:	6013      	str	r3, [r2, #0]
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4a16      	ldr	r2, [pc, #88]	@ (8005674 <xTaskGenericNotifyFromISR+0x1bc>)
 800561a:	441a      	add	r2, r3
 800561c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561e:	3304      	adds	r3, #4
 8005620:	4619      	mov	r1, r3
 8005622:	4610      	mov	r0, r2
 8005624:	f7fe fab7 	bl	8003b96 <vListInsertEnd>
 8005628:	e005      	b.n	8005636 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562c:	3318      	adds	r3, #24
 800562e:	4619      	mov	r1, r3
 8005630:	4811      	ldr	r0, [pc, #68]	@ (8005678 <xTaskGenericNotifyFromISR+0x1c0>)
 8005632:	f7fe fab0 	bl	8003b96 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563a:	4b10      	ldr	r3, [pc, #64]	@ (800567c <xTaskGenericNotifyFromISR+0x1c4>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005640:	429a      	cmp	r2, r3
 8005642:	d908      	bls.n	8005656 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800564a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005650:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <xTaskGenericNotifyFromISR+0x1c8>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005658:	613b      	str	r3, [r7, #16]
	__asm volatile
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f383 8811 	msr	BASEPRI, r3
}
 8005660:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005664:	4618      	mov	r0, r3
 8005666:	3738      	adds	r7, #56	@ 0x38
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	20000e44 	.word	0x20000e44
 8005670:	20000e24 	.word	0x20000e24
 8005674:	2000094c 	.word	0x2000094c
 8005678:	20000ddc 	.word	0x20000ddc
 800567c:	20000948 	.word	0x20000948
 8005680:	20000e30 	.word	0x20000e30

08005684 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800568e:	4b21      	ldr	r3, [pc, #132]	@ (8005714 <prvAddCurrentTaskToDelayedList+0x90>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005694:	4b20      	ldr	r3, [pc, #128]	@ (8005718 <prvAddCurrentTaskToDelayedList+0x94>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3304      	adds	r3, #4
 800569a:	4618      	mov	r0, r3
 800569c:	f7fe fad8 	bl	8003c50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a6:	d10a      	bne.n	80056be <prvAddCurrentTaskToDelayedList+0x3a>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d007      	beq.n	80056be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056ae:	4b1a      	ldr	r3, [pc, #104]	@ (8005718 <prvAddCurrentTaskToDelayedList+0x94>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3304      	adds	r3, #4
 80056b4:	4619      	mov	r1, r3
 80056b6:	4819      	ldr	r0, [pc, #100]	@ (800571c <prvAddCurrentTaskToDelayedList+0x98>)
 80056b8:	f7fe fa6d 	bl	8003b96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056bc:	e026      	b.n	800570c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4413      	add	r3, r2
 80056c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056c6:	4b14      	ldr	r3, [pc, #80]	@ (8005718 <prvAddCurrentTaskToDelayedList+0x94>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d209      	bcs.n	80056ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056d6:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <prvAddCurrentTaskToDelayedList+0x9c>)
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	4b0f      	ldr	r3, [pc, #60]	@ (8005718 <prvAddCurrentTaskToDelayedList+0x94>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3304      	adds	r3, #4
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f7fe fa7b 	bl	8003bde <vListInsert>
}
 80056e8:	e010      	b.n	800570c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005724 <prvAddCurrentTaskToDelayedList+0xa0>)
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005718 <prvAddCurrentTaskToDelayedList+0x94>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3304      	adds	r3, #4
 80056f4:	4619      	mov	r1, r3
 80056f6:	4610      	mov	r0, r2
 80056f8:	f7fe fa71 	bl	8003bde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80056fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005728 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	429a      	cmp	r2, r3
 8005704:	d202      	bcs.n	800570c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005706:	4a08      	ldr	r2, [pc, #32]	@ (8005728 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	6013      	str	r3, [r2, #0]
}
 800570c:	bf00      	nop
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	20000e20 	.word	0x20000e20
 8005718:	20000948 	.word	0x20000948
 800571c:	20000e08 	.word	0x20000e08
 8005720:	20000dd8 	.word	0x20000dd8
 8005724:	20000dd4 	.word	0x20000dd4
 8005728:	20000e3c 	.word	0x20000e3c

0800572c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	@ 0x28
 8005730:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005736:	f000 fb13 	bl	8005d60 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800573a:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <xTimerCreateTimerTask+0x84>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d021      	beq.n	8005786 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005742:	2300      	movs	r3, #0
 8005744:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005746:	2300      	movs	r3, #0
 8005748:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800574a:	1d3a      	adds	r2, r7, #4
 800574c:	f107 0108 	add.w	r1, r7, #8
 8005750:	f107 030c 	add.w	r3, r7, #12
 8005754:	4618      	mov	r0, r3
 8005756:	f7fe f9d7 	bl	8003b08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	9202      	str	r2, [sp, #8]
 8005762:	9301      	str	r3, [sp, #4]
 8005764:	2302      	movs	r3, #2
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	2300      	movs	r3, #0
 800576a:	460a      	mov	r2, r1
 800576c:	4911      	ldr	r1, [pc, #68]	@ (80057b4 <xTimerCreateTimerTask+0x88>)
 800576e:	4812      	ldr	r0, [pc, #72]	@ (80057b8 <xTimerCreateTimerTask+0x8c>)
 8005770:	f7fe ff92 	bl	8004698 <xTaskCreateStatic>
 8005774:	4603      	mov	r3, r0
 8005776:	4a11      	ldr	r2, [pc, #68]	@ (80057bc <xTimerCreateTimerTask+0x90>)
 8005778:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800577a:	4b10      	ldr	r3, [pc, #64]	@ (80057bc <xTimerCreateTimerTask+0x90>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d001      	beq.n	8005786 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005782:	2301      	movs	r3, #1
 8005784:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10b      	bne.n	80057a4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	613b      	str	r3, [r7, #16]
}
 800579e:	bf00      	nop
 80057a0:	bf00      	nop
 80057a2:	e7fd      	b.n	80057a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80057a4:	697b      	ldr	r3, [r7, #20]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000e78 	.word	0x20000e78
 80057b4:	08007644 	.word	0x08007644
 80057b8:	080058f9 	.word	0x080058f9
 80057bc:	20000e7c 	.word	0x20000e7c

080057c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b08a      	sub	sp, #40	@ 0x28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80057ce:	2300      	movs	r3, #0
 80057d0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10b      	bne.n	80057f0 <xTimerGenericCommand+0x30>
	__asm volatile
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	623b      	str	r3, [r7, #32]
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	e7fd      	b.n	80057ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80057f0:	4b19      	ldr	r3, [pc, #100]	@ (8005858 <xTimerGenericCommand+0x98>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d02a      	beq.n	800584e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	2b05      	cmp	r3, #5
 8005808:	dc18      	bgt.n	800583c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800580a:	f7ff fd67 	bl	80052dc <xTaskGetSchedulerState>
 800580e:	4603      	mov	r3, r0
 8005810:	2b02      	cmp	r3, #2
 8005812:	d109      	bne.n	8005828 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005814:	4b10      	ldr	r3, [pc, #64]	@ (8005858 <xTimerGenericCommand+0x98>)
 8005816:	6818      	ldr	r0, [r3, #0]
 8005818:	f107 0110 	add.w	r1, r7, #16
 800581c:	2300      	movs	r3, #0
 800581e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005820:	f7fe fb4a 	bl	8003eb8 <xQueueGenericSend>
 8005824:	6278      	str	r0, [r7, #36]	@ 0x24
 8005826:	e012      	b.n	800584e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005828:	4b0b      	ldr	r3, [pc, #44]	@ (8005858 <xTimerGenericCommand+0x98>)
 800582a:	6818      	ldr	r0, [r3, #0]
 800582c:	f107 0110 	add.w	r1, r7, #16
 8005830:	2300      	movs	r3, #0
 8005832:	2200      	movs	r2, #0
 8005834:	f7fe fb40 	bl	8003eb8 <xQueueGenericSend>
 8005838:	6278      	str	r0, [r7, #36]	@ 0x24
 800583a:	e008      	b.n	800584e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800583c:	4b06      	ldr	r3, [pc, #24]	@ (8005858 <xTimerGenericCommand+0x98>)
 800583e:	6818      	ldr	r0, [r3, #0]
 8005840:	f107 0110 	add.w	r1, r7, #16
 8005844:	2300      	movs	r3, #0
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	f7fe fc38 	bl	80040bc <xQueueGenericSendFromISR>
 800584c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005850:	4618      	mov	r0, r3
 8005852:	3728      	adds	r7, #40	@ 0x28
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	20000e78 	.word	0x20000e78

0800585c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b088      	sub	sp, #32
 8005860:	af02      	add	r7, sp, #8
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005866:	4b23      	ldr	r3, [pc, #140]	@ (80058f4 <prvProcessExpiredTimer+0x98>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	3304      	adds	r3, #4
 8005874:	4618      	mov	r0, r3
 8005876:	f7fe f9eb 	bl	8003c50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005880:	f003 0304 	and.w	r3, r3, #4
 8005884:	2b00      	cmp	r3, #0
 8005886:	d023      	beq.n	80058d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	699a      	ldr	r2, [r3, #24]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	18d1      	adds	r1, r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	6978      	ldr	r0, [r7, #20]
 8005896:	f000 f8d5 	bl	8005a44 <prvInsertTimerInActiveList>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d020      	beq.n	80058e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80058a0:	2300      	movs	r3, #0
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	2300      	movs	r3, #0
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	2100      	movs	r1, #0
 80058aa:	6978      	ldr	r0, [r7, #20]
 80058ac:	f7ff ff88 	bl	80057c0 <xTimerGenericCommand>
 80058b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d114      	bne.n	80058e2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058bc:	f383 8811 	msr	BASEPRI, r3
 80058c0:	f3bf 8f6f 	isb	sy
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	60fb      	str	r3, [r7, #12]
}
 80058ca:	bf00      	nop
 80058cc:	bf00      	nop
 80058ce:	e7fd      	b.n	80058cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058d6:	f023 0301 	bic.w	r3, r3, #1
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	6978      	ldr	r0, [r7, #20]
 80058e8:	4798      	blx	r3
}
 80058ea:	bf00      	nop
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000e70 	.word	0x20000e70

080058f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005900:	f107 0308 	add.w	r3, r7, #8
 8005904:	4618      	mov	r0, r3
 8005906:	f000 f859 	bl	80059bc <prvGetNextExpireTime>
 800590a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4619      	mov	r1, r3
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 f805 	bl	8005920 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005916:	f000 f8d7 	bl	8005ac8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800591a:	bf00      	nop
 800591c:	e7f0      	b.n	8005900 <prvTimerTask+0x8>
	...

08005920 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800592a:	f7ff f8e3 	bl	8004af4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800592e:	f107 0308 	add.w	r3, r7, #8
 8005932:	4618      	mov	r0, r3
 8005934:	f000 f866 	bl	8005a04 <prvSampleTimeNow>
 8005938:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d130      	bne.n	80059a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10a      	bne.n	800595c <prvProcessTimerOrBlockTask+0x3c>
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	429a      	cmp	r2, r3
 800594c:	d806      	bhi.n	800595c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800594e:	f7ff f8df 	bl	8004b10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005952:	68f9      	ldr	r1, [r7, #12]
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7ff ff81 	bl	800585c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800595a:	e024      	b.n	80059a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d008      	beq.n	8005974 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005962:	4b13      	ldr	r3, [pc, #76]	@ (80059b0 <prvProcessTimerOrBlockTask+0x90>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <prvProcessTimerOrBlockTask+0x50>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <prvProcessTimerOrBlockTask+0x52>
 8005970:	2300      	movs	r3, #0
 8005972:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005974:	4b0f      	ldr	r3, [pc, #60]	@ (80059b4 <prvProcessTimerOrBlockTask+0x94>)
 8005976:	6818      	ldr	r0, [r3, #0]
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	683a      	ldr	r2, [r7, #0]
 8005980:	4619      	mov	r1, r3
 8005982:	f7fe fe55 	bl	8004630 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005986:	f7ff f8c3 	bl	8004b10 <xTaskResumeAll>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005990:	4b09      	ldr	r3, [pc, #36]	@ (80059b8 <prvProcessTimerOrBlockTask+0x98>)
 8005992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	f3bf 8f6f 	isb	sy
}
 80059a0:	e001      	b.n	80059a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80059a2:	f7ff f8b5 	bl	8004b10 <xTaskResumeAll>
}
 80059a6:	bf00      	nop
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	20000e74 	.word	0x20000e74
 80059b4:	20000e78 	.word	0x20000e78
 80059b8:	e000ed04 	.word	0xe000ed04

080059bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80059bc:	b480      	push	{r7}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005a00 <prvGetNextExpireTime+0x44>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d101      	bne.n	80059d2 <prvGetNextExpireTime+0x16>
 80059ce:	2201      	movs	r2, #1
 80059d0:	e000      	b.n	80059d4 <prvGetNextExpireTime+0x18>
 80059d2:	2200      	movs	r2, #0
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d105      	bne.n	80059ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059e0:	4b07      	ldr	r3, [pc, #28]	@ (8005a00 <prvGetNextExpireTime+0x44>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60fb      	str	r3, [r7, #12]
 80059ea:	e001      	b.n	80059f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80059f0:	68fb      	ldr	r3, [r7, #12]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000e70 	.word	0x20000e70

08005a04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005a0c:	f7ff f91e 	bl	8004c4c <xTaskGetTickCount>
 8005a10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005a12:	4b0b      	ldr	r3, [pc, #44]	@ (8005a40 <prvSampleTimeNow+0x3c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d205      	bcs.n	8005a28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005a1c:	f000 f93a 	bl	8005c94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	e002      	b.n	8005a2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005a2e:	4a04      	ldr	r2, [pc, #16]	@ (8005a40 <prvSampleTimeNow+0x3c>)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005a34:	68fb      	ldr	r3, [r7, #12]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	20000e80 	.word	0x20000e80

08005a44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
 8005a50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005a52:	2300      	movs	r3, #0
 8005a54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d812      	bhi.n	8005a90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	1ad2      	subs	r2, r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d302      	bcc.n	8005a7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	617b      	str	r3, [r7, #20]
 8005a7c:	e01b      	b.n	8005ab6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005a7e:	4b10      	ldr	r3, [pc, #64]	@ (8005ac0 <prvInsertTimerInActiveList+0x7c>)
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3304      	adds	r3, #4
 8005a86:	4619      	mov	r1, r3
 8005a88:	4610      	mov	r0, r2
 8005a8a:	f7fe f8a8 	bl	8003bde <vListInsert>
 8005a8e:	e012      	b.n	8005ab6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d206      	bcs.n	8005aa6 <prvInsertTimerInActiveList+0x62>
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d302      	bcc.n	8005aa6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	617b      	str	r3, [r7, #20]
 8005aa4:	e007      	b.n	8005ab6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005aa6:	4b07      	ldr	r3, [pc, #28]	@ (8005ac4 <prvInsertTimerInActiveList+0x80>)
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	3304      	adds	r3, #4
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4610      	mov	r0, r2
 8005ab2:	f7fe f894 	bl	8003bde <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005ab6:	697b      	ldr	r3, [r7, #20]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3718      	adds	r7, #24
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20000e74 	.word	0x20000e74
 8005ac4:	20000e70 	.word	0x20000e70

08005ac8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b08e      	sub	sp, #56	@ 0x38
 8005acc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ace:	e0ce      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	da19      	bge.n	8005b0a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005ad6:	1d3b      	adds	r3, r7, #4
 8005ad8:	3304      	adds	r3, #4
 8005ada:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10b      	bne.n	8005afa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	61fb      	str	r3, [r7, #28]
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop
 8005af8:	e7fd      	b.n	8005af6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b00:	6850      	ldr	r0, [r2, #4]
 8005b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b04:	6892      	ldr	r2, [r2, #8]
 8005b06:	4611      	mov	r1, r2
 8005b08:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f2c0 80ae 	blt.w	8005c6e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d004      	beq.n	8005b28 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b20:	3304      	adds	r3, #4
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7fe f894 	bl	8003c50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b28:	463b      	mov	r3, r7
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7ff ff6a 	bl	8005a04 <prvSampleTimeNow>
 8005b30:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b09      	cmp	r3, #9
 8005b36:	f200 8097 	bhi.w	8005c68 <prvProcessReceivedCommands+0x1a0>
 8005b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b40 <prvProcessReceivedCommands+0x78>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005b69 	.word	0x08005b69
 8005b44:	08005b69 	.word	0x08005b69
 8005b48:	08005b69 	.word	0x08005b69
 8005b4c:	08005bdf 	.word	0x08005bdf
 8005b50:	08005bf3 	.word	0x08005bf3
 8005b54:	08005c3f 	.word	0x08005c3f
 8005b58:	08005b69 	.word	0x08005b69
 8005b5c:	08005b69 	.word	0x08005b69
 8005b60:	08005bdf 	.word	0x08005bdf
 8005b64:	08005bf3 	.word	0x08005bf3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b6e:	f043 0301 	orr.w	r3, r3, #1
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	18d1      	adds	r1, r2, r3
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b88:	f7ff ff5c 	bl	8005a44 <prvInsertTimerInActiveList>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d06c      	beq.n	8005c6c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ba0:	f003 0304 	and.w	r3, r3, #4
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d061      	beq.n	8005c6c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	441a      	add	r2, r3
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bba:	f7ff fe01 	bl	80057c0 <xTimerGenericCommand>
 8005bbe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d152      	bne.n	8005c6c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	61bb      	str	r3, [r7, #24]
}
 8005bd8:	bf00      	nop
 8005bda:	bf00      	nop
 8005bdc:	e7fd      	b.n	8005bda <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005be4:	f023 0301 	bic.w	r3, r3, #1
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005bf0:	e03d      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bf8:	f043 0301 	orr.w	r3, r3, #1
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c08:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10b      	bne.n	8005c2a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c16:	f383 8811 	msr	BASEPRI, r3
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	617b      	str	r3, [r7, #20]
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	e7fd      	b.n	8005c26 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	699a      	ldr	r2, [r3, #24]
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	18d1      	adds	r1, r2, r3
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c38:	f7ff ff04 	bl	8005a44 <prvInsertTimerInActiveList>
					break;
 8005c3c:	e017      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d103      	bne.n	8005c54 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005c4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c4e:	f000 fbeb 	bl	8006428 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005c52:	e00c      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005c66:	e002      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005c68:	bf00      	nop
 8005c6a:	e000      	b.n	8005c6e <prvProcessReceivedCommands+0x1a6>
					break;
 8005c6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c6e:	4b08      	ldr	r3, [pc, #32]	@ (8005c90 <prvProcessReceivedCommands+0x1c8>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	1d39      	adds	r1, r7, #4
 8005c74:	2200      	movs	r2, #0
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fe fabe 	bl	80041f8 <xQueueReceive>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f47f af26 	bne.w	8005ad0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop
 8005c88:	3730      	adds	r7, #48	@ 0x30
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	20000e78 	.word	0x20000e78

08005c94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005c9a:	e049      	b.n	8005d30 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fd ffcb 	bl	8003c50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d02f      	beq.n	8005d30 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	699b      	ldr	r3, [r3, #24]
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d90e      	bls.n	8005d00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005cee:	4b1a      	ldr	r3, [pc, #104]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4610      	mov	r0, r2
 8005cfa:	f7fd ff70 	bl	8003bde <vListInsert>
 8005cfe:	e017      	b.n	8005d30 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d00:	2300      	movs	r3, #0
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	2300      	movs	r3, #0
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	2100      	movs	r1, #0
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f7ff fd58 	bl	80057c0 <xTimerGenericCommand>
 8005d10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10b      	bne.n	8005d30 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	603b      	str	r3, [r7, #0]
}
 8005d2a:	bf00      	nop
 8005d2c:	bf00      	nop
 8005d2e:	e7fd      	b.n	8005d2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d30:	4b09      	ldr	r3, [pc, #36]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1b0      	bne.n	8005c9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005d3a:	4b07      	ldr	r3, [pc, #28]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005d40:	4b06      	ldr	r3, [pc, #24]	@ (8005d5c <prvSwitchTimerLists+0xc8>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a04      	ldr	r2, [pc, #16]	@ (8005d58 <prvSwitchTimerLists+0xc4>)
 8005d46:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005d48:	4a04      	ldr	r2, [pc, #16]	@ (8005d5c <prvSwitchTimerLists+0xc8>)
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	6013      	str	r3, [r2, #0]
}
 8005d4e:	bf00      	nop
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20000e70 	.word	0x20000e70
 8005d5c:	20000e74 	.word	0x20000e74

08005d60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005d66:	f000 f96f 	bl	8006048 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005d6a:	4b15      	ldr	r3, [pc, #84]	@ (8005dc0 <prvCheckForValidListAndQueue+0x60>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d120      	bne.n	8005db4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005d72:	4814      	ldr	r0, [pc, #80]	@ (8005dc4 <prvCheckForValidListAndQueue+0x64>)
 8005d74:	f7fd fee2 	bl	8003b3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005d78:	4813      	ldr	r0, [pc, #76]	@ (8005dc8 <prvCheckForValidListAndQueue+0x68>)
 8005d7a:	f7fd fedf 	bl	8003b3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005d7e:	4b13      	ldr	r3, [pc, #76]	@ (8005dcc <prvCheckForValidListAndQueue+0x6c>)
 8005d80:	4a10      	ldr	r2, [pc, #64]	@ (8005dc4 <prvCheckForValidListAndQueue+0x64>)
 8005d82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005d84:	4b12      	ldr	r3, [pc, #72]	@ (8005dd0 <prvCheckForValidListAndQueue+0x70>)
 8005d86:	4a10      	ldr	r2, [pc, #64]	@ (8005dc8 <prvCheckForValidListAndQueue+0x68>)
 8005d88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	4b11      	ldr	r3, [pc, #68]	@ (8005dd4 <prvCheckForValidListAndQueue+0x74>)
 8005d90:	4a11      	ldr	r2, [pc, #68]	@ (8005dd8 <prvCheckForValidListAndQueue+0x78>)
 8005d92:	2110      	movs	r1, #16
 8005d94:	200a      	movs	r0, #10
 8005d96:	f7fd ffef 	bl	8003d78 <xQueueGenericCreateStatic>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	4a08      	ldr	r2, [pc, #32]	@ (8005dc0 <prvCheckForValidListAndQueue+0x60>)
 8005d9e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005da0:	4b07      	ldr	r3, [pc, #28]	@ (8005dc0 <prvCheckForValidListAndQueue+0x60>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d005      	beq.n	8005db4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005da8:	4b05      	ldr	r3, [pc, #20]	@ (8005dc0 <prvCheckForValidListAndQueue+0x60>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	490b      	ldr	r1, [pc, #44]	@ (8005ddc <prvCheckForValidListAndQueue+0x7c>)
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fe fc14 	bl	80045dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005db4:	f000 f97a 	bl	80060ac <vPortExitCritical>
}
 8005db8:	bf00      	nop
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20000e78 	.word	0x20000e78
 8005dc4:	20000e48 	.word	0x20000e48
 8005dc8:	20000e5c 	.word	0x20000e5c
 8005dcc:	20000e70 	.word	0x20000e70
 8005dd0:	20000e74 	.word	0x20000e74
 8005dd4:	20000f24 	.word	0x20000f24
 8005dd8:	20000e84 	.word	0x20000e84
 8005ddc:	0800764c 	.word	0x0800764c

08005de0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3b04      	subs	r3, #4
 8005df0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005df8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	3b04      	subs	r3, #4
 8005dfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f023 0201 	bic.w	r2, r3, #1
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3b04      	subs	r3, #4
 8005e0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e10:	4a0c      	ldr	r2, [pc, #48]	@ (8005e44 <pxPortInitialiseStack+0x64>)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	3b14      	subs	r3, #20
 8005e1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	3b04      	subs	r3, #4
 8005e26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f06f 0202 	mvn.w	r2, #2
 8005e2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	3b20      	subs	r3, #32
 8005e34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005e36:	68fb      	ldr	r3, [r7, #12]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3714      	adds	r7, #20
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	08005e49 	.word	0x08005e49

08005e48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e52:	4b13      	ldr	r3, [pc, #76]	@ (8005ea0 <prvTaskExitError+0x58>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5a:	d00b      	beq.n	8005e74 <prvTaskExitError+0x2c>
	__asm volatile
 8005e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e60:	f383 8811 	msr	BASEPRI, r3
 8005e64:	f3bf 8f6f 	isb	sy
 8005e68:	f3bf 8f4f 	dsb	sy
 8005e6c:	60fb      	str	r3, [r7, #12]
}
 8005e6e:	bf00      	nop
 8005e70:	bf00      	nop
 8005e72:	e7fd      	b.n	8005e70 <prvTaskExitError+0x28>
	__asm volatile
 8005e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e78:	f383 8811 	msr	BASEPRI, r3
 8005e7c:	f3bf 8f6f 	isb	sy
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	60bb      	str	r3, [r7, #8]
}
 8005e86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005e88:	bf00      	nop
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d0fc      	beq.n	8005e8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e90:	bf00      	nop
 8005e92:	bf00      	nop
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	2000000c 	.word	0x2000000c
	...

08005eb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005eb0:	4b07      	ldr	r3, [pc, #28]	@ (8005ed0 <pxCurrentTCBConst2>)
 8005eb2:	6819      	ldr	r1, [r3, #0]
 8005eb4:	6808      	ldr	r0, [r1, #0]
 8005eb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eba:	f380 8809 	msr	PSP, r0
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f04f 0000 	mov.w	r0, #0
 8005ec6:	f380 8811 	msr	BASEPRI, r0
 8005eca:	4770      	bx	lr
 8005ecc:	f3af 8000 	nop.w

08005ed0 <pxCurrentTCBConst2>:
 8005ed0:	20000948 	.word	0x20000948
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ed4:	bf00      	nop
 8005ed6:	bf00      	nop

08005ed8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005ed8:	4808      	ldr	r0, [pc, #32]	@ (8005efc <prvPortStartFirstTask+0x24>)
 8005eda:	6800      	ldr	r0, [r0, #0]
 8005edc:	6800      	ldr	r0, [r0, #0]
 8005ede:	f380 8808 	msr	MSP, r0
 8005ee2:	f04f 0000 	mov.w	r0, #0
 8005ee6:	f380 8814 	msr	CONTROL, r0
 8005eea:	b662      	cpsie	i
 8005eec:	b661      	cpsie	f
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	df00      	svc	0
 8005ef8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005efa:	bf00      	nop
 8005efc:	e000ed08 	.word	0xe000ed08

08005f00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005f06:	4b47      	ldr	r3, [pc, #284]	@ (8006024 <xPortStartScheduler+0x124>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a47      	ldr	r2, [pc, #284]	@ (8006028 <xPortStartScheduler+0x128>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d10b      	bne.n	8005f28 <xPortStartScheduler+0x28>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	60fb      	str	r3, [r7, #12]
}
 8005f22:	bf00      	nop
 8005f24:	bf00      	nop
 8005f26:	e7fd      	b.n	8005f24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005f28:	4b3e      	ldr	r3, [pc, #248]	@ (8006024 <xPortStartScheduler+0x124>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a3f      	ldr	r2, [pc, #252]	@ (800602c <xPortStartScheduler+0x12c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d10b      	bne.n	8005f4a <xPortStartScheduler+0x4a>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f36:	f383 8811 	msr	BASEPRI, r3
 8005f3a:	f3bf 8f6f 	isb	sy
 8005f3e:	f3bf 8f4f 	dsb	sy
 8005f42:	613b      	str	r3, [r7, #16]
}
 8005f44:	bf00      	nop
 8005f46:	bf00      	nop
 8005f48:	e7fd      	b.n	8005f46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f4a:	4b39      	ldr	r3, [pc, #228]	@ (8006030 <xPortStartScheduler+0x130>)
 8005f4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	22ff      	movs	r2, #255	@ 0xff
 8005f5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005f64:	78fb      	ldrb	r3, [r7, #3]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005f6c:	b2da      	uxtb	r2, r3
 8005f6e:	4b31      	ldr	r3, [pc, #196]	@ (8006034 <xPortStartScheduler+0x134>)
 8005f70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005f72:	4b31      	ldr	r3, [pc, #196]	@ (8006038 <xPortStartScheduler+0x138>)
 8005f74:	2207      	movs	r2, #7
 8005f76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f78:	e009      	b.n	8005f8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8006038 <xPortStartScheduler+0x138>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	4a2d      	ldr	r2, [pc, #180]	@ (8006038 <xPortStartScheduler+0x138>)
 8005f82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f84:	78fb      	ldrb	r3, [r7, #3]
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	005b      	lsls	r3, r3, #1
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f8e:	78fb      	ldrb	r3, [r7, #3]
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f96:	2b80      	cmp	r3, #128	@ 0x80
 8005f98:	d0ef      	beq.n	8005f7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005f9a:	4b27      	ldr	r3, [pc, #156]	@ (8006038 <xPortStartScheduler+0x138>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f1c3 0307 	rsb	r3, r3, #7
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	d00b      	beq.n	8005fbe <xPortStartScheduler+0xbe>
	__asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005faa:	f383 8811 	msr	BASEPRI, r3
 8005fae:	f3bf 8f6f 	isb	sy
 8005fb2:	f3bf 8f4f 	dsb	sy
 8005fb6:	60bb      	str	r3, [r7, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	bf00      	nop
 8005fbc:	e7fd      	b.n	8005fba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8006038 <xPortStartScheduler+0x138>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8006038 <xPortStartScheduler+0x138>)
 8005fc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8006038 <xPortStartScheduler+0x138>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fd0:	4a19      	ldr	r2, [pc, #100]	@ (8006038 <xPortStartScheduler+0x138>)
 8005fd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005fdc:	4b17      	ldr	r3, [pc, #92]	@ (800603c <xPortStartScheduler+0x13c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a16      	ldr	r2, [pc, #88]	@ (800603c <xPortStartScheduler+0x13c>)
 8005fe2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005fe6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005fe8:	4b14      	ldr	r3, [pc, #80]	@ (800603c <xPortStartScheduler+0x13c>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a13      	ldr	r2, [pc, #76]	@ (800603c <xPortStartScheduler+0x13c>)
 8005fee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005ff2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ff4:	f000 f8da 	bl	80061ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ff8:	4b11      	ldr	r3, [pc, #68]	@ (8006040 <xPortStartScheduler+0x140>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005ffe:	f000 f8f9 	bl	80061f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006002:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <xPortStartScheduler+0x144>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a0f      	ldr	r2, [pc, #60]	@ (8006044 <xPortStartScheduler+0x144>)
 8006008:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800600c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800600e:	f7ff ff63 	bl	8005ed8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006012:	f7fe fee5 	bl	8004de0 <vTaskSwitchContext>
	prvTaskExitError();
 8006016:	f7ff ff17 	bl	8005e48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3718      	adds	r7, #24
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	e000ed00 	.word	0xe000ed00
 8006028:	410fc271 	.word	0x410fc271
 800602c:	410fc270 	.word	0x410fc270
 8006030:	e000e400 	.word	0xe000e400
 8006034:	20000f74 	.word	0x20000f74
 8006038:	20000f78 	.word	0x20000f78
 800603c:	e000ed20 	.word	0xe000ed20
 8006040:	2000000c 	.word	0x2000000c
 8006044:	e000ef34 	.word	0xe000ef34

08006048 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	607b      	str	r3, [r7, #4]
}
 8006060:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006062:	4b10      	ldr	r3, [pc, #64]	@ (80060a4 <vPortEnterCritical+0x5c>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3301      	adds	r3, #1
 8006068:	4a0e      	ldr	r2, [pc, #56]	@ (80060a4 <vPortEnterCritical+0x5c>)
 800606a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800606c:	4b0d      	ldr	r3, [pc, #52]	@ (80060a4 <vPortEnterCritical+0x5c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d110      	bne.n	8006096 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006074:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <vPortEnterCritical+0x60>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00b      	beq.n	8006096 <vPortEnterCritical+0x4e>
	__asm volatile
 800607e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006082:	f383 8811 	msr	BASEPRI, r3
 8006086:	f3bf 8f6f 	isb	sy
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	603b      	str	r3, [r7, #0]
}
 8006090:	bf00      	nop
 8006092:	bf00      	nop
 8006094:	e7fd      	b.n	8006092 <vPortEnterCritical+0x4a>
	}
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	2000000c 	.word	0x2000000c
 80060a8:	e000ed04 	.word	0xe000ed04

080060ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80060b2:	4b12      	ldr	r3, [pc, #72]	@ (80060fc <vPortExitCritical+0x50>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10b      	bne.n	80060d2 <vPortExitCritical+0x26>
	__asm volatile
 80060ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060be:	f383 8811 	msr	BASEPRI, r3
 80060c2:	f3bf 8f6f 	isb	sy
 80060c6:	f3bf 8f4f 	dsb	sy
 80060ca:	607b      	str	r3, [r7, #4]
}
 80060cc:	bf00      	nop
 80060ce:	bf00      	nop
 80060d0:	e7fd      	b.n	80060ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80060d2:	4b0a      	ldr	r3, [pc, #40]	@ (80060fc <vPortExitCritical+0x50>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	3b01      	subs	r3, #1
 80060d8:	4a08      	ldr	r2, [pc, #32]	@ (80060fc <vPortExitCritical+0x50>)
 80060da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80060dc:	4b07      	ldr	r3, [pc, #28]	@ (80060fc <vPortExitCritical+0x50>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d105      	bne.n	80060f0 <vPortExitCritical+0x44>
 80060e4:	2300      	movs	r3, #0
 80060e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	f383 8811 	msr	BASEPRI, r3
}
 80060ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	2000000c 	.word	0x2000000c

08006100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006100:	f3ef 8009 	mrs	r0, PSP
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	4b15      	ldr	r3, [pc, #84]	@ (8006160 <pxCurrentTCBConst>)
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	f01e 0f10 	tst.w	lr, #16
 8006110:	bf08      	it	eq
 8006112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611a:	6010      	str	r0, [r2, #0]
 800611c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006120:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006124:	f380 8811 	msr	BASEPRI, r0
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f7fe fe56 	bl	8004de0 <vTaskSwitchContext>
 8006134:	f04f 0000 	mov.w	r0, #0
 8006138:	f380 8811 	msr	BASEPRI, r0
 800613c:	bc09      	pop	{r0, r3}
 800613e:	6819      	ldr	r1, [r3, #0]
 8006140:	6808      	ldr	r0, [r1, #0]
 8006142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006146:	f01e 0f10 	tst.w	lr, #16
 800614a:	bf08      	it	eq
 800614c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006150:	f380 8809 	msr	PSP, r0
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	f3af 8000 	nop.w

08006160 <pxCurrentTCBConst>:
 8006160:	20000948 	.word	0x20000948
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop

08006168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
	__asm volatile
 800616e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006172:	f383 8811 	msr	BASEPRI, r3
 8006176:	f3bf 8f6f 	isb	sy
 800617a:	f3bf 8f4f 	dsb	sy
 800617e:	607b      	str	r3, [r7, #4]
}
 8006180:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006182:	f7fe fd73 	bl	8004c6c <xTaskIncrementTick>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d003      	beq.n	8006194 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800618c:	4b06      	ldr	r3, [pc, #24]	@ (80061a8 <xPortSysTickHandler+0x40>)
 800618e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006192:	601a      	str	r2, [r3, #0]
 8006194:	2300      	movs	r3, #0
 8006196:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	f383 8811 	msr	BASEPRI, r3
}
 800619e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80061a0:	bf00      	nop
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	e000ed04 	.word	0xe000ed04

080061ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80061b0:	4b0b      	ldr	r3, [pc, #44]	@ (80061e0 <vPortSetupTimerInterrupt+0x34>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80061b6:	4b0b      	ldr	r3, [pc, #44]	@ (80061e4 <vPortSetupTimerInterrupt+0x38>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80061bc:	4b0a      	ldr	r3, [pc, #40]	@ (80061e8 <vPortSetupTimerInterrupt+0x3c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a0a      	ldr	r2, [pc, #40]	@ (80061ec <vPortSetupTimerInterrupt+0x40>)
 80061c2:	fba2 2303 	umull	r2, r3, r2, r3
 80061c6:	099b      	lsrs	r3, r3, #6
 80061c8:	4a09      	ldr	r2, [pc, #36]	@ (80061f0 <vPortSetupTimerInterrupt+0x44>)
 80061ca:	3b01      	subs	r3, #1
 80061cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80061ce:	4b04      	ldr	r3, [pc, #16]	@ (80061e0 <vPortSetupTimerInterrupt+0x34>)
 80061d0:	2207      	movs	r2, #7
 80061d2:	601a      	str	r2, [r3, #0]
}
 80061d4:	bf00      	nop
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	e000e010 	.word	0xe000e010
 80061e4:	e000e018 	.word	0xe000e018
 80061e8:	20000000 	.word	0x20000000
 80061ec:	10624dd3 	.word	0x10624dd3
 80061f0:	e000e014 	.word	0xe000e014

080061f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80061f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006204 <vPortEnableVFP+0x10>
 80061f8:	6801      	ldr	r1, [r0, #0]
 80061fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80061fe:	6001      	str	r1, [r0, #0]
 8006200:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006202:	bf00      	nop
 8006204:	e000ed88 	.word	0xe000ed88

08006208 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800620e:	f3ef 8305 	mrs	r3, IPSR
 8006212:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2b0f      	cmp	r3, #15
 8006218:	d915      	bls.n	8006246 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800621a:	4a18      	ldr	r2, [pc, #96]	@ (800627c <vPortValidateInterruptPriority+0x74>)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4413      	add	r3, r2
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006224:	4b16      	ldr	r3, [pc, #88]	@ (8006280 <vPortValidateInterruptPriority+0x78>)
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	7afa      	ldrb	r2, [r7, #11]
 800622a:	429a      	cmp	r2, r3
 800622c:	d20b      	bcs.n	8006246 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	607b      	str	r3, [r7, #4]
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	e7fd      	b.n	8006242 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006246:	4b0f      	ldr	r3, [pc, #60]	@ (8006284 <vPortValidateInterruptPriority+0x7c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800624e:	4b0e      	ldr	r3, [pc, #56]	@ (8006288 <vPortValidateInterruptPriority+0x80>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	429a      	cmp	r2, r3
 8006254:	d90b      	bls.n	800626e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625a:	f383 8811 	msr	BASEPRI, r3
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f3bf 8f4f 	dsb	sy
 8006266:	603b      	str	r3, [r7, #0]
}
 8006268:	bf00      	nop
 800626a:	bf00      	nop
 800626c:	e7fd      	b.n	800626a <vPortValidateInterruptPriority+0x62>
	}
 800626e:	bf00      	nop
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	e000e3f0 	.word	0xe000e3f0
 8006280:	20000f74 	.word	0x20000f74
 8006284:	e000ed0c 	.word	0xe000ed0c
 8006288:	20000f78 	.word	0x20000f78

0800628c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b08a      	sub	sp, #40	@ 0x28
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006294:	2300      	movs	r3, #0
 8006296:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006298:	f7fe fc2c 	bl	8004af4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800629c:	4b5c      	ldr	r3, [pc, #368]	@ (8006410 <pvPortMalloc+0x184>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80062a4:	f000 f924 	bl	80064f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80062a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006414 <pvPortMalloc+0x188>)
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4013      	ands	r3, r2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f040 8095 	bne.w	80063e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d01e      	beq.n	80062fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80062bc:	2208      	movs	r2, #8
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4413      	add	r3, r2
 80062c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d015      	beq.n	80062fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f023 0307 	bic.w	r3, r3, #7
 80062d4:	3308      	adds	r3, #8
 80062d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00b      	beq.n	80062fa <pvPortMalloc+0x6e>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	617b      	str	r3, [r7, #20]
}
 80062f4:	bf00      	nop
 80062f6:	bf00      	nop
 80062f8:	e7fd      	b.n	80062f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d06f      	beq.n	80063e0 <pvPortMalloc+0x154>
 8006300:	4b45      	ldr	r3, [pc, #276]	@ (8006418 <pvPortMalloc+0x18c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	429a      	cmp	r2, r3
 8006308:	d86a      	bhi.n	80063e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800630a:	4b44      	ldr	r3, [pc, #272]	@ (800641c <pvPortMalloc+0x190>)
 800630c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800630e:	4b43      	ldr	r3, [pc, #268]	@ (800641c <pvPortMalloc+0x190>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006314:	e004      	b.n	8006320 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	429a      	cmp	r2, r3
 8006328:	d903      	bls.n	8006332 <pvPortMalloc+0xa6>
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1f1      	bne.n	8006316 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006332:	4b37      	ldr	r3, [pc, #220]	@ (8006410 <pvPortMalloc+0x184>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006338:	429a      	cmp	r2, r3
 800633a:	d051      	beq.n	80063e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800633c:	6a3b      	ldr	r3, [r7, #32]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2208      	movs	r2, #8
 8006342:	4413      	add	r3, r2
 8006344:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	1ad2      	subs	r2, r2, r3
 8006356:	2308      	movs	r3, #8
 8006358:	005b      	lsls	r3, r3, #1
 800635a:	429a      	cmp	r2, r3
 800635c:	d920      	bls.n	80063a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800635e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4413      	add	r3, r2
 8006364:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	f003 0307 	and.w	r3, r3, #7
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00b      	beq.n	8006388 <pvPortMalloc+0xfc>
	__asm volatile
 8006370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006374:	f383 8811 	msr	BASEPRI, r3
 8006378:	f3bf 8f6f 	isb	sy
 800637c:	f3bf 8f4f 	dsb	sy
 8006380:	613b      	str	r3, [r7, #16]
}
 8006382:	bf00      	nop
 8006384:	bf00      	nop
 8006386:	e7fd      	b.n	8006384 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	1ad2      	subs	r2, r2, r3
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800639a:	69b8      	ldr	r0, [r7, #24]
 800639c:	f000 f90a 	bl	80065b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80063a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006418 <pvPortMalloc+0x18c>)
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006418 <pvPortMalloc+0x18c>)
 80063ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80063ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006418 <pvPortMalloc+0x18c>)
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006420 <pvPortMalloc+0x194>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d203      	bcs.n	80063c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80063ba:	4b17      	ldr	r3, [pc, #92]	@ (8006418 <pvPortMalloc+0x18c>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a18      	ldr	r2, [pc, #96]	@ (8006420 <pvPortMalloc+0x194>)
 80063c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80063c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	4b13      	ldr	r3, [pc, #76]	@ (8006414 <pvPortMalloc+0x188>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80063d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d2:	2200      	movs	r2, #0
 80063d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80063d6:	4b13      	ldr	r3, [pc, #76]	@ (8006424 <pvPortMalloc+0x198>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3301      	adds	r3, #1
 80063dc:	4a11      	ldr	r2, [pc, #68]	@ (8006424 <pvPortMalloc+0x198>)
 80063de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80063e0:	f7fe fb96 	bl	8004b10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	f003 0307 	and.w	r3, r3, #7
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00b      	beq.n	8006406 <pvPortMalloc+0x17a>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	60fb      	str	r3, [r7, #12]
}
 8006400:	bf00      	nop
 8006402:	bf00      	nop
 8006404:	e7fd      	b.n	8006402 <pvPortMalloc+0x176>
	return pvReturn;
 8006406:	69fb      	ldr	r3, [r7, #28]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3728      	adds	r7, #40	@ 0x28
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	20004b84 	.word	0x20004b84
 8006414:	20004b98 	.word	0x20004b98
 8006418:	20004b88 	.word	0x20004b88
 800641c:	20004b7c 	.word	0x20004b7c
 8006420:	20004b8c 	.word	0x20004b8c
 8006424:	20004b90 	.word	0x20004b90

08006428 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d04f      	beq.n	80064da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800643a:	2308      	movs	r3, #8
 800643c:	425b      	negs	r3, r3
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	4413      	add	r3, r2
 8006442:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	4b25      	ldr	r3, [pc, #148]	@ (80064e4 <vPortFree+0xbc>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4013      	ands	r3, r2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <vPortFree+0x46>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	60fb      	str	r3, [r7, #12]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00b      	beq.n	800648e <vPortFree+0x66>
	__asm volatile
 8006476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647a:	f383 8811 	msr	BASEPRI, r3
 800647e:	f3bf 8f6f 	isb	sy
 8006482:	f3bf 8f4f 	dsb	sy
 8006486:	60bb      	str	r3, [r7, #8]
}
 8006488:	bf00      	nop
 800648a:	bf00      	nop
 800648c:	e7fd      	b.n	800648a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	4b14      	ldr	r3, [pc, #80]	@ (80064e4 <vPortFree+0xbc>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4013      	ands	r3, r2
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01e      	beq.n	80064da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d11a      	bne.n	80064da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	4b0e      	ldr	r3, [pc, #56]	@ (80064e4 <vPortFree+0xbc>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	43db      	mvns	r3, r3
 80064ae:	401a      	ands	r2, r3
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80064b4:	f7fe fb1e 	bl	8004af4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	4b0a      	ldr	r3, [pc, #40]	@ (80064e8 <vPortFree+0xc0>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4413      	add	r3, r2
 80064c2:	4a09      	ldr	r2, [pc, #36]	@ (80064e8 <vPortFree+0xc0>)
 80064c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80064c6:	6938      	ldr	r0, [r7, #16]
 80064c8:	f000 f874 	bl	80065b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80064cc:	4b07      	ldr	r3, [pc, #28]	@ (80064ec <vPortFree+0xc4>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3301      	adds	r3, #1
 80064d2:	4a06      	ldr	r2, [pc, #24]	@ (80064ec <vPortFree+0xc4>)
 80064d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80064d6:	f7fe fb1b 	bl	8004b10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80064da:	bf00      	nop
 80064dc:	3718      	adds	r7, #24
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	20004b98 	.word	0x20004b98
 80064e8:	20004b88 	.word	0x20004b88
 80064ec:	20004b94 	.word	0x20004b94

080064f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80064f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80064fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80064fc:	4b27      	ldr	r3, [pc, #156]	@ (800659c <prvHeapInit+0xac>)
 80064fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f003 0307 	and.w	r3, r3, #7
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00c      	beq.n	8006524 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	3307      	adds	r3, #7
 800650e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f023 0307 	bic.w	r3, r3, #7
 8006516:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006518:	68ba      	ldr	r2, [r7, #8]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	4a1f      	ldr	r2, [pc, #124]	@ (800659c <prvHeapInit+0xac>)
 8006520:	4413      	add	r3, r2
 8006522:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006528:	4a1d      	ldr	r2, [pc, #116]	@ (80065a0 <prvHeapInit+0xb0>)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800652e:	4b1c      	ldr	r3, [pc, #112]	@ (80065a0 <prvHeapInit+0xb0>)
 8006530:	2200      	movs	r2, #0
 8006532:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	4413      	add	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800653c:	2208      	movs	r2, #8
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	1a9b      	subs	r3, r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0307 	bic.w	r3, r3, #7
 800654a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4a15      	ldr	r2, [pc, #84]	@ (80065a4 <prvHeapInit+0xb4>)
 8006550:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006552:	4b14      	ldr	r3, [pc, #80]	@ (80065a4 <prvHeapInit+0xb4>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2200      	movs	r2, #0
 8006558:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800655a:	4b12      	ldr	r3, [pc, #72]	@ (80065a4 <prvHeapInit+0xb4>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2200      	movs	r2, #0
 8006560:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	1ad2      	subs	r2, r2, r3
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006570:	4b0c      	ldr	r3, [pc, #48]	@ (80065a4 <prvHeapInit+0xb4>)
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	4a0a      	ldr	r2, [pc, #40]	@ (80065a8 <prvHeapInit+0xb8>)
 800657e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	4a09      	ldr	r2, [pc, #36]	@ (80065ac <prvHeapInit+0xbc>)
 8006586:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006588:	4b09      	ldr	r3, [pc, #36]	@ (80065b0 <prvHeapInit+0xc0>)
 800658a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800658e:	601a      	str	r2, [r3, #0]
}
 8006590:	bf00      	nop
 8006592:	3714      	adds	r7, #20
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	20000f7c 	.word	0x20000f7c
 80065a0:	20004b7c 	.word	0x20004b7c
 80065a4:	20004b84 	.word	0x20004b84
 80065a8:	20004b8c 	.word	0x20004b8c
 80065ac:	20004b88 	.word	0x20004b88
 80065b0:	20004b98 	.word	0x20004b98

080065b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80065bc:	4b28      	ldr	r3, [pc, #160]	@ (8006660 <prvInsertBlockIntoFreeList+0xac>)
 80065be:	60fb      	str	r3, [r7, #12]
 80065c0:	e002      	b.n	80065c8 <prvInsertBlockIntoFreeList+0x14>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d8f7      	bhi.n	80065c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	4413      	add	r3, r2
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d108      	bne.n	80065f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	685a      	ldr	r2, [r3, #4]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	441a      	add	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	68ba      	ldr	r2, [r7, #8]
 8006600:	441a      	add	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	429a      	cmp	r2, r3
 8006608:	d118      	bne.n	800663c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	4b15      	ldr	r3, [pc, #84]	@ (8006664 <prvInsertBlockIntoFreeList+0xb0>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d00d      	beq.n	8006632 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	441a      	add	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	e008      	b.n	8006644 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006632:	4b0c      	ldr	r3, [pc, #48]	@ (8006664 <prvInsertBlockIntoFreeList+0xb0>)
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	601a      	str	r2, [r3, #0]
 800663a:	e003      	b.n	8006644 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	429a      	cmp	r2, r3
 800664a:	d002      	beq.n	8006652 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006652:	bf00      	nop
 8006654:	3714      	adds	r7, #20
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	20004b7c 	.word	0x20004b7c
 8006664:	20004b84 	.word	0x20004b84

08006668 <std>:
 8006668:	2300      	movs	r3, #0
 800666a:	b510      	push	{r4, lr}
 800666c:	4604      	mov	r4, r0
 800666e:	e9c0 3300 	strd	r3, r3, [r0]
 8006672:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006676:	6083      	str	r3, [r0, #8]
 8006678:	8181      	strh	r1, [r0, #12]
 800667a:	6643      	str	r3, [r0, #100]	@ 0x64
 800667c:	81c2      	strh	r2, [r0, #14]
 800667e:	6183      	str	r3, [r0, #24]
 8006680:	4619      	mov	r1, r3
 8006682:	2208      	movs	r2, #8
 8006684:	305c      	adds	r0, #92	@ 0x5c
 8006686:	f000 f906 	bl	8006896 <memset>
 800668a:	4b0d      	ldr	r3, [pc, #52]	@ (80066c0 <std+0x58>)
 800668c:	6263      	str	r3, [r4, #36]	@ 0x24
 800668e:	4b0d      	ldr	r3, [pc, #52]	@ (80066c4 <std+0x5c>)
 8006690:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006692:	4b0d      	ldr	r3, [pc, #52]	@ (80066c8 <std+0x60>)
 8006694:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006696:	4b0d      	ldr	r3, [pc, #52]	@ (80066cc <std+0x64>)
 8006698:	6323      	str	r3, [r4, #48]	@ 0x30
 800669a:	4b0d      	ldr	r3, [pc, #52]	@ (80066d0 <std+0x68>)
 800669c:	6224      	str	r4, [r4, #32]
 800669e:	429c      	cmp	r4, r3
 80066a0:	d006      	beq.n	80066b0 <std+0x48>
 80066a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066a6:	4294      	cmp	r4, r2
 80066a8:	d002      	beq.n	80066b0 <std+0x48>
 80066aa:	33d0      	adds	r3, #208	@ 0xd0
 80066ac:	429c      	cmp	r4, r3
 80066ae:	d105      	bne.n	80066bc <std+0x54>
 80066b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b8:	f000 b9c4 	b.w	8006a44 <__retarget_lock_init_recursive>
 80066bc:	bd10      	pop	{r4, pc}
 80066be:	bf00      	nop
 80066c0:	08006811 	.word	0x08006811
 80066c4:	08006833 	.word	0x08006833
 80066c8:	0800686b 	.word	0x0800686b
 80066cc:	0800688f 	.word	0x0800688f
 80066d0:	20004b9c 	.word	0x20004b9c

080066d4 <stdio_exit_handler>:
 80066d4:	4a02      	ldr	r2, [pc, #8]	@ (80066e0 <stdio_exit_handler+0xc>)
 80066d6:	4903      	ldr	r1, [pc, #12]	@ (80066e4 <stdio_exit_handler+0x10>)
 80066d8:	4803      	ldr	r0, [pc, #12]	@ (80066e8 <stdio_exit_handler+0x14>)
 80066da:	f000 b869 	b.w	80067b0 <_fwalk_sglue>
 80066de:	bf00      	nop
 80066e0:	20000010 	.word	0x20000010
 80066e4:	080072fd 	.word	0x080072fd
 80066e8:	20000020 	.word	0x20000020

080066ec <cleanup_stdio>:
 80066ec:	6841      	ldr	r1, [r0, #4]
 80066ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006720 <cleanup_stdio+0x34>)
 80066f0:	4299      	cmp	r1, r3
 80066f2:	b510      	push	{r4, lr}
 80066f4:	4604      	mov	r4, r0
 80066f6:	d001      	beq.n	80066fc <cleanup_stdio+0x10>
 80066f8:	f000 fe00 	bl	80072fc <_fflush_r>
 80066fc:	68a1      	ldr	r1, [r4, #8]
 80066fe:	4b09      	ldr	r3, [pc, #36]	@ (8006724 <cleanup_stdio+0x38>)
 8006700:	4299      	cmp	r1, r3
 8006702:	d002      	beq.n	800670a <cleanup_stdio+0x1e>
 8006704:	4620      	mov	r0, r4
 8006706:	f000 fdf9 	bl	80072fc <_fflush_r>
 800670a:	68e1      	ldr	r1, [r4, #12]
 800670c:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <cleanup_stdio+0x3c>)
 800670e:	4299      	cmp	r1, r3
 8006710:	d004      	beq.n	800671c <cleanup_stdio+0x30>
 8006712:	4620      	mov	r0, r4
 8006714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006718:	f000 bdf0 	b.w	80072fc <_fflush_r>
 800671c:	bd10      	pop	{r4, pc}
 800671e:	bf00      	nop
 8006720:	20004b9c 	.word	0x20004b9c
 8006724:	20004c04 	.word	0x20004c04
 8006728:	20004c6c 	.word	0x20004c6c

0800672c <global_stdio_init.part.0>:
 800672c:	b510      	push	{r4, lr}
 800672e:	4b0b      	ldr	r3, [pc, #44]	@ (800675c <global_stdio_init.part.0+0x30>)
 8006730:	4c0b      	ldr	r4, [pc, #44]	@ (8006760 <global_stdio_init.part.0+0x34>)
 8006732:	4a0c      	ldr	r2, [pc, #48]	@ (8006764 <global_stdio_init.part.0+0x38>)
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	4620      	mov	r0, r4
 8006738:	2200      	movs	r2, #0
 800673a:	2104      	movs	r1, #4
 800673c:	f7ff ff94 	bl	8006668 <std>
 8006740:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006744:	2201      	movs	r2, #1
 8006746:	2109      	movs	r1, #9
 8006748:	f7ff ff8e 	bl	8006668 <std>
 800674c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006750:	2202      	movs	r2, #2
 8006752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006756:	2112      	movs	r1, #18
 8006758:	f7ff bf86 	b.w	8006668 <std>
 800675c:	20004cd4 	.word	0x20004cd4
 8006760:	20004b9c 	.word	0x20004b9c
 8006764:	080066d5 	.word	0x080066d5

08006768 <__sfp_lock_acquire>:
 8006768:	4801      	ldr	r0, [pc, #4]	@ (8006770 <__sfp_lock_acquire+0x8>)
 800676a:	f000 b96c 	b.w	8006a46 <__retarget_lock_acquire_recursive>
 800676e:	bf00      	nop
 8006770:	20004cdd 	.word	0x20004cdd

08006774 <__sfp_lock_release>:
 8006774:	4801      	ldr	r0, [pc, #4]	@ (800677c <__sfp_lock_release+0x8>)
 8006776:	f000 b967 	b.w	8006a48 <__retarget_lock_release_recursive>
 800677a:	bf00      	nop
 800677c:	20004cdd 	.word	0x20004cdd

08006780 <__sinit>:
 8006780:	b510      	push	{r4, lr}
 8006782:	4604      	mov	r4, r0
 8006784:	f7ff fff0 	bl	8006768 <__sfp_lock_acquire>
 8006788:	6a23      	ldr	r3, [r4, #32]
 800678a:	b11b      	cbz	r3, 8006794 <__sinit+0x14>
 800678c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006790:	f7ff bff0 	b.w	8006774 <__sfp_lock_release>
 8006794:	4b04      	ldr	r3, [pc, #16]	@ (80067a8 <__sinit+0x28>)
 8006796:	6223      	str	r3, [r4, #32]
 8006798:	4b04      	ldr	r3, [pc, #16]	@ (80067ac <__sinit+0x2c>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1f5      	bne.n	800678c <__sinit+0xc>
 80067a0:	f7ff ffc4 	bl	800672c <global_stdio_init.part.0>
 80067a4:	e7f2      	b.n	800678c <__sinit+0xc>
 80067a6:	bf00      	nop
 80067a8:	080066ed 	.word	0x080066ed
 80067ac:	20004cd4 	.word	0x20004cd4

080067b0 <_fwalk_sglue>:
 80067b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067b4:	4607      	mov	r7, r0
 80067b6:	4688      	mov	r8, r1
 80067b8:	4614      	mov	r4, r2
 80067ba:	2600      	movs	r6, #0
 80067bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067c0:	f1b9 0901 	subs.w	r9, r9, #1
 80067c4:	d505      	bpl.n	80067d2 <_fwalk_sglue+0x22>
 80067c6:	6824      	ldr	r4, [r4, #0]
 80067c8:	2c00      	cmp	r4, #0
 80067ca:	d1f7      	bne.n	80067bc <_fwalk_sglue+0xc>
 80067cc:	4630      	mov	r0, r6
 80067ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067d2:	89ab      	ldrh	r3, [r5, #12]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d907      	bls.n	80067e8 <_fwalk_sglue+0x38>
 80067d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067dc:	3301      	adds	r3, #1
 80067de:	d003      	beq.n	80067e8 <_fwalk_sglue+0x38>
 80067e0:	4629      	mov	r1, r5
 80067e2:	4638      	mov	r0, r7
 80067e4:	47c0      	blx	r8
 80067e6:	4306      	orrs	r6, r0
 80067e8:	3568      	adds	r5, #104	@ 0x68
 80067ea:	e7e9      	b.n	80067c0 <_fwalk_sglue+0x10>

080067ec <iprintf>:
 80067ec:	b40f      	push	{r0, r1, r2, r3}
 80067ee:	b507      	push	{r0, r1, r2, lr}
 80067f0:	4906      	ldr	r1, [pc, #24]	@ (800680c <iprintf+0x20>)
 80067f2:	ab04      	add	r3, sp, #16
 80067f4:	6808      	ldr	r0, [r1, #0]
 80067f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067fa:	6881      	ldr	r1, [r0, #8]
 80067fc:	9301      	str	r3, [sp, #4]
 80067fe:	f000 fa55 	bl	8006cac <_vfiprintf_r>
 8006802:	b003      	add	sp, #12
 8006804:	f85d eb04 	ldr.w	lr, [sp], #4
 8006808:	b004      	add	sp, #16
 800680a:	4770      	bx	lr
 800680c:	2000001c 	.word	0x2000001c

08006810 <__sread>:
 8006810:	b510      	push	{r4, lr}
 8006812:	460c      	mov	r4, r1
 8006814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006818:	f000 f8c6 	bl	80069a8 <_read_r>
 800681c:	2800      	cmp	r0, #0
 800681e:	bfab      	itete	ge
 8006820:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006822:	89a3      	ldrhlt	r3, [r4, #12]
 8006824:	181b      	addge	r3, r3, r0
 8006826:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800682a:	bfac      	ite	ge
 800682c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800682e:	81a3      	strhlt	r3, [r4, #12]
 8006830:	bd10      	pop	{r4, pc}

08006832 <__swrite>:
 8006832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006836:	461f      	mov	r7, r3
 8006838:	898b      	ldrh	r3, [r1, #12]
 800683a:	05db      	lsls	r3, r3, #23
 800683c:	4605      	mov	r5, r0
 800683e:	460c      	mov	r4, r1
 8006840:	4616      	mov	r6, r2
 8006842:	d505      	bpl.n	8006850 <__swrite+0x1e>
 8006844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006848:	2302      	movs	r3, #2
 800684a:	2200      	movs	r2, #0
 800684c:	f000 f89a 	bl	8006984 <_lseek_r>
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006856:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800685a:	81a3      	strh	r3, [r4, #12]
 800685c:	4632      	mov	r2, r6
 800685e:	463b      	mov	r3, r7
 8006860:	4628      	mov	r0, r5
 8006862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006866:	f000 b8b1 	b.w	80069cc <_write_r>

0800686a <__sseek>:
 800686a:	b510      	push	{r4, lr}
 800686c:	460c      	mov	r4, r1
 800686e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006872:	f000 f887 	bl	8006984 <_lseek_r>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	89a3      	ldrh	r3, [r4, #12]
 800687a:	bf15      	itete	ne
 800687c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800687e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006882:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006886:	81a3      	strheq	r3, [r4, #12]
 8006888:	bf18      	it	ne
 800688a:	81a3      	strhne	r3, [r4, #12]
 800688c:	bd10      	pop	{r4, pc}

0800688e <__sclose>:
 800688e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006892:	f000 b809 	b.w	80068a8 <_close_r>

08006896 <memset>:
 8006896:	4402      	add	r2, r0
 8006898:	4603      	mov	r3, r0
 800689a:	4293      	cmp	r3, r2
 800689c:	d100      	bne.n	80068a0 <memset+0xa>
 800689e:	4770      	bx	lr
 80068a0:	f803 1b01 	strb.w	r1, [r3], #1
 80068a4:	e7f9      	b.n	800689a <memset+0x4>
	...

080068a8 <_close_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4d06      	ldr	r5, [pc, #24]	@ (80068c4 <_close_r+0x1c>)
 80068ac:	2300      	movs	r3, #0
 80068ae:	4604      	mov	r4, r0
 80068b0:	4608      	mov	r0, r1
 80068b2:	602b      	str	r3, [r5, #0]
 80068b4:	f7fa f9bb 	bl	8000c2e <_close>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d102      	bne.n	80068c2 <_close_r+0x1a>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	b103      	cbz	r3, 80068c2 <_close_r+0x1a>
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	bd38      	pop	{r3, r4, r5, pc}
 80068c4:	20004cd8 	.word	0x20004cd8

080068c8 <_reclaim_reent>:
 80068c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006980 <_reclaim_reent+0xb8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4283      	cmp	r3, r0
 80068ce:	b570      	push	{r4, r5, r6, lr}
 80068d0:	4604      	mov	r4, r0
 80068d2:	d053      	beq.n	800697c <_reclaim_reent+0xb4>
 80068d4:	69c3      	ldr	r3, [r0, #28]
 80068d6:	b31b      	cbz	r3, 8006920 <_reclaim_reent+0x58>
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	b163      	cbz	r3, 80068f6 <_reclaim_reent+0x2e>
 80068dc:	2500      	movs	r5, #0
 80068de:	69e3      	ldr	r3, [r4, #28]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	5959      	ldr	r1, [r3, r5]
 80068e4:	b9b1      	cbnz	r1, 8006914 <_reclaim_reent+0x4c>
 80068e6:	3504      	adds	r5, #4
 80068e8:	2d80      	cmp	r5, #128	@ 0x80
 80068ea:	d1f8      	bne.n	80068de <_reclaim_reent+0x16>
 80068ec:	69e3      	ldr	r3, [r4, #28]
 80068ee:	4620      	mov	r0, r4
 80068f0:	68d9      	ldr	r1, [r3, #12]
 80068f2:	f000 f8b9 	bl	8006a68 <_free_r>
 80068f6:	69e3      	ldr	r3, [r4, #28]
 80068f8:	6819      	ldr	r1, [r3, #0]
 80068fa:	b111      	cbz	r1, 8006902 <_reclaim_reent+0x3a>
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 f8b3 	bl	8006a68 <_free_r>
 8006902:	69e3      	ldr	r3, [r4, #28]
 8006904:	689d      	ldr	r5, [r3, #8]
 8006906:	b15d      	cbz	r5, 8006920 <_reclaim_reent+0x58>
 8006908:	4629      	mov	r1, r5
 800690a:	4620      	mov	r0, r4
 800690c:	682d      	ldr	r5, [r5, #0]
 800690e:	f000 f8ab 	bl	8006a68 <_free_r>
 8006912:	e7f8      	b.n	8006906 <_reclaim_reent+0x3e>
 8006914:	680e      	ldr	r6, [r1, #0]
 8006916:	4620      	mov	r0, r4
 8006918:	f000 f8a6 	bl	8006a68 <_free_r>
 800691c:	4631      	mov	r1, r6
 800691e:	e7e1      	b.n	80068e4 <_reclaim_reent+0x1c>
 8006920:	6961      	ldr	r1, [r4, #20]
 8006922:	b111      	cbz	r1, 800692a <_reclaim_reent+0x62>
 8006924:	4620      	mov	r0, r4
 8006926:	f000 f89f 	bl	8006a68 <_free_r>
 800692a:	69e1      	ldr	r1, [r4, #28]
 800692c:	b111      	cbz	r1, 8006934 <_reclaim_reent+0x6c>
 800692e:	4620      	mov	r0, r4
 8006930:	f000 f89a 	bl	8006a68 <_free_r>
 8006934:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006936:	b111      	cbz	r1, 800693e <_reclaim_reent+0x76>
 8006938:	4620      	mov	r0, r4
 800693a:	f000 f895 	bl	8006a68 <_free_r>
 800693e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006940:	b111      	cbz	r1, 8006948 <_reclaim_reent+0x80>
 8006942:	4620      	mov	r0, r4
 8006944:	f000 f890 	bl	8006a68 <_free_r>
 8006948:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800694a:	b111      	cbz	r1, 8006952 <_reclaim_reent+0x8a>
 800694c:	4620      	mov	r0, r4
 800694e:	f000 f88b 	bl	8006a68 <_free_r>
 8006952:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006954:	b111      	cbz	r1, 800695c <_reclaim_reent+0x94>
 8006956:	4620      	mov	r0, r4
 8006958:	f000 f886 	bl	8006a68 <_free_r>
 800695c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800695e:	b111      	cbz	r1, 8006966 <_reclaim_reent+0x9e>
 8006960:	4620      	mov	r0, r4
 8006962:	f000 f881 	bl	8006a68 <_free_r>
 8006966:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006968:	b111      	cbz	r1, 8006970 <_reclaim_reent+0xa8>
 800696a:	4620      	mov	r0, r4
 800696c:	f000 f87c 	bl	8006a68 <_free_r>
 8006970:	6a23      	ldr	r3, [r4, #32]
 8006972:	b11b      	cbz	r3, 800697c <_reclaim_reent+0xb4>
 8006974:	4620      	mov	r0, r4
 8006976:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800697a:	4718      	bx	r3
 800697c:	bd70      	pop	{r4, r5, r6, pc}
 800697e:	bf00      	nop
 8006980:	2000001c 	.word	0x2000001c

08006984 <_lseek_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4d07      	ldr	r5, [pc, #28]	@ (80069a4 <_lseek_r+0x20>)
 8006988:	4604      	mov	r4, r0
 800698a:	4608      	mov	r0, r1
 800698c:	4611      	mov	r1, r2
 800698e:	2200      	movs	r2, #0
 8006990:	602a      	str	r2, [r5, #0]
 8006992:	461a      	mov	r2, r3
 8006994:	f7fa f972 	bl	8000c7c <_lseek>
 8006998:	1c43      	adds	r3, r0, #1
 800699a:	d102      	bne.n	80069a2 <_lseek_r+0x1e>
 800699c:	682b      	ldr	r3, [r5, #0]
 800699e:	b103      	cbz	r3, 80069a2 <_lseek_r+0x1e>
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	bd38      	pop	{r3, r4, r5, pc}
 80069a4:	20004cd8 	.word	0x20004cd8

080069a8 <_read_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4d07      	ldr	r5, [pc, #28]	@ (80069c8 <_read_r+0x20>)
 80069ac:	4604      	mov	r4, r0
 80069ae:	4608      	mov	r0, r1
 80069b0:	4611      	mov	r1, r2
 80069b2:	2200      	movs	r2, #0
 80069b4:	602a      	str	r2, [r5, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	f7fa f900 	bl	8000bbc <_read>
 80069bc:	1c43      	adds	r3, r0, #1
 80069be:	d102      	bne.n	80069c6 <_read_r+0x1e>
 80069c0:	682b      	ldr	r3, [r5, #0]
 80069c2:	b103      	cbz	r3, 80069c6 <_read_r+0x1e>
 80069c4:	6023      	str	r3, [r4, #0]
 80069c6:	bd38      	pop	{r3, r4, r5, pc}
 80069c8:	20004cd8 	.word	0x20004cd8

080069cc <_write_r>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	4d07      	ldr	r5, [pc, #28]	@ (80069ec <_write_r+0x20>)
 80069d0:	4604      	mov	r4, r0
 80069d2:	4608      	mov	r0, r1
 80069d4:	4611      	mov	r1, r2
 80069d6:	2200      	movs	r2, #0
 80069d8:	602a      	str	r2, [r5, #0]
 80069da:	461a      	mov	r2, r3
 80069dc:	f7fa f90b 	bl	8000bf6 <_write>
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	d102      	bne.n	80069ea <_write_r+0x1e>
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	b103      	cbz	r3, 80069ea <_write_r+0x1e>
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	bd38      	pop	{r3, r4, r5, pc}
 80069ec:	20004cd8 	.word	0x20004cd8

080069f0 <__errno>:
 80069f0:	4b01      	ldr	r3, [pc, #4]	@ (80069f8 <__errno+0x8>)
 80069f2:	6818      	ldr	r0, [r3, #0]
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	2000001c 	.word	0x2000001c

080069fc <__libc_init_array>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006a34 <__libc_init_array+0x38>)
 8006a00:	4c0d      	ldr	r4, [pc, #52]	@ (8006a38 <__libc_init_array+0x3c>)
 8006a02:	1b64      	subs	r4, r4, r5
 8006a04:	10a4      	asrs	r4, r4, #2
 8006a06:	2600      	movs	r6, #0
 8006a08:	42a6      	cmp	r6, r4
 8006a0a:	d109      	bne.n	8006a20 <__libc_init_array+0x24>
 8006a0c:	4d0b      	ldr	r5, [pc, #44]	@ (8006a3c <__libc_init_array+0x40>)
 8006a0e:	4c0c      	ldr	r4, [pc, #48]	@ (8006a40 <__libc_init_array+0x44>)
 8006a10:	f000 fdc4 	bl	800759c <_init>
 8006a14:	1b64      	subs	r4, r4, r5
 8006a16:	10a4      	asrs	r4, r4, #2
 8006a18:	2600      	movs	r6, #0
 8006a1a:	42a6      	cmp	r6, r4
 8006a1c:	d105      	bne.n	8006a2a <__libc_init_array+0x2e>
 8006a1e:	bd70      	pop	{r4, r5, r6, pc}
 8006a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a24:	4798      	blx	r3
 8006a26:	3601      	adds	r6, #1
 8006a28:	e7ee      	b.n	8006a08 <__libc_init_array+0xc>
 8006a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a2e:	4798      	blx	r3
 8006a30:	3601      	adds	r6, #1
 8006a32:	e7f2      	b.n	8006a1a <__libc_init_array+0x1e>
 8006a34:	080076cc 	.word	0x080076cc
 8006a38:	080076cc 	.word	0x080076cc
 8006a3c:	080076cc 	.word	0x080076cc
 8006a40:	080076d0 	.word	0x080076d0

08006a44 <__retarget_lock_init_recursive>:
 8006a44:	4770      	bx	lr

08006a46 <__retarget_lock_acquire_recursive>:
 8006a46:	4770      	bx	lr

08006a48 <__retarget_lock_release_recursive>:
 8006a48:	4770      	bx	lr

08006a4a <memcpy>:
 8006a4a:	440a      	add	r2, r1
 8006a4c:	4291      	cmp	r1, r2
 8006a4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a52:	d100      	bne.n	8006a56 <memcpy+0xc>
 8006a54:	4770      	bx	lr
 8006a56:	b510      	push	{r4, lr}
 8006a58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a60:	4291      	cmp	r1, r2
 8006a62:	d1f9      	bne.n	8006a58 <memcpy+0xe>
 8006a64:	bd10      	pop	{r4, pc}
	...

08006a68 <_free_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4605      	mov	r5, r0
 8006a6c:	2900      	cmp	r1, #0
 8006a6e:	d041      	beq.n	8006af4 <_free_r+0x8c>
 8006a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a74:	1f0c      	subs	r4, r1, #4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfb8      	it	lt
 8006a7a:	18e4      	addlt	r4, r4, r3
 8006a7c:	f000 f8e0 	bl	8006c40 <__malloc_lock>
 8006a80:	4a1d      	ldr	r2, [pc, #116]	@ (8006af8 <_free_r+0x90>)
 8006a82:	6813      	ldr	r3, [r2, #0]
 8006a84:	b933      	cbnz	r3, 8006a94 <_free_r+0x2c>
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	6014      	str	r4, [r2, #0]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a90:	f000 b8dc 	b.w	8006c4c <__malloc_unlock>
 8006a94:	42a3      	cmp	r3, r4
 8006a96:	d908      	bls.n	8006aaa <_free_r+0x42>
 8006a98:	6820      	ldr	r0, [r4, #0]
 8006a9a:	1821      	adds	r1, r4, r0
 8006a9c:	428b      	cmp	r3, r1
 8006a9e:	bf01      	itttt	eq
 8006aa0:	6819      	ldreq	r1, [r3, #0]
 8006aa2:	685b      	ldreq	r3, [r3, #4]
 8006aa4:	1809      	addeq	r1, r1, r0
 8006aa6:	6021      	streq	r1, [r4, #0]
 8006aa8:	e7ed      	b.n	8006a86 <_free_r+0x1e>
 8006aaa:	461a      	mov	r2, r3
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	b10b      	cbz	r3, 8006ab4 <_free_r+0x4c>
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	d9fa      	bls.n	8006aaa <_free_r+0x42>
 8006ab4:	6811      	ldr	r1, [r2, #0]
 8006ab6:	1850      	adds	r0, r2, r1
 8006ab8:	42a0      	cmp	r0, r4
 8006aba:	d10b      	bne.n	8006ad4 <_free_r+0x6c>
 8006abc:	6820      	ldr	r0, [r4, #0]
 8006abe:	4401      	add	r1, r0
 8006ac0:	1850      	adds	r0, r2, r1
 8006ac2:	4283      	cmp	r3, r0
 8006ac4:	6011      	str	r1, [r2, #0]
 8006ac6:	d1e0      	bne.n	8006a8a <_free_r+0x22>
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	6053      	str	r3, [r2, #4]
 8006ace:	4408      	add	r0, r1
 8006ad0:	6010      	str	r0, [r2, #0]
 8006ad2:	e7da      	b.n	8006a8a <_free_r+0x22>
 8006ad4:	d902      	bls.n	8006adc <_free_r+0x74>
 8006ad6:	230c      	movs	r3, #12
 8006ad8:	602b      	str	r3, [r5, #0]
 8006ada:	e7d6      	b.n	8006a8a <_free_r+0x22>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	1821      	adds	r1, r4, r0
 8006ae0:	428b      	cmp	r3, r1
 8006ae2:	bf04      	itt	eq
 8006ae4:	6819      	ldreq	r1, [r3, #0]
 8006ae6:	685b      	ldreq	r3, [r3, #4]
 8006ae8:	6063      	str	r3, [r4, #4]
 8006aea:	bf04      	itt	eq
 8006aec:	1809      	addeq	r1, r1, r0
 8006aee:	6021      	streq	r1, [r4, #0]
 8006af0:	6054      	str	r4, [r2, #4]
 8006af2:	e7ca      	b.n	8006a8a <_free_r+0x22>
 8006af4:	bd38      	pop	{r3, r4, r5, pc}
 8006af6:	bf00      	nop
 8006af8:	20004ce4 	.word	0x20004ce4

08006afc <sbrk_aligned>:
 8006afc:	b570      	push	{r4, r5, r6, lr}
 8006afe:	4e0f      	ldr	r6, [pc, #60]	@ (8006b3c <sbrk_aligned+0x40>)
 8006b00:	460c      	mov	r4, r1
 8006b02:	6831      	ldr	r1, [r6, #0]
 8006b04:	4605      	mov	r5, r0
 8006b06:	b911      	cbnz	r1, 8006b0e <sbrk_aligned+0x12>
 8006b08:	f000 fcb4 	bl	8007474 <_sbrk_r>
 8006b0c:	6030      	str	r0, [r6, #0]
 8006b0e:	4621      	mov	r1, r4
 8006b10:	4628      	mov	r0, r5
 8006b12:	f000 fcaf 	bl	8007474 <_sbrk_r>
 8006b16:	1c43      	adds	r3, r0, #1
 8006b18:	d103      	bne.n	8006b22 <sbrk_aligned+0x26>
 8006b1a:	f04f 34ff 	mov.w	r4, #4294967295
 8006b1e:	4620      	mov	r0, r4
 8006b20:	bd70      	pop	{r4, r5, r6, pc}
 8006b22:	1cc4      	adds	r4, r0, #3
 8006b24:	f024 0403 	bic.w	r4, r4, #3
 8006b28:	42a0      	cmp	r0, r4
 8006b2a:	d0f8      	beq.n	8006b1e <sbrk_aligned+0x22>
 8006b2c:	1a21      	subs	r1, r4, r0
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f000 fca0 	bl	8007474 <_sbrk_r>
 8006b34:	3001      	adds	r0, #1
 8006b36:	d1f2      	bne.n	8006b1e <sbrk_aligned+0x22>
 8006b38:	e7ef      	b.n	8006b1a <sbrk_aligned+0x1e>
 8006b3a:	bf00      	nop
 8006b3c:	20004ce0 	.word	0x20004ce0

08006b40 <_malloc_r>:
 8006b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b44:	1ccd      	adds	r5, r1, #3
 8006b46:	f025 0503 	bic.w	r5, r5, #3
 8006b4a:	3508      	adds	r5, #8
 8006b4c:	2d0c      	cmp	r5, #12
 8006b4e:	bf38      	it	cc
 8006b50:	250c      	movcc	r5, #12
 8006b52:	2d00      	cmp	r5, #0
 8006b54:	4606      	mov	r6, r0
 8006b56:	db01      	blt.n	8006b5c <_malloc_r+0x1c>
 8006b58:	42a9      	cmp	r1, r5
 8006b5a:	d904      	bls.n	8006b66 <_malloc_r+0x26>
 8006b5c:	230c      	movs	r3, #12
 8006b5e:	6033      	str	r3, [r6, #0]
 8006b60:	2000      	movs	r0, #0
 8006b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c3c <_malloc_r+0xfc>
 8006b6a:	f000 f869 	bl	8006c40 <__malloc_lock>
 8006b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b72:	461c      	mov	r4, r3
 8006b74:	bb44      	cbnz	r4, 8006bc8 <_malloc_r+0x88>
 8006b76:	4629      	mov	r1, r5
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f7ff ffbf 	bl	8006afc <sbrk_aligned>
 8006b7e:	1c43      	adds	r3, r0, #1
 8006b80:	4604      	mov	r4, r0
 8006b82:	d158      	bne.n	8006c36 <_malloc_r+0xf6>
 8006b84:	f8d8 4000 	ldr.w	r4, [r8]
 8006b88:	4627      	mov	r7, r4
 8006b8a:	2f00      	cmp	r7, #0
 8006b8c:	d143      	bne.n	8006c16 <_malloc_r+0xd6>
 8006b8e:	2c00      	cmp	r4, #0
 8006b90:	d04b      	beq.n	8006c2a <_malloc_r+0xea>
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	4639      	mov	r1, r7
 8006b96:	4630      	mov	r0, r6
 8006b98:	eb04 0903 	add.w	r9, r4, r3
 8006b9c:	f000 fc6a 	bl	8007474 <_sbrk_r>
 8006ba0:	4581      	cmp	r9, r0
 8006ba2:	d142      	bne.n	8006c2a <_malloc_r+0xea>
 8006ba4:	6821      	ldr	r1, [r4, #0]
 8006ba6:	1a6d      	subs	r5, r5, r1
 8006ba8:	4629      	mov	r1, r5
 8006baa:	4630      	mov	r0, r6
 8006bac:	f7ff ffa6 	bl	8006afc <sbrk_aligned>
 8006bb0:	3001      	adds	r0, #1
 8006bb2:	d03a      	beq.n	8006c2a <_malloc_r+0xea>
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	442b      	add	r3, r5
 8006bb8:	6023      	str	r3, [r4, #0]
 8006bba:	f8d8 3000 	ldr.w	r3, [r8]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	bb62      	cbnz	r2, 8006c1c <_malloc_r+0xdc>
 8006bc2:	f8c8 7000 	str.w	r7, [r8]
 8006bc6:	e00f      	b.n	8006be8 <_malloc_r+0xa8>
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	1b52      	subs	r2, r2, r5
 8006bcc:	d420      	bmi.n	8006c10 <_malloc_r+0xd0>
 8006bce:	2a0b      	cmp	r2, #11
 8006bd0:	d917      	bls.n	8006c02 <_malloc_r+0xc2>
 8006bd2:	1961      	adds	r1, r4, r5
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	6025      	str	r5, [r4, #0]
 8006bd8:	bf18      	it	ne
 8006bda:	6059      	strne	r1, [r3, #4]
 8006bdc:	6863      	ldr	r3, [r4, #4]
 8006bde:	bf08      	it	eq
 8006be0:	f8c8 1000 	streq.w	r1, [r8]
 8006be4:	5162      	str	r2, [r4, r5]
 8006be6:	604b      	str	r3, [r1, #4]
 8006be8:	4630      	mov	r0, r6
 8006bea:	f000 f82f 	bl	8006c4c <__malloc_unlock>
 8006bee:	f104 000b 	add.w	r0, r4, #11
 8006bf2:	1d23      	adds	r3, r4, #4
 8006bf4:	f020 0007 	bic.w	r0, r0, #7
 8006bf8:	1ac2      	subs	r2, r0, r3
 8006bfa:	bf1c      	itt	ne
 8006bfc:	1a1b      	subne	r3, r3, r0
 8006bfe:	50a3      	strne	r3, [r4, r2]
 8006c00:	e7af      	b.n	8006b62 <_malloc_r+0x22>
 8006c02:	6862      	ldr	r2, [r4, #4]
 8006c04:	42a3      	cmp	r3, r4
 8006c06:	bf0c      	ite	eq
 8006c08:	f8c8 2000 	streq.w	r2, [r8]
 8006c0c:	605a      	strne	r2, [r3, #4]
 8006c0e:	e7eb      	b.n	8006be8 <_malloc_r+0xa8>
 8006c10:	4623      	mov	r3, r4
 8006c12:	6864      	ldr	r4, [r4, #4]
 8006c14:	e7ae      	b.n	8006b74 <_malloc_r+0x34>
 8006c16:	463c      	mov	r4, r7
 8006c18:	687f      	ldr	r7, [r7, #4]
 8006c1a:	e7b6      	b.n	8006b8a <_malloc_r+0x4a>
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	d1fb      	bne.n	8006c1c <_malloc_r+0xdc>
 8006c24:	2300      	movs	r3, #0
 8006c26:	6053      	str	r3, [r2, #4]
 8006c28:	e7de      	b.n	8006be8 <_malloc_r+0xa8>
 8006c2a:	230c      	movs	r3, #12
 8006c2c:	6033      	str	r3, [r6, #0]
 8006c2e:	4630      	mov	r0, r6
 8006c30:	f000 f80c 	bl	8006c4c <__malloc_unlock>
 8006c34:	e794      	b.n	8006b60 <_malloc_r+0x20>
 8006c36:	6005      	str	r5, [r0, #0]
 8006c38:	e7d6      	b.n	8006be8 <_malloc_r+0xa8>
 8006c3a:	bf00      	nop
 8006c3c:	20004ce4 	.word	0x20004ce4

08006c40 <__malloc_lock>:
 8006c40:	4801      	ldr	r0, [pc, #4]	@ (8006c48 <__malloc_lock+0x8>)
 8006c42:	f7ff bf00 	b.w	8006a46 <__retarget_lock_acquire_recursive>
 8006c46:	bf00      	nop
 8006c48:	20004cdc 	.word	0x20004cdc

08006c4c <__malloc_unlock>:
 8006c4c:	4801      	ldr	r0, [pc, #4]	@ (8006c54 <__malloc_unlock+0x8>)
 8006c4e:	f7ff befb 	b.w	8006a48 <__retarget_lock_release_recursive>
 8006c52:	bf00      	nop
 8006c54:	20004cdc 	.word	0x20004cdc

08006c58 <__sfputc_r>:
 8006c58:	6893      	ldr	r3, [r2, #8]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	b410      	push	{r4}
 8006c60:	6093      	str	r3, [r2, #8]
 8006c62:	da08      	bge.n	8006c76 <__sfputc_r+0x1e>
 8006c64:	6994      	ldr	r4, [r2, #24]
 8006c66:	42a3      	cmp	r3, r4
 8006c68:	db01      	blt.n	8006c6e <__sfputc_r+0x16>
 8006c6a:	290a      	cmp	r1, #10
 8006c6c:	d103      	bne.n	8006c76 <__sfputc_r+0x1e>
 8006c6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c72:	f000 bb6b 	b.w	800734c <__swbuf_r>
 8006c76:	6813      	ldr	r3, [r2, #0]
 8006c78:	1c58      	adds	r0, r3, #1
 8006c7a:	6010      	str	r0, [r2, #0]
 8006c7c:	7019      	strb	r1, [r3, #0]
 8006c7e:	4608      	mov	r0, r1
 8006c80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c84:	4770      	bx	lr

08006c86 <__sfputs_r>:
 8006c86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c88:	4606      	mov	r6, r0
 8006c8a:	460f      	mov	r7, r1
 8006c8c:	4614      	mov	r4, r2
 8006c8e:	18d5      	adds	r5, r2, r3
 8006c90:	42ac      	cmp	r4, r5
 8006c92:	d101      	bne.n	8006c98 <__sfputs_r+0x12>
 8006c94:	2000      	movs	r0, #0
 8006c96:	e007      	b.n	8006ca8 <__sfputs_r+0x22>
 8006c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9c:	463a      	mov	r2, r7
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	f7ff ffda 	bl	8006c58 <__sfputc_r>
 8006ca4:	1c43      	adds	r3, r0, #1
 8006ca6:	d1f3      	bne.n	8006c90 <__sfputs_r+0xa>
 8006ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006cac <_vfiprintf_r>:
 8006cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	460d      	mov	r5, r1
 8006cb2:	b09d      	sub	sp, #116	@ 0x74
 8006cb4:	4614      	mov	r4, r2
 8006cb6:	4698      	mov	r8, r3
 8006cb8:	4606      	mov	r6, r0
 8006cba:	b118      	cbz	r0, 8006cc4 <_vfiprintf_r+0x18>
 8006cbc:	6a03      	ldr	r3, [r0, #32]
 8006cbe:	b90b      	cbnz	r3, 8006cc4 <_vfiprintf_r+0x18>
 8006cc0:	f7ff fd5e 	bl	8006780 <__sinit>
 8006cc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cc6:	07d9      	lsls	r1, r3, #31
 8006cc8:	d405      	bmi.n	8006cd6 <_vfiprintf_r+0x2a>
 8006cca:	89ab      	ldrh	r3, [r5, #12]
 8006ccc:	059a      	lsls	r2, r3, #22
 8006cce:	d402      	bmi.n	8006cd6 <_vfiprintf_r+0x2a>
 8006cd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cd2:	f7ff feb8 	bl	8006a46 <__retarget_lock_acquire_recursive>
 8006cd6:	89ab      	ldrh	r3, [r5, #12]
 8006cd8:	071b      	lsls	r3, r3, #28
 8006cda:	d501      	bpl.n	8006ce0 <_vfiprintf_r+0x34>
 8006cdc:	692b      	ldr	r3, [r5, #16]
 8006cde:	b99b      	cbnz	r3, 8006d08 <_vfiprintf_r+0x5c>
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	f000 fb70 	bl	80073c8 <__swsetup_r>
 8006ce8:	b170      	cbz	r0, 8006d08 <_vfiprintf_r+0x5c>
 8006cea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cec:	07dc      	lsls	r4, r3, #31
 8006cee:	d504      	bpl.n	8006cfa <_vfiprintf_r+0x4e>
 8006cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf4:	b01d      	add	sp, #116	@ 0x74
 8006cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cfa:	89ab      	ldrh	r3, [r5, #12]
 8006cfc:	0598      	lsls	r0, r3, #22
 8006cfe:	d4f7      	bmi.n	8006cf0 <_vfiprintf_r+0x44>
 8006d00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d02:	f7ff fea1 	bl	8006a48 <__retarget_lock_release_recursive>
 8006d06:	e7f3      	b.n	8006cf0 <_vfiprintf_r+0x44>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d0c:	2320      	movs	r3, #32
 8006d0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d12:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d16:	2330      	movs	r3, #48	@ 0x30
 8006d18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006ec8 <_vfiprintf_r+0x21c>
 8006d1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d20:	f04f 0901 	mov.w	r9, #1
 8006d24:	4623      	mov	r3, r4
 8006d26:	469a      	mov	sl, r3
 8006d28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d2c:	b10a      	cbz	r2, 8006d32 <_vfiprintf_r+0x86>
 8006d2e:	2a25      	cmp	r2, #37	@ 0x25
 8006d30:	d1f9      	bne.n	8006d26 <_vfiprintf_r+0x7a>
 8006d32:	ebba 0b04 	subs.w	fp, sl, r4
 8006d36:	d00b      	beq.n	8006d50 <_vfiprintf_r+0xa4>
 8006d38:	465b      	mov	r3, fp
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7ff ffa1 	bl	8006c86 <__sfputs_r>
 8006d44:	3001      	adds	r0, #1
 8006d46:	f000 80a7 	beq.w	8006e98 <_vfiprintf_r+0x1ec>
 8006d4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d4c:	445a      	add	r2, fp
 8006d4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d50:	f89a 3000 	ldrb.w	r3, [sl]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 809f 	beq.w	8006e98 <_vfiprintf_r+0x1ec>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d64:	f10a 0a01 	add.w	sl, sl, #1
 8006d68:	9304      	str	r3, [sp, #16]
 8006d6a:	9307      	str	r3, [sp, #28]
 8006d6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d70:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d72:	4654      	mov	r4, sl
 8006d74:	2205      	movs	r2, #5
 8006d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7a:	4853      	ldr	r0, [pc, #332]	@ (8006ec8 <_vfiprintf_r+0x21c>)
 8006d7c:	f7f9 fa28 	bl	80001d0 <memchr>
 8006d80:	9a04      	ldr	r2, [sp, #16]
 8006d82:	b9d8      	cbnz	r0, 8006dbc <_vfiprintf_r+0x110>
 8006d84:	06d1      	lsls	r1, r2, #27
 8006d86:	bf44      	itt	mi
 8006d88:	2320      	movmi	r3, #32
 8006d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d8e:	0713      	lsls	r3, r2, #28
 8006d90:	bf44      	itt	mi
 8006d92:	232b      	movmi	r3, #43	@ 0x2b
 8006d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d98:	f89a 3000 	ldrb.w	r3, [sl]
 8006d9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d9e:	d015      	beq.n	8006dcc <_vfiprintf_r+0x120>
 8006da0:	9a07      	ldr	r2, [sp, #28]
 8006da2:	4654      	mov	r4, sl
 8006da4:	2000      	movs	r0, #0
 8006da6:	f04f 0c0a 	mov.w	ip, #10
 8006daa:	4621      	mov	r1, r4
 8006dac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006db0:	3b30      	subs	r3, #48	@ 0x30
 8006db2:	2b09      	cmp	r3, #9
 8006db4:	d94b      	bls.n	8006e4e <_vfiprintf_r+0x1a2>
 8006db6:	b1b0      	cbz	r0, 8006de6 <_vfiprintf_r+0x13a>
 8006db8:	9207      	str	r2, [sp, #28]
 8006dba:	e014      	b.n	8006de6 <_vfiprintf_r+0x13a>
 8006dbc:	eba0 0308 	sub.w	r3, r0, r8
 8006dc0:	fa09 f303 	lsl.w	r3, r9, r3
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	9304      	str	r3, [sp, #16]
 8006dc8:	46a2      	mov	sl, r4
 8006dca:	e7d2      	b.n	8006d72 <_vfiprintf_r+0xc6>
 8006dcc:	9b03      	ldr	r3, [sp, #12]
 8006dce:	1d19      	adds	r1, r3, #4
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	9103      	str	r1, [sp, #12]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	bfbb      	ittet	lt
 8006dd8:	425b      	neglt	r3, r3
 8006dda:	f042 0202 	orrlt.w	r2, r2, #2
 8006dde:	9307      	strge	r3, [sp, #28]
 8006de0:	9307      	strlt	r3, [sp, #28]
 8006de2:	bfb8      	it	lt
 8006de4:	9204      	strlt	r2, [sp, #16]
 8006de6:	7823      	ldrb	r3, [r4, #0]
 8006de8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dea:	d10a      	bne.n	8006e02 <_vfiprintf_r+0x156>
 8006dec:	7863      	ldrb	r3, [r4, #1]
 8006dee:	2b2a      	cmp	r3, #42	@ 0x2a
 8006df0:	d132      	bne.n	8006e58 <_vfiprintf_r+0x1ac>
 8006df2:	9b03      	ldr	r3, [sp, #12]
 8006df4:	1d1a      	adds	r2, r3, #4
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	9203      	str	r2, [sp, #12]
 8006dfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006dfe:	3402      	adds	r4, #2
 8006e00:	9305      	str	r3, [sp, #20]
 8006e02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ed8 <_vfiprintf_r+0x22c>
 8006e06:	7821      	ldrb	r1, [r4, #0]
 8006e08:	2203      	movs	r2, #3
 8006e0a:	4650      	mov	r0, sl
 8006e0c:	f7f9 f9e0 	bl	80001d0 <memchr>
 8006e10:	b138      	cbz	r0, 8006e22 <_vfiprintf_r+0x176>
 8006e12:	9b04      	ldr	r3, [sp, #16]
 8006e14:	eba0 000a 	sub.w	r0, r0, sl
 8006e18:	2240      	movs	r2, #64	@ 0x40
 8006e1a:	4082      	lsls	r2, r0
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	3401      	adds	r4, #1
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e26:	4829      	ldr	r0, [pc, #164]	@ (8006ecc <_vfiprintf_r+0x220>)
 8006e28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e2c:	2206      	movs	r2, #6
 8006e2e:	f7f9 f9cf 	bl	80001d0 <memchr>
 8006e32:	2800      	cmp	r0, #0
 8006e34:	d03f      	beq.n	8006eb6 <_vfiprintf_r+0x20a>
 8006e36:	4b26      	ldr	r3, [pc, #152]	@ (8006ed0 <_vfiprintf_r+0x224>)
 8006e38:	bb1b      	cbnz	r3, 8006e82 <_vfiprintf_r+0x1d6>
 8006e3a:	9b03      	ldr	r3, [sp, #12]
 8006e3c:	3307      	adds	r3, #7
 8006e3e:	f023 0307 	bic.w	r3, r3, #7
 8006e42:	3308      	adds	r3, #8
 8006e44:	9303      	str	r3, [sp, #12]
 8006e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e48:	443b      	add	r3, r7
 8006e4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e4c:	e76a      	b.n	8006d24 <_vfiprintf_r+0x78>
 8006e4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e52:	460c      	mov	r4, r1
 8006e54:	2001      	movs	r0, #1
 8006e56:	e7a8      	b.n	8006daa <_vfiprintf_r+0xfe>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	3401      	adds	r4, #1
 8006e5c:	9305      	str	r3, [sp, #20]
 8006e5e:	4619      	mov	r1, r3
 8006e60:	f04f 0c0a 	mov.w	ip, #10
 8006e64:	4620      	mov	r0, r4
 8006e66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e6a:	3a30      	subs	r2, #48	@ 0x30
 8006e6c:	2a09      	cmp	r2, #9
 8006e6e:	d903      	bls.n	8006e78 <_vfiprintf_r+0x1cc>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d0c6      	beq.n	8006e02 <_vfiprintf_r+0x156>
 8006e74:	9105      	str	r1, [sp, #20]
 8006e76:	e7c4      	b.n	8006e02 <_vfiprintf_r+0x156>
 8006e78:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e7f0      	b.n	8006e64 <_vfiprintf_r+0x1b8>
 8006e82:	ab03      	add	r3, sp, #12
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	462a      	mov	r2, r5
 8006e88:	4b12      	ldr	r3, [pc, #72]	@ (8006ed4 <_vfiprintf_r+0x228>)
 8006e8a:	a904      	add	r1, sp, #16
 8006e8c:	4630      	mov	r0, r6
 8006e8e:	f3af 8000 	nop.w
 8006e92:	4607      	mov	r7, r0
 8006e94:	1c78      	adds	r0, r7, #1
 8006e96:	d1d6      	bne.n	8006e46 <_vfiprintf_r+0x19a>
 8006e98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e9a:	07d9      	lsls	r1, r3, #31
 8006e9c:	d405      	bmi.n	8006eaa <_vfiprintf_r+0x1fe>
 8006e9e:	89ab      	ldrh	r3, [r5, #12]
 8006ea0:	059a      	lsls	r2, r3, #22
 8006ea2:	d402      	bmi.n	8006eaa <_vfiprintf_r+0x1fe>
 8006ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ea6:	f7ff fdcf 	bl	8006a48 <__retarget_lock_release_recursive>
 8006eaa:	89ab      	ldrh	r3, [r5, #12]
 8006eac:	065b      	lsls	r3, r3, #25
 8006eae:	f53f af1f 	bmi.w	8006cf0 <_vfiprintf_r+0x44>
 8006eb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006eb4:	e71e      	b.n	8006cf4 <_vfiprintf_r+0x48>
 8006eb6:	ab03      	add	r3, sp, #12
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	462a      	mov	r2, r5
 8006ebc:	4b05      	ldr	r3, [pc, #20]	@ (8006ed4 <_vfiprintf_r+0x228>)
 8006ebe:	a904      	add	r1, sp, #16
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f000 f879 	bl	8006fb8 <_printf_i>
 8006ec6:	e7e4      	b.n	8006e92 <_vfiprintf_r+0x1e6>
 8006ec8:	08007690 	.word	0x08007690
 8006ecc:	0800769a 	.word	0x0800769a
 8006ed0:	00000000 	.word	0x00000000
 8006ed4:	08006c87 	.word	0x08006c87
 8006ed8:	08007696 	.word	0x08007696

08006edc <_printf_common>:
 8006edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee0:	4616      	mov	r6, r2
 8006ee2:	4698      	mov	r8, r3
 8006ee4:	688a      	ldr	r2, [r1, #8]
 8006ee6:	690b      	ldr	r3, [r1, #16]
 8006ee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006eec:	4293      	cmp	r3, r2
 8006eee:	bfb8      	it	lt
 8006ef0:	4613      	movlt	r3, r2
 8006ef2:	6033      	str	r3, [r6, #0]
 8006ef4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ef8:	4607      	mov	r7, r0
 8006efa:	460c      	mov	r4, r1
 8006efc:	b10a      	cbz	r2, 8006f02 <_printf_common+0x26>
 8006efe:	3301      	adds	r3, #1
 8006f00:	6033      	str	r3, [r6, #0]
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	0699      	lsls	r1, r3, #26
 8006f06:	bf42      	ittt	mi
 8006f08:	6833      	ldrmi	r3, [r6, #0]
 8006f0a:	3302      	addmi	r3, #2
 8006f0c:	6033      	strmi	r3, [r6, #0]
 8006f0e:	6825      	ldr	r5, [r4, #0]
 8006f10:	f015 0506 	ands.w	r5, r5, #6
 8006f14:	d106      	bne.n	8006f24 <_printf_common+0x48>
 8006f16:	f104 0a19 	add.w	sl, r4, #25
 8006f1a:	68e3      	ldr	r3, [r4, #12]
 8006f1c:	6832      	ldr	r2, [r6, #0]
 8006f1e:	1a9b      	subs	r3, r3, r2
 8006f20:	42ab      	cmp	r3, r5
 8006f22:	dc26      	bgt.n	8006f72 <_printf_common+0x96>
 8006f24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f28:	6822      	ldr	r2, [r4, #0]
 8006f2a:	3b00      	subs	r3, #0
 8006f2c:	bf18      	it	ne
 8006f2e:	2301      	movne	r3, #1
 8006f30:	0692      	lsls	r2, r2, #26
 8006f32:	d42b      	bmi.n	8006f8c <_printf_common+0xb0>
 8006f34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f38:	4641      	mov	r1, r8
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	47c8      	blx	r9
 8006f3e:	3001      	adds	r0, #1
 8006f40:	d01e      	beq.n	8006f80 <_printf_common+0xa4>
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	6922      	ldr	r2, [r4, #16]
 8006f46:	f003 0306 	and.w	r3, r3, #6
 8006f4a:	2b04      	cmp	r3, #4
 8006f4c:	bf02      	ittt	eq
 8006f4e:	68e5      	ldreq	r5, [r4, #12]
 8006f50:	6833      	ldreq	r3, [r6, #0]
 8006f52:	1aed      	subeq	r5, r5, r3
 8006f54:	68a3      	ldr	r3, [r4, #8]
 8006f56:	bf0c      	ite	eq
 8006f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f5c:	2500      	movne	r5, #0
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	bfc4      	itt	gt
 8006f62:	1a9b      	subgt	r3, r3, r2
 8006f64:	18ed      	addgt	r5, r5, r3
 8006f66:	2600      	movs	r6, #0
 8006f68:	341a      	adds	r4, #26
 8006f6a:	42b5      	cmp	r5, r6
 8006f6c:	d11a      	bne.n	8006fa4 <_printf_common+0xc8>
 8006f6e:	2000      	movs	r0, #0
 8006f70:	e008      	b.n	8006f84 <_printf_common+0xa8>
 8006f72:	2301      	movs	r3, #1
 8006f74:	4652      	mov	r2, sl
 8006f76:	4641      	mov	r1, r8
 8006f78:	4638      	mov	r0, r7
 8006f7a:	47c8      	blx	r9
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	d103      	bne.n	8006f88 <_printf_common+0xac>
 8006f80:	f04f 30ff 	mov.w	r0, #4294967295
 8006f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f88:	3501      	adds	r5, #1
 8006f8a:	e7c6      	b.n	8006f1a <_printf_common+0x3e>
 8006f8c:	18e1      	adds	r1, r4, r3
 8006f8e:	1c5a      	adds	r2, r3, #1
 8006f90:	2030      	movs	r0, #48	@ 0x30
 8006f92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f96:	4422      	add	r2, r4
 8006f98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006fa0:	3302      	adds	r3, #2
 8006fa2:	e7c7      	b.n	8006f34 <_printf_common+0x58>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	4622      	mov	r2, r4
 8006fa8:	4641      	mov	r1, r8
 8006faa:	4638      	mov	r0, r7
 8006fac:	47c8      	blx	r9
 8006fae:	3001      	adds	r0, #1
 8006fb0:	d0e6      	beq.n	8006f80 <_printf_common+0xa4>
 8006fb2:	3601      	adds	r6, #1
 8006fb4:	e7d9      	b.n	8006f6a <_printf_common+0x8e>
	...

08006fb8 <_printf_i>:
 8006fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	7e0f      	ldrb	r7, [r1, #24]
 8006fbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fc0:	2f78      	cmp	r7, #120	@ 0x78
 8006fc2:	4691      	mov	r9, r2
 8006fc4:	4680      	mov	r8, r0
 8006fc6:	460c      	mov	r4, r1
 8006fc8:	469a      	mov	sl, r3
 8006fca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fce:	d807      	bhi.n	8006fe0 <_printf_i+0x28>
 8006fd0:	2f62      	cmp	r7, #98	@ 0x62
 8006fd2:	d80a      	bhi.n	8006fea <_printf_i+0x32>
 8006fd4:	2f00      	cmp	r7, #0
 8006fd6:	f000 80d1 	beq.w	800717c <_printf_i+0x1c4>
 8006fda:	2f58      	cmp	r7, #88	@ 0x58
 8006fdc:	f000 80b8 	beq.w	8007150 <_printf_i+0x198>
 8006fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fe4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fe8:	e03a      	b.n	8007060 <_printf_i+0xa8>
 8006fea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fee:	2b15      	cmp	r3, #21
 8006ff0:	d8f6      	bhi.n	8006fe0 <_printf_i+0x28>
 8006ff2:	a101      	add	r1, pc, #4	@ (adr r1, 8006ff8 <_printf_i+0x40>)
 8006ff4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ff8:	08007051 	.word	0x08007051
 8006ffc:	08007065 	.word	0x08007065
 8007000:	08006fe1 	.word	0x08006fe1
 8007004:	08006fe1 	.word	0x08006fe1
 8007008:	08006fe1 	.word	0x08006fe1
 800700c:	08006fe1 	.word	0x08006fe1
 8007010:	08007065 	.word	0x08007065
 8007014:	08006fe1 	.word	0x08006fe1
 8007018:	08006fe1 	.word	0x08006fe1
 800701c:	08006fe1 	.word	0x08006fe1
 8007020:	08006fe1 	.word	0x08006fe1
 8007024:	08007163 	.word	0x08007163
 8007028:	0800708f 	.word	0x0800708f
 800702c:	0800711d 	.word	0x0800711d
 8007030:	08006fe1 	.word	0x08006fe1
 8007034:	08006fe1 	.word	0x08006fe1
 8007038:	08007185 	.word	0x08007185
 800703c:	08006fe1 	.word	0x08006fe1
 8007040:	0800708f 	.word	0x0800708f
 8007044:	08006fe1 	.word	0x08006fe1
 8007048:	08006fe1 	.word	0x08006fe1
 800704c:	08007125 	.word	0x08007125
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	1d1a      	adds	r2, r3, #4
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6032      	str	r2, [r6, #0]
 8007058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800705c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007060:	2301      	movs	r3, #1
 8007062:	e09c      	b.n	800719e <_printf_i+0x1e6>
 8007064:	6833      	ldr	r3, [r6, #0]
 8007066:	6820      	ldr	r0, [r4, #0]
 8007068:	1d19      	adds	r1, r3, #4
 800706a:	6031      	str	r1, [r6, #0]
 800706c:	0606      	lsls	r6, r0, #24
 800706e:	d501      	bpl.n	8007074 <_printf_i+0xbc>
 8007070:	681d      	ldr	r5, [r3, #0]
 8007072:	e003      	b.n	800707c <_printf_i+0xc4>
 8007074:	0645      	lsls	r5, r0, #25
 8007076:	d5fb      	bpl.n	8007070 <_printf_i+0xb8>
 8007078:	f9b3 5000 	ldrsh.w	r5, [r3]
 800707c:	2d00      	cmp	r5, #0
 800707e:	da03      	bge.n	8007088 <_printf_i+0xd0>
 8007080:	232d      	movs	r3, #45	@ 0x2d
 8007082:	426d      	negs	r5, r5
 8007084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007088:	4858      	ldr	r0, [pc, #352]	@ (80071ec <_printf_i+0x234>)
 800708a:	230a      	movs	r3, #10
 800708c:	e011      	b.n	80070b2 <_printf_i+0xfa>
 800708e:	6821      	ldr	r1, [r4, #0]
 8007090:	6833      	ldr	r3, [r6, #0]
 8007092:	0608      	lsls	r0, r1, #24
 8007094:	f853 5b04 	ldr.w	r5, [r3], #4
 8007098:	d402      	bmi.n	80070a0 <_printf_i+0xe8>
 800709a:	0649      	lsls	r1, r1, #25
 800709c:	bf48      	it	mi
 800709e:	b2ad      	uxthmi	r5, r5
 80070a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80070a2:	4852      	ldr	r0, [pc, #328]	@ (80071ec <_printf_i+0x234>)
 80070a4:	6033      	str	r3, [r6, #0]
 80070a6:	bf14      	ite	ne
 80070a8:	230a      	movne	r3, #10
 80070aa:	2308      	moveq	r3, #8
 80070ac:	2100      	movs	r1, #0
 80070ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070b2:	6866      	ldr	r6, [r4, #4]
 80070b4:	60a6      	str	r6, [r4, #8]
 80070b6:	2e00      	cmp	r6, #0
 80070b8:	db05      	blt.n	80070c6 <_printf_i+0x10e>
 80070ba:	6821      	ldr	r1, [r4, #0]
 80070bc:	432e      	orrs	r6, r5
 80070be:	f021 0104 	bic.w	r1, r1, #4
 80070c2:	6021      	str	r1, [r4, #0]
 80070c4:	d04b      	beq.n	800715e <_printf_i+0x1a6>
 80070c6:	4616      	mov	r6, r2
 80070c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80070cc:	fb03 5711 	mls	r7, r3, r1, r5
 80070d0:	5dc7      	ldrb	r7, [r0, r7]
 80070d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070d6:	462f      	mov	r7, r5
 80070d8:	42bb      	cmp	r3, r7
 80070da:	460d      	mov	r5, r1
 80070dc:	d9f4      	bls.n	80070c8 <_printf_i+0x110>
 80070de:	2b08      	cmp	r3, #8
 80070e0:	d10b      	bne.n	80070fa <_printf_i+0x142>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	07df      	lsls	r7, r3, #31
 80070e6:	d508      	bpl.n	80070fa <_printf_i+0x142>
 80070e8:	6923      	ldr	r3, [r4, #16]
 80070ea:	6861      	ldr	r1, [r4, #4]
 80070ec:	4299      	cmp	r1, r3
 80070ee:	bfde      	ittt	le
 80070f0:	2330      	movle	r3, #48	@ 0x30
 80070f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070fa:	1b92      	subs	r2, r2, r6
 80070fc:	6122      	str	r2, [r4, #16]
 80070fe:	f8cd a000 	str.w	sl, [sp]
 8007102:	464b      	mov	r3, r9
 8007104:	aa03      	add	r2, sp, #12
 8007106:	4621      	mov	r1, r4
 8007108:	4640      	mov	r0, r8
 800710a:	f7ff fee7 	bl	8006edc <_printf_common>
 800710e:	3001      	adds	r0, #1
 8007110:	d14a      	bne.n	80071a8 <_printf_i+0x1f0>
 8007112:	f04f 30ff 	mov.w	r0, #4294967295
 8007116:	b004      	add	sp, #16
 8007118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	f043 0320 	orr.w	r3, r3, #32
 8007122:	6023      	str	r3, [r4, #0]
 8007124:	4832      	ldr	r0, [pc, #200]	@ (80071f0 <_printf_i+0x238>)
 8007126:	2778      	movs	r7, #120	@ 0x78
 8007128:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	6831      	ldr	r1, [r6, #0]
 8007130:	061f      	lsls	r7, r3, #24
 8007132:	f851 5b04 	ldr.w	r5, [r1], #4
 8007136:	d402      	bmi.n	800713e <_printf_i+0x186>
 8007138:	065f      	lsls	r7, r3, #25
 800713a:	bf48      	it	mi
 800713c:	b2ad      	uxthmi	r5, r5
 800713e:	6031      	str	r1, [r6, #0]
 8007140:	07d9      	lsls	r1, r3, #31
 8007142:	bf44      	itt	mi
 8007144:	f043 0320 	orrmi.w	r3, r3, #32
 8007148:	6023      	strmi	r3, [r4, #0]
 800714a:	b11d      	cbz	r5, 8007154 <_printf_i+0x19c>
 800714c:	2310      	movs	r3, #16
 800714e:	e7ad      	b.n	80070ac <_printf_i+0xf4>
 8007150:	4826      	ldr	r0, [pc, #152]	@ (80071ec <_printf_i+0x234>)
 8007152:	e7e9      	b.n	8007128 <_printf_i+0x170>
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	f023 0320 	bic.w	r3, r3, #32
 800715a:	6023      	str	r3, [r4, #0]
 800715c:	e7f6      	b.n	800714c <_printf_i+0x194>
 800715e:	4616      	mov	r6, r2
 8007160:	e7bd      	b.n	80070de <_printf_i+0x126>
 8007162:	6833      	ldr	r3, [r6, #0]
 8007164:	6825      	ldr	r5, [r4, #0]
 8007166:	6961      	ldr	r1, [r4, #20]
 8007168:	1d18      	adds	r0, r3, #4
 800716a:	6030      	str	r0, [r6, #0]
 800716c:	062e      	lsls	r6, r5, #24
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	d501      	bpl.n	8007176 <_printf_i+0x1be>
 8007172:	6019      	str	r1, [r3, #0]
 8007174:	e002      	b.n	800717c <_printf_i+0x1c4>
 8007176:	0668      	lsls	r0, r5, #25
 8007178:	d5fb      	bpl.n	8007172 <_printf_i+0x1ba>
 800717a:	8019      	strh	r1, [r3, #0]
 800717c:	2300      	movs	r3, #0
 800717e:	6123      	str	r3, [r4, #16]
 8007180:	4616      	mov	r6, r2
 8007182:	e7bc      	b.n	80070fe <_printf_i+0x146>
 8007184:	6833      	ldr	r3, [r6, #0]
 8007186:	1d1a      	adds	r2, r3, #4
 8007188:	6032      	str	r2, [r6, #0]
 800718a:	681e      	ldr	r6, [r3, #0]
 800718c:	6862      	ldr	r2, [r4, #4]
 800718e:	2100      	movs	r1, #0
 8007190:	4630      	mov	r0, r6
 8007192:	f7f9 f81d 	bl	80001d0 <memchr>
 8007196:	b108      	cbz	r0, 800719c <_printf_i+0x1e4>
 8007198:	1b80      	subs	r0, r0, r6
 800719a:	6060      	str	r0, [r4, #4]
 800719c:	6863      	ldr	r3, [r4, #4]
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	2300      	movs	r3, #0
 80071a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071a6:	e7aa      	b.n	80070fe <_printf_i+0x146>
 80071a8:	6923      	ldr	r3, [r4, #16]
 80071aa:	4632      	mov	r2, r6
 80071ac:	4649      	mov	r1, r9
 80071ae:	4640      	mov	r0, r8
 80071b0:	47d0      	blx	sl
 80071b2:	3001      	adds	r0, #1
 80071b4:	d0ad      	beq.n	8007112 <_printf_i+0x15a>
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	079b      	lsls	r3, r3, #30
 80071ba:	d413      	bmi.n	80071e4 <_printf_i+0x22c>
 80071bc:	68e0      	ldr	r0, [r4, #12]
 80071be:	9b03      	ldr	r3, [sp, #12]
 80071c0:	4298      	cmp	r0, r3
 80071c2:	bfb8      	it	lt
 80071c4:	4618      	movlt	r0, r3
 80071c6:	e7a6      	b.n	8007116 <_printf_i+0x15e>
 80071c8:	2301      	movs	r3, #1
 80071ca:	4632      	mov	r2, r6
 80071cc:	4649      	mov	r1, r9
 80071ce:	4640      	mov	r0, r8
 80071d0:	47d0      	blx	sl
 80071d2:	3001      	adds	r0, #1
 80071d4:	d09d      	beq.n	8007112 <_printf_i+0x15a>
 80071d6:	3501      	adds	r5, #1
 80071d8:	68e3      	ldr	r3, [r4, #12]
 80071da:	9903      	ldr	r1, [sp, #12]
 80071dc:	1a5b      	subs	r3, r3, r1
 80071de:	42ab      	cmp	r3, r5
 80071e0:	dcf2      	bgt.n	80071c8 <_printf_i+0x210>
 80071e2:	e7eb      	b.n	80071bc <_printf_i+0x204>
 80071e4:	2500      	movs	r5, #0
 80071e6:	f104 0619 	add.w	r6, r4, #25
 80071ea:	e7f5      	b.n	80071d8 <_printf_i+0x220>
 80071ec:	080076a1 	.word	0x080076a1
 80071f0:	080076b2 	.word	0x080076b2

080071f4 <__sflush_r>:
 80071f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071fc:	0716      	lsls	r6, r2, #28
 80071fe:	4605      	mov	r5, r0
 8007200:	460c      	mov	r4, r1
 8007202:	d454      	bmi.n	80072ae <__sflush_r+0xba>
 8007204:	684b      	ldr	r3, [r1, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	dc02      	bgt.n	8007210 <__sflush_r+0x1c>
 800720a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd48      	ble.n	80072a2 <__sflush_r+0xae>
 8007210:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007212:	2e00      	cmp	r6, #0
 8007214:	d045      	beq.n	80072a2 <__sflush_r+0xae>
 8007216:	2300      	movs	r3, #0
 8007218:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800721c:	682f      	ldr	r7, [r5, #0]
 800721e:	6a21      	ldr	r1, [r4, #32]
 8007220:	602b      	str	r3, [r5, #0]
 8007222:	d030      	beq.n	8007286 <__sflush_r+0x92>
 8007224:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007226:	89a3      	ldrh	r3, [r4, #12]
 8007228:	0759      	lsls	r1, r3, #29
 800722a:	d505      	bpl.n	8007238 <__sflush_r+0x44>
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	1ad2      	subs	r2, r2, r3
 8007230:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007232:	b10b      	cbz	r3, 8007238 <__sflush_r+0x44>
 8007234:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007236:	1ad2      	subs	r2, r2, r3
 8007238:	2300      	movs	r3, #0
 800723a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800723c:	6a21      	ldr	r1, [r4, #32]
 800723e:	4628      	mov	r0, r5
 8007240:	47b0      	blx	r6
 8007242:	1c43      	adds	r3, r0, #1
 8007244:	89a3      	ldrh	r3, [r4, #12]
 8007246:	d106      	bne.n	8007256 <__sflush_r+0x62>
 8007248:	6829      	ldr	r1, [r5, #0]
 800724a:	291d      	cmp	r1, #29
 800724c:	d82b      	bhi.n	80072a6 <__sflush_r+0xb2>
 800724e:	4a2a      	ldr	r2, [pc, #168]	@ (80072f8 <__sflush_r+0x104>)
 8007250:	40ca      	lsrs	r2, r1
 8007252:	07d6      	lsls	r6, r2, #31
 8007254:	d527      	bpl.n	80072a6 <__sflush_r+0xb2>
 8007256:	2200      	movs	r2, #0
 8007258:	6062      	str	r2, [r4, #4]
 800725a:	04d9      	lsls	r1, r3, #19
 800725c:	6922      	ldr	r2, [r4, #16]
 800725e:	6022      	str	r2, [r4, #0]
 8007260:	d504      	bpl.n	800726c <__sflush_r+0x78>
 8007262:	1c42      	adds	r2, r0, #1
 8007264:	d101      	bne.n	800726a <__sflush_r+0x76>
 8007266:	682b      	ldr	r3, [r5, #0]
 8007268:	b903      	cbnz	r3, 800726c <__sflush_r+0x78>
 800726a:	6560      	str	r0, [r4, #84]	@ 0x54
 800726c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800726e:	602f      	str	r7, [r5, #0]
 8007270:	b1b9      	cbz	r1, 80072a2 <__sflush_r+0xae>
 8007272:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007276:	4299      	cmp	r1, r3
 8007278:	d002      	beq.n	8007280 <__sflush_r+0x8c>
 800727a:	4628      	mov	r0, r5
 800727c:	f7ff fbf4 	bl	8006a68 <_free_r>
 8007280:	2300      	movs	r3, #0
 8007282:	6363      	str	r3, [r4, #52]	@ 0x34
 8007284:	e00d      	b.n	80072a2 <__sflush_r+0xae>
 8007286:	2301      	movs	r3, #1
 8007288:	4628      	mov	r0, r5
 800728a:	47b0      	blx	r6
 800728c:	4602      	mov	r2, r0
 800728e:	1c50      	adds	r0, r2, #1
 8007290:	d1c9      	bne.n	8007226 <__sflush_r+0x32>
 8007292:	682b      	ldr	r3, [r5, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d0c6      	beq.n	8007226 <__sflush_r+0x32>
 8007298:	2b1d      	cmp	r3, #29
 800729a:	d001      	beq.n	80072a0 <__sflush_r+0xac>
 800729c:	2b16      	cmp	r3, #22
 800729e:	d11e      	bne.n	80072de <__sflush_r+0xea>
 80072a0:	602f      	str	r7, [r5, #0]
 80072a2:	2000      	movs	r0, #0
 80072a4:	e022      	b.n	80072ec <__sflush_r+0xf8>
 80072a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072aa:	b21b      	sxth	r3, r3
 80072ac:	e01b      	b.n	80072e6 <__sflush_r+0xf2>
 80072ae:	690f      	ldr	r7, [r1, #16]
 80072b0:	2f00      	cmp	r7, #0
 80072b2:	d0f6      	beq.n	80072a2 <__sflush_r+0xae>
 80072b4:	0793      	lsls	r3, r2, #30
 80072b6:	680e      	ldr	r6, [r1, #0]
 80072b8:	bf08      	it	eq
 80072ba:	694b      	ldreq	r3, [r1, #20]
 80072bc:	600f      	str	r7, [r1, #0]
 80072be:	bf18      	it	ne
 80072c0:	2300      	movne	r3, #0
 80072c2:	eba6 0807 	sub.w	r8, r6, r7
 80072c6:	608b      	str	r3, [r1, #8]
 80072c8:	f1b8 0f00 	cmp.w	r8, #0
 80072cc:	dde9      	ble.n	80072a2 <__sflush_r+0xae>
 80072ce:	6a21      	ldr	r1, [r4, #32]
 80072d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80072d2:	4643      	mov	r3, r8
 80072d4:	463a      	mov	r2, r7
 80072d6:	4628      	mov	r0, r5
 80072d8:	47b0      	blx	r6
 80072da:	2800      	cmp	r0, #0
 80072dc:	dc08      	bgt.n	80072f0 <__sflush_r+0xfc>
 80072de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072e6:	81a3      	strh	r3, [r4, #12]
 80072e8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072f0:	4407      	add	r7, r0
 80072f2:	eba8 0800 	sub.w	r8, r8, r0
 80072f6:	e7e7      	b.n	80072c8 <__sflush_r+0xd4>
 80072f8:	20400001 	.word	0x20400001

080072fc <_fflush_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	690b      	ldr	r3, [r1, #16]
 8007300:	4605      	mov	r5, r0
 8007302:	460c      	mov	r4, r1
 8007304:	b913      	cbnz	r3, 800730c <_fflush_r+0x10>
 8007306:	2500      	movs	r5, #0
 8007308:	4628      	mov	r0, r5
 800730a:	bd38      	pop	{r3, r4, r5, pc}
 800730c:	b118      	cbz	r0, 8007316 <_fflush_r+0x1a>
 800730e:	6a03      	ldr	r3, [r0, #32]
 8007310:	b90b      	cbnz	r3, 8007316 <_fflush_r+0x1a>
 8007312:	f7ff fa35 	bl	8006780 <__sinit>
 8007316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0f3      	beq.n	8007306 <_fflush_r+0xa>
 800731e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007320:	07d0      	lsls	r0, r2, #31
 8007322:	d404      	bmi.n	800732e <_fflush_r+0x32>
 8007324:	0599      	lsls	r1, r3, #22
 8007326:	d402      	bmi.n	800732e <_fflush_r+0x32>
 8007328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800732a:	f7ff fb8c 	bl	8006a46 <__retarget_lock_acquire_recursive>
 800732e:	4628      	mov	r0, r5
 8007330:	4621      	mov	r1, r4
 8007332:	f7ff ff5f 	bl	80071f4 <__sflush_r>
 8007336:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007338:	07da      	lsls	r2, r3, #31
 800733a:	4605      	mov	r5, r0
 800733c:	d4e4      	bmi.n	8007308 <_fflush_r+0xc>
 800733e:	89a3      	ldrh	r3, [r4, #12]
 8007340:	059b      	lsls	r3, r3, #22
 8007342:	d4e1      	bmi.n	8007308 <_fflush_r+0xc>
 8007344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007346:	f7ff fb7f 	bl	8006a48 <__retarget_lock_release_recursive>
 800734a:	e7dd      	b.n	8007308 <_fflush_r+0xc>

0800734c <__swbuf_r>:
 800734c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800734e:	460e      	mov	r6, r1
 8007350:	4614      	mov	r4, r2
 8007352:	4605      	mov	r5, r0
 8007354:	b118      	cbz	r0, 800735e <__swbuf_r+0x12>
 8007356:	6a03      	ldr	r3, [r0, #32]
 8007358:	b90b      	cbnz	r3, 800735e <__swbuf_r+0x12>
 800735a:	f7ff fa11 	bl	8006780 <__sinit>
 800735e:	69a3      	ldr	r3, [r4, #24]
 8007360:	60a3      	str	r3, [r4, #8]
 8007362:	89a3      	ldrh	r3, [r4, #12]
 8007364:	071a      	lsls	r2, r3, #28
 8007366:	d501      	bpl.n	800736c <__swbuf_r+0x20>
 8007368:	6923      	ldr	r3, [r4, #16]
 800736a:	b943      	cbnz	r3, 800737e <__swbuf_r+0x32>
 800736c:	4621      	mov	r1, r4
 800736e:	4628      	mov	r0, r5
 8007370:	f000 f82a 	bl	80073c8 <__swsetup_r>
 8007374:	b118      	cbz	r0, 800737e <__swbuf_r+0x32>
 8007376:	f04f 37ff 	mov.w	r7, #4294967295
 800737a:	4638      	mov	r0, r7
 800737c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	6922      	ldr	r2, [r4, #16]
 8007382:	1a98      	subs	r0, r3, r2
 8007384:	6963      	ldr	r3, [r4, #20]
 8007386:	b2f6      	uxtb	r6, r6
 8007388:	4283      	cmp	r3, r0
 800738a:	4637      	mov	r7, r6
 800738c:	dc05      	bgt.n	800739a <__swbuf_r+0x4e>
 800738e:	4621      	mov	r1, r4
 8007390:	4628      	mov	r0, r5
 8007392:	f7ff ffb3 	bl	80072fc <_fflush_r>
 8007396:	2800      	cmp	r0, #0
 8007398:	d1ed      	bne.n	8007376 <__swbuf_r+0x2a>
 800739a:	68a3      	ldr	r3, [r4, #8]
 800739c:	3b01      	subs	r3, #1
 800739e:	60a3      	str	r3, [r4, #8]
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	1c5a      	adds	r2, r3, #1
 80073a4:	6022      	str	r2, [r4, #0]
 80073a6:	701e      	strb	r6, [r3, #0]
 80073a8:	6962      	ldr	r2, [r4, #20]
 80073aa:	1c43      	adds	r3, r0, #1
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d004      	beq.n	80073ba <__swbuf_r+0x6e>
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	07db      	lsls	r3, r3, #31
 80073b4:	d5e1      	bpl.n	800737a <__swbuf_r+0x2e>
 80073b6:	2e0a      	cmp	r6, #10
 80073b8:	d1df      	bne.n	800737a <__swbuf_r+0x2e>
 80073ba:	4621      	mov	r1, r4
 80073bc:	4628      	mov	r0, r5
 80073be:	f7ff ff9d 	bl	80072fc <_fflush_r>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d0d9      	beq.n	800737a <__swbuf_r+0x2e>
 80073c6:	e7d6      	b.n	8007376 <__swbuf_r+0x2a>

080073c8 <__swsetup_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4b29      	ldr	r3, [pc, #164]	@ (8007470 <__swsetup_r+0xa8>)
 80073cc:	4605      	mov	r5, r0
 80073ce:	6818      	ldr	r0, [r3, #0]
 80073d0:	460c      	mov	r4, r1
 80073d2:	b118      	cbz	r0, 80073dc <__swsetup_r+0x14>
 80073d4:	6a03      	ldr	r3, [r0, #32]
 80073d6:	b90b      	cbnz	r3, 80073dc <__swsetup_r+0x14>
 80073d8:	f7ff f9d2 	bl	8006780 <__sinit>
 80073dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e0:	0719      	lsls	r1, r3, #28
 80073e2:	d422      	bmi.n	800742a <__swsetup_r+0x62>
 80073e4:	06da      	lsls	r2, r3, #27
 80073e6:	d407      	bmi.n	80073f8 <__swsetup_r+0x30>
 80073e8:	2209      	movs	r2, #9
 80073ea:	602a      	str	r2, [r5, #0]
 80073ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073f0:	81a3      	strh	r3, [r4, #12]
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295
 80073f6:	e033      	b.n	8007460 <__swsetup_r+0x98>
 80073f8:	0758      	lsls	r0, r3, #29
 80073fa:	d512      	bpl.n	8007422 <__swsetup_r+0x5a>
 80073fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073fe:	b141      	cbz	r1, 8007412 <__swsetup_r+0x4a>
 8007400:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007404:	4299      	cmp	r1, r3
 8007406:	d002      	beq.n	800740e <__swsetup_r+0x46>
 8007408:	4628      	mov	r0, r5
 800740a:	f7ff fb2d 	bl	8006a68 <_free_r>
 800740e:	2300      	movs	r3, #0
 8007410:	6363      	str	r3, [r4, #52]	@ 0x34
 8007412:	89a3      	ldrh	r3, [r4, #12]
 8007414:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007418:	81a3      	strh	r3, [r4, #12]
 800741a:	2300      	movs	r3, #0
 800741c:	6063      	str	r3, [r4, #4]
 800741e:	6923      	ldr	r3, [r4, #16]
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	89a3      	ldrh	r3, [r4, #12]
 8007424:	f043 0308 	orr.w	r3, r3, #8
 8007428:	81a3      	strh	r3, [r4, #12]
 800742a:	6923      	ldr	r3, [r4, #16]
 800742c:	b94b      	cbnz	r3, 8007442 <__swsetup_r+0x7a>
 800742e:	89a3      	ldrh	r3, [r4, #12]
 8007430:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007438:	d003      	beq.n	8007442 <__swsetup_r+0x7a>
 800743a:	4621      	mov	r1, r4
 800743c:	4628      	mov	r0, r5
 800743e:	f000 f84f 	bl	80074e0 <__smakebuf_r>
 8007442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007446:	f013 0201 	ands.w	r2, r3, #1
 800744a:	d00a      	beq.n	8007462 <__swsetup_r+0x9a>
 800744c:	2200      	movs	r2, #0
 800744e:	60a2      	str	r2, [r4, #8]
 8007450:	6962      	ldr	r2, [r4, #20]
 8007452:	4252      	negs	r2, r2
 8007454:	61a2      	str	r2, [r4, #24]
 8007456:	6922      	ldr	r2, [r4, #16]
 8007458:	b942      	cbnz	r2, 800746c <__swsetup_r+0xa4>
 800745a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800745e:	d1c5      	bne.n	80073ec <__swsetup_r+0x24>
 8007460:	bd38      	pop	{r3, r4, r5, pc}
 8007462:	0799      	lsls	r1, r3, #30
 8007464:	bf58      	it	pl
 8007466:	6962      	ldrpl	r2, [r4, #20]
 8007468:	60a2      	str	r2, [r4, #8]
 800746a:	e7f4      	b.n	8007456 <__swsetup_r+0x8e>
 800746c:	2000      	movs	r0, #0
 800746e:	e7f7      	b.n	8007460 <__swsetup_r+0x98>
 8007470:	2000001c 	.word	0x2000001c

08007474 <_sbrk_r>:
 8007474:	b538      	push	{r3, r4, r5, lr}
 8007476:	4d06      	ldr	r5, [pc, #24]	@ (8007490 <_sbrk_r+0x1c>)
 8007478:	2300      	movs	r3, #0
 800747a:	4604      	mov	r4, r0
 800747c:	4608      	mov	r0, r1
 800747e:	602b      	str	r3, [r5, #0]
 8007480:	f7f9 fc0a 	bl	8000c98 <_sbrk>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	d102      	bne.n	800748e <_sbrk_r+0x1a>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	b103      	cbz	r3, 800748e <_sbrk_r+0x1a>
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	bd38      	pop	{r3, r4, r5, pc}
 8007490:	20004cd8 	.word	0x20004cd8

08007494 <__swhatbuf_r>:
 8007494:	b570      	push	{r4, r5, r6, lr}
 8007496:	460c      	mov	r4, r1
 8007498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800749c:	2900      	cmp	r1, #0
 800749e:	b096      	sub	sp, #88	@ 0x58
 80074a0:	4615      	mov	r5, r2
 80074a2:	461e      	mov	r6, r3
 80074a4:	da0d      	bge.n	80074c2 <__swhatbuf_r+0x2e>
 80074a6:	89a3      	ldrh	r3, [r4, #12]
 80074a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074ac:	f04f 0100 	mov.w	r1, #0
 80074b0:	bf14      	ite	ne
 80074b2:	2340      	movne	r3, #64	@ 0x40
 80074b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074b8:	2000      	movs	r0, #0
 80074ba:	6031      	str	r1, [r6, #0]
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	b016      	add	sp, #88	@ 0x58
 80074c0:	bd70      	pop	{r4, r5, r6, pc}
 80074c2:	466a      	mov	r2, sp
 80074c4:	f000 f848 	bl	8007558 <_fstat_r>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	dbec      	blt.n	80074a6 <__swhatbuf_r+0x12>
 80074cc:	9901      	ldr	r1, [sp, #4]
 80074ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074d6:	4259      	negs	r1, r3
 80074d8:	4159      	adcs	r1, r3
 80074da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074de:	e7eb      	b.n	80074b8 <__swhatbuf_r+0x24>

080074e0 <__smakebuf_r>:
 80074e0:	898b      	ldrh	r3, [r1, #12]
 80074e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e4:	079d      	lsls	r5, r3, #30
 80074e6:	4606      	mov	r6, r0
 80074e8:	460c      	mov	r4, r1
 80074ea:	d507      	bpl.n	80074fc <__smakebuf_r+0x1c>
 80074ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074f0:	6023      	str	r3, [r4, #0]
 80074f2:	6123      	str	r3, [r4, #16]
 80074f4:	2301      	movs	r3, #1
 80074f6:	6163      	str	r3, [r4, #20]
 80074f8:	b003      	add	sp, #12
 80074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074fc:	ab01      	add	r3, sp, #4
 80074fe:	466a      	mov	r2, sp
 8007500:	f7ff ffc8 	bl	8007494 <__swhatbuf_r>
 8007504:	9f00      	ldr	r7, [sp, #0]
 8007506:	4605      	mov	r5, r0
 8007508:	4639      	mov	r1, r7
 800750a:	4630      	mov	r0, r6
 800750c:	f7ff fb18 	bl	8006b40 <_malloc_r>
 8007510:	b948      	cbnz	r0, 8007526 <__smakebuf_r+0x46>
 8007512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007516:	059a      	lsls	r2, r3, #22
 8007518:	d4ee      	bmi.n	80074f8 <__smakebuf_r+0x18>
 800751a:	f023 0303 	bic.w	r3, r3, #3
 800751e:	f043 0302 	orr.w	r3, r3, #2
 8007522:	81a3      	strh	r3, [r4, #12]
 8007524:	e7e2      	b.n	80074ec <__smakebuf_r+0xc>
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	6020      	str	r0, [r4, #0]
 800752a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800752e:	81a3      	strh	r3, [r4, #12]
 8007530:	9b01      	ldr	r3, [sp, #4]
 8007532:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007536:	b15b      	cbz	r3, 8007550 <__smakebuf_r+0x70>
 8007538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800753c:	4630      	mov	r0, r6
 800753e:	f000 f81d 	bl	800757c <_isatty_r>
 8007542:	b128      	cbz	r0, 8007550 <__smakebuf_r+0x70>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	f023 0303 	bic.w	r3, r3, #3
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	431d      	orrs	r5, r3
 8007554:	81a5      	strh	r5, [r4, #12]
 8007556:	e7cf      	b.n	80074f8 <__smakebuf_r+0x18>

08007558 <_fstat_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d07      	ldr	r5, [pc, #28]	@ (8007578 <_fstat_r+0x20>)
 800755c:	2300      	movs	r3, #0
 800755e:	4604      	mov	r4, r0
 8007560:	4608      	mov	r0, r1
 8007562:	4611      	mov	r1, r2
 8007564:	602b      	str	r3, [r5, #0]
 8007566:	f7f9 fb6e 	bl	8000c46 <_fstat>
 800756a:	1c43      	adds	r3, r0, #1
 800756c:	d102      	bne.n	8007574 <_fstat_r+0x1c>
 800756e:	682b      	ldr	r3, [r5, #0]
 8007570:	b103      	cbz	r3, 8007574 <_fstat_r+0x1c>
 8007572:	6023      	str	r3, [r4, #0]
 8007574:	bd38      	pop	{r3, r4, r5, pc}
 8007576:	bf00      	nop
 8007578:	20004cd8 	.word	0x20004cd8

0800757c <_isatty_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4d06      	ldr	r5, [pc, #24]	@ (8007598 <_isatty_r+0x1c>)
 8007580:	2300      	movs	r3, #0
 8007582:	4604      	mov	r4, r0
 8007584:	4608      	mov	r0, r1
 8007586:	602b      	str	r3, [r5, #0]
 8007588:	f7f9 fb6d 	bl	8000c66 <_isatty>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d102      	bne.n	8007596 <_isatty_r+0x1a>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	b103      	cbz	r3, 8007596 <_isatty_r+0x1a>
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	bd38      	pop	{r3, r4, r5, pc}
 8007598:	20004cd8 	.word	0x20004cd8

0800759c <_init>:
 800759c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759e:	bf00      	nop
 80075a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075a2:	bc08      	pop	{r3}
 80075a4:	469e      	mov	lr, r3
 80075a6:	4770      	bx	lr

080075a8 <_fini>:
 80075a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075aa:	bf00      	nop
 80075ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ae:	bc08      	pop	{r3}
 80075b0:	469e      	mov	lr, r3
 80075b2:	4770      	bx	lr
