set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {mips.vo mips_v.sdo}}
	{{"Fast Model"} {mips_fast.vo mips_v_fast.sdo}}
}
