# Reading pref.tcl
# do data_path_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib data_path
# ** Warning: (vlib-34) Library already exists at "data_path".
# vmap data_path data_path
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap data_path data_path 
# Modifying modelsim.ini
# vlog -vlog01compat -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis {G:/neural-burning/data_path/data_path/synthesis/data_path.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:49 on Mar 20,2021
# vlog -reportprogress 300 -vlog01compat -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis" G:/neural-burning/data_path/data_path/synthesis/data_path.v 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 06:10:49 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:49 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 06:10:50 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:50 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv 
# -- Compiling module w_and_x_spreder
# 
# Top level modules:
# 	w_and_x_spreder
# End time: 06:10:50 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:50 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv 
# -- Compiling module parse
# 
# Top level modules:
# 	parse
# End time: 06:10:50 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:50 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv 
# -- Compiling module parameter_storage
# 
# Top level modules:
# 	parameter_storage
# End time: 06:10:50 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:50 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 06:10:51 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:51 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 06:10:51 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:51 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv 
# -- Compiling module matrix_storage_locator
# 
# Top level modules:
# 	matrix_storage_locator
# End time: 06:10:51 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:51 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv 
# -- Compiling module spreader
# 
# Top level modules:
# 	spreader
# End time: 06:10:52 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:52 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv 
# -- Compiling module matrix_location_spreader
# 
# Top level modules:
# 	matrix_location_spreader
# End time: 06:10:52 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:52 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv 
# -- Compiling module matrix_storage
# 
# Top level modules:
# 	matrix_storage
# End time: 06:10:52 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:52 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 06:10:53 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:53 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv 
# -- Compiling module fetch_decode_reg
# 
# Top level modules:
# 	fetch_decode_reg
# End time: 06:10:53 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:53 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv 
# -- Compiling module diff_dense
# 
# Top level modules:
# 	diff_dense
# End time: 06:10:53 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:53 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv 
# -- Compiling module diff_start
# 
# Top level modules:
# 	diff_start
# End time: 06:10:54 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:54 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv 
# -- Compiling module different
# 
# Top level modules:
# 	different
# End time: 06:10:54 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:54 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv 
# -- Compiling module diff_to_decode_register
# 
# Top level modules:
# 	diff_to_decode_register
# End time: 06:10:54 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:54 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv 
# -- Compiling module diff_backprop_reg
# 
# Top level modules:
# 	diff_backprop_reg
# End time: 06:10:55 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:55 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv 
# -- Compiling module dense_activate_reg
# 
# Top level modules:
# 	dense_activate_reg
# End time: 06:10:55 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:55 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv 
# -- Compiling module dense_layer_delay_reg
# 
# Top level modules:
# 	dense_layer_delay_reg
# End time: 06:10:55 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:55 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv 
# -- Compiling module decode_dense_reg
# 
# Top level modules:
# 	decode_dense_reg
# End time: 06:10:55 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:55 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 06:10:56 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:56 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 06:10:56 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:56 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv 
# -- Compiling module code_count
# 
# Top level modules:
# 	code_count
# End time: 06:10:56 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:56 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 06:10:57 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:57 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 06:10:57 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:57 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv 
# -- Compiling module backprop_stack_controller
# 
# Top level modules:
# 	backprop_stack_controller
# End time: 06:10:57 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:57 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv 
# -- Compiling module activate_diff_reg
# 
# Top level modules:
# 	activate_diff_reg
# End time: 06:10:58 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:58 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv 
# -- Compiling module weight_storage
# -- Importing package gdo
# 
# Top level modules:
# 	weight_storage
# End time: 06:10:58 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:58 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv 
# -- Compiling module train_data_mux
# -- Importing package gdo
# 
# Top level modules:
# 	train_data_mux
# End time: 06:10:58 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:58 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv 
# -- Compiling module systolic
# -- Importing package gdo
# 
# Top level modules:
# 	systolic
# End time: 06:10:58 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:58 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv 
# -- Compiling module diff_cost
# -- Importing package gdo
# 
# Top level modules:
# 	diff_cost
# End time: 06:10:59 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:59 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv 
# -- Compiling module diff_to_all
# -- Importing package gdo
# 
# Top level modules:
# 	diff_to_all
# End time: 06:10:59 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:59 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 06:10:59 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:10:59 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 06:11:00 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:11:00 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 06:11:00 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:11:00 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 06:11:00 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules {G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:11:00 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv 
# -- Compiling module activation
# -- Importing package gdo
# 
# Top level modules:
# 	activation
# End time: 06:11:01 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim data_path.testbench
# vsim data_path.testbench 
# Start time: 06:11:14 on Mar 20,2021
# Loading data_path.testbench
# Loading data_path.data_path
# Loading sv_std.std
# Loading data_path.activate_diff_reg
# Loading data_path.delay
# Loading data_path.gdo
# Loading data_path.activation
# Loading data_path.backprop_stack_controller
# Loading data_path.backprop_stack
# Loading data_path.transformer
# Loading data_path.mult_matrix_revert
# Loading data_path.code_count
# Loading data_path.code_storage
# Loading data_path.controller
# Loading data_path.decode_dense_reg
# Loading data_path.dense_layer_delay_reg
# Loading data_path.dense_activate_reg
# Loading data_path.diff_backprop_reg
# Loading data_path.diff_to_decode_register
# Loading data_path.different
# Loading data_path.diff_dense
# Loading data_path.diff_start
# Loading data_path.diff_to_all
# Loading data_path.diff_cost
# Loading data_path.fetch_decode_reg
# Loading data_path.matrix_storage
# Loading data_path.spreader
# Loading data_path.matrix_location_spreader
# Loading data_path.matrix_storage_locator
# Loading data_path.mult_matrix_prep
# Loading data_path.parameter_storage
# Loading data_path.parse
# Loading data_path.systolic
# Loading data_path.train_data_mux
# Loading data_path.w_and_x_spreder
# Loading data_path.weight_storage
# Loading data_path.z_to_z_calculator
# Loading data_path.systolic_array
# Loading data_path.continuous_systolic
# Loading data_path.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
#     0
#  0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 |
#      0
#  0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 |
 vlog -work data_path G:/neural-burning/data_path/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:04 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/data_path/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:13:05 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:15 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv 
# -- Compiling module activate_diff_reg
# 
# Top level modules:
# 	activate_diff_reg
# End time: 06:13:15 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:15 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv 
# -- Compiling module activation
# -- Importing package gdo
# 
# Top level modules:
# 	activation
# End time: 06:13:15 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:15 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 06:13:15 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:15 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv 
# -- Compiling module backprop_stack_controller
# 
# Top level modules:
# 	backprop_stack_controller
# End time: 06:13:16 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/data_path/data_path/synthesis/submodules/clock_sum.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:16 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/data_path/data_path/synthesis/submodules/clock_sum.sv 
# -- Compiling module clock_sum
# 
# Top level modules:
# 	clock_sum
# End time: 06:13:16 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:16 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv 
# -- Compiling module code_count
# 
# Top level modules:
# 	code_count
# End time: 06:13:16 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:16 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 06:13:17 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:17 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 06:13:17 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:17 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 06:13:17 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis G:/neural-burning/data_path/data_path/synthesis/data_path.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:17 on Mar 20,2021
# vlog -reportprogress 300 -vlog01compat -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis" G:/neural-burning/data_path/data_path/synthesis/data_path.v 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 06:13:18 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:18 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv 
# -- Compiling module decode_dense_reg
# 
# Top level modules:
# 	decode_dense_reg
# End time: 06:13:18 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:18 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 06:13:18 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:18 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv 
# -- Compiling module dense_activate_reg
# 
# Top level modules:
# 	dense_activate_reg
# End time: 06:13:18 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:18 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv 
# -- Compiling module dense_layer_delay_reg
# 
# Top level modules:
# 	dense_layer_delay_reg
# End time: 06:13:19 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:19 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv 
# -- Compiling module diff_backprop_reg
# 
# Top level modules:
# 	diff_backprop_reg
# End time: 06:13:19 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:19 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv 
# -- Compiling module diff_cost
# -- Importing package gdo
# 
# Top level modules:
# 	diff_cost
# End time: 06:13:19 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:19 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv 
# -- Compiling module diff_dense
# 
# Top level modules:
# 	diff_dense
# End time: 06:13:20 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:20 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv 
# -- Compiling module diff_start
# 
# Top level modules:
# 	diff_start
# End time: 06:13:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:20 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv 
# -- Compiling module diff_to_all
# -- Importing package gdo
# 
# Top level modules:
# 	diff_to_all
# End time: 06:13:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:20 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv 
# -- Compiling module diff_to_decode_register
# 
# Top level modules:
# 	diff_to_decode_register
# End time: 06:13:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:20 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv 
# -- Compiling module different
# 
# Top level modules:
# 	different
# End time: 06:13:21 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:21 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv 
# -- Compiling module fetch_decode_reg
# 
# Top level modules:
# 	fetch_decode_reg
# End time: 06:13:21 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:21 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 06:13:21 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:21 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv 
# -- Compiling module matrix_location_spreader
# 
# Top level modules:
# 	matrix_location_spreader
# End time: 06:13:22 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:22 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv 
# -- Compiling module matrix_storage
# 
# Top level modules:
# 	matrix_storage
# End time: 06:13:22 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:22 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv 
# -- Compiling module matrix_storage_locator
# 
# Top level modules:
# 	matrix_storage_locator
# End time: 06:13:22 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:22 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 06:13:23 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:23 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 06:13:23 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:23 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv 
# -- Compiling module parameter_storage
# 
# Top level modules:
# 	parameter_storage
# End time: 06:13:23 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:23 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv 
# -- Compiling module parse
# 
# Top level modules:
# 	parse
# End time: 06:13:23 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/register_delay/register_delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:23 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/register_delay/register_delay.sv 
# -- Compiling module register_delay
# 
# Top level modules:
# 	register_delay
# End time: 06:13:24 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:24 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv 
# -- Compiling module spreader
# 
# Top level modules:
# 	spreader
# End time: 06:13:24 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:24 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 06:13:24 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:24 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv 
# -- Compiling module systolic
# -- Importing package gdo
# 
# Top level modules:
# 	systolic
# End time: 06:13:25 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:25 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 06:13:25 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/data_path/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:25 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/data_path/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:13:25 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:25 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv 
# -- Compiling module train_data_mux
# -- Importing package gdo
# 
# Top level modules:
# 	train_data_mux
# End time: 06:13:25 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:25 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 06:13:26 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:26 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv 
# -- Compiling module w_and_x_spreder
# 
# Top level modules:
# 	w_and_x_spreder
# End time: 06:13:26 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/weight_interface_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:26 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/weight_interface_spreader.sv 
# -- Compiling module weight_interface_spreader
# 
# Top level modules:
# 	weight_interface_spreader
# End time: 06:13:26 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:26 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv 
# -- Compiling module weight_storage
# -- Importing package gdo
# 
# Top level modules:
# 	weight_storage
# End time: 06:13:27 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:13:27 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 06:13:27 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
#     0
#  0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 | 0.000000 0.000000 0.000000 |
 restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading data_path.testbench
# Loading data_path.data_path
# Loading data_path.activate_diff_reg
# Loading data_path.delay
# Loading data_path.gdo
# Loading data_path.activation
# Loading data_path.backprop_stack_controller
# Loading data_path.backprop_stack
# Loading data_path.transformer
# Loading data_path.mult_matrix_revert
# Loading data_path.code_count
# Loading data_path.code_storage
# Loading data_path.controller
# Loading data_path.decode_dense_reg
# Loading data_path.dense_layer_delay_reg
# Loading data_path.dense_activate_reg
# Loading data_path.diff_backprop_reg
# Loading data_path.diff_to_decode_register
# Loading data_path.different
# Loading data_path.diff_dense
# Loading data_path.diff_start
# Loading data_path.diff_to_all
# Loading data_path.diff_cost
# Loading data_path.fetch_decode_reg
# Loading data_path.matrix_storage
# Loading data_path.spreader
# Loading data_path.matrix_location_spreader
# Loading data_path.matrix_storage_locator
# Loading data_path.mult_matrix_prep
# Loading data_path.parameter_storage
# Loading data_path.parse
# Loading data_path.systolic
# Loading data_path.train_data_mux
# Loading data_path.w_and_x_spreder
# Loading data_path.weight_storage
# Loading data_path.z_to_z_calculator
# Loading data_path.systolic_array
# Loading data_path.continuous_systolic
# Loading data_path.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
run
run
run
run 9ns
run 9ns
# ** Note: $stop    : G:/neural-burning/data_path/testbench/testbench.v(136)
#    Time: 16 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at G:/neural-burning/data_path/testbench/testbench.v line 136
add wave -position end  sim:/testbench/DUT/controller/param_a
add wave -position end  sim:/testbench/DUT/controller/param_b
add wave -position end  sim:/testbench/DUT/controller/param_c
add wave -position end  sim:/testbench/DUT/controller/code_count
add wave -position end  sim:/testbench/DUT/controller/enable
add wave -position end  sim:/testbench/DUT/controller/reset
add wave -position end  sim:/testbench/DUT/controller/w_layer_index
add wave -position end  sim:/testbench/DUT/controller/w_row_index
add wave -position end  sim:/testbench/DUT/controller/is_load
add wave -position end  sim:/testbench/DUT/controller/code_reset
add wave -position end  sim:/testbench/DUT/controller/code_reset_address
add wave -position end  sim:/testbench/DUT/controller/update_code_reset_address
add wave -position end  sim:/testbench/DUT/controller/code_reset_count
add wave -position end  sim:/testbench/DUT/controller/update_code_reset_count
add wave -position end  sim:/testbench/DUT/controller/code_active
add wave -position end  sim:/testbench/DUT/controller/i_is_load
add wave -position end  sim:/testbench/DUT/controller/load_w
add wave -position end  sim:/testbench/DUT/controller/use_z
add wave -position end  sim:/testbench/DUT/controller/backprop_controll
add wave -position end  sim:/testbench/DUT/controller/set_act_type
add wave -position end  sim:/testbench/DUT/controller/set_dense_type
add wave -position end  sim:/testbench/DUT/controller/set_cost_type
add wave -position end  sim:/testbench/DUT/controller/set_learning_rate_value
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:35 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv 
# -- Compiling module activate_diff_reg
# 
# Top level modules:
# 	activate_diff_reg
# End time: 06:20:35 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:35 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/activation.sv 
# -- Compiling module activation
# -- Importing package gdo
# 
# Top level modules:
# 	activation
# End time: 06:20:36 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:36 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 06:20:36 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:36 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack_controller.sv 
# -- Compiling module backprop_stack_controller
# 
# Top level modules:
# 	backprop_stack_controller
# End time: 06:20:36 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/data_path/data_path/synthesis/submodules/clock_sum.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:36 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/data_path/data_path/synthesis/submodules/clock_sum.sv 
# -- Compiling module clock_sum
# 
# Top level modules:
# 	clock_sum
# End time: 06:20:37 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:37 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv 
# -- Compiling module code_count
# 
# Top level modules:
# 	code_count
# End time: 06:20:37 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:37 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 06:20:37 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:37 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 06:20:37 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:37 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 06:20:38 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis G:/neural-burning/data_path/data_path/synthesis/data_path.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:38 on Mar 20,2021
# vlog -reportprogress 300 -vlog01compat -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis" G:/neural-burning/data_path/data_path/synthesis/data_path.v 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 06:20:38 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:38 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/decode_dense_reg.sv 
# -- Compiling module decode_dense_reg
# 
# Top level modules:
# 	decode_dense_reg
# End time: 06:20:38 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:38 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 06:20:39 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:39 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_activate_reg.sv 
# -- Compiling module dense_activate_reg
# 
# Top level modules:
# 	dense_activate_reg
# End time: 06:20:39 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:39 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/dense_layer_delay_reg.sv 
# -- Compiling module dense_layer_delay_reg
# 
# Top level modules:
# 	dense_layer_delay_reg
# End time: 06:20:39 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:39 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_backprop_reg.sv 
# -- Compiling module diff_backprop_reg
# 
# Top level modules:
# 	diff_backprop_reg
# End time: 06:20:40 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:40 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_cost.sv 
# -- Compiling module diff_cost
# -- Importing package gdo
# 
# Top level modules:
# 	diff_cost
# End time: 06:20:40 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:40 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_dense.sv 
# -- Compiling module diff_dense
# 
# Top level modules:
# 	diff_dense
# End time: 06:20:40 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:40 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_start.sv 
# -- Compiling module diff_start
# 
# Top level modules:
# 	diff_start
# End time: 06:20:40 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:40 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_all.sv 
# -- Compiling module diff_to_all
# -- Importing package gdo
# 
# Top level modules:
# 	diff_to_all
# End time: 06:20:41 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:41 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/diff_to_decode_register.sv 
# -- Compiling module diff_to_decode_register
# 
# Top level modules:
# 	diff_to_decode_register
# End time: 06:20:41 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:41 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/different.sv 
# -- Compiling module different
# 
# Top level modules:
# 	different
# End time: 06:20:41 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:41 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv 
# -- Compiling module fetch_decode_reg
# 
# Top level modules:
# 	fetch_decode_reg
# End time: 06:20:42 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:42 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 06:20:42 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:42 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_location_spreader.sv 
# -- Compiling module matrix_location_spreader
# 
# Top level modules:
# 	matrix_location_spreader
# End time: 06:20:42 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:42 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage.sv 
# -- Compiling module matrix_storage
# 
# Top level modules:
# 	matrix_storage
# End time: 06:20:43 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:43 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/matrix_storage_locator.sv 
# -- Compiling module matrix_storage_locator
# 
# Top level modules:
# 	matrix_storage_locator
# End time: 06:20:43 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:43 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 06:20:43 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:43 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 06:20:43 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:43 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parameter_storage.sv 
# -- Compiling module parameter_storage
# 
# Top level modules:
# 	parameter_storage
# End time: 06:20:44 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:44 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv 
# -- Compiling module parse
# 
# Top level modules:
# 	parse
# End time: 06:20:44 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/register_delay/register_delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:44 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/register_delay/register_delay.sv 
# -- Compiling module register_delay
# 
# Top level modules:
# 	register_delay
# End time: 06:20:44 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:44 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/spreader.sv 
# -- Compiling module spreader
# 
# Top level modules:
# 	spreader
# End time: 06:20:45 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:45 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 06:20:45 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:45 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic.sv 
# -- Compiling module systolic
# -- Importing package gdo
# 
# Top level modules:
# 	systolic
# End time: 06:20:45 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:45 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 06:20:46 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work data_path G:/neural-burning/data_path/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:46 on Mar 20,2021
# vlog -reportprogress 300 -work data_path G:/neural-burning/data_path/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:20:46 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:46 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/train_data_mux.sv 
# -- Compiling module train_data_mux
# -- Importing package gdo
# 
# Top level modules:
# 	train_data_mux
# End time: 06:20:46 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:46 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 06:20:46 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:46 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/w_and_x_spreader.sv 
# -- Compiling module w_and_x_spreder
# 
# Top level modules:
# 	w_and_x_spreder
# End time: 06:20:47 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/weight_interface_spreader.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:47 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/weight_interface_spreader.sv 
# -- Compiling module weight_interface_spreader
# 
# Top level modules:
# 	weight_interface_spreader
# End time: 06:20:47 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:47 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/weight_storage.sv 
# -- Compiling module weight_storage
# -- Importing package gdo
# 
# Top level modules:
# 	weight_storage
# End time: 06:20:47 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:20:47 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 06:20:48 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading data_path.testbench
# Loading data_path.data_path
# Loading data_path.activate_diff_reg
# Loading data_path.delay
# Loading data_path.gdo
# Loading data_path.activation
# Loading data_path.backprop_stack_controller
# Loading data_path.backprop_stack
# Loading data_path.transformer
# Loading data_path.mult_matrix_revert
# Loading data_path.code_count
# Loading data_path.code_storage
# Loading data_path.controller
# Loading data_path.decode_dense_reg
# Loading data_path.dense_layer_delay_reg
# Loading data_path.dense_activate_reg
# Loading data_path.diff_backprop_reg
# Loading data_path.diff_to_decode_register
# Loading data_path.different
# Loading data_path.diff_dense
# Loading data_path.diff_start
# Loading data_path.diff_to_all
# Loading data_path.diff_cost
# Loading data_path.fetch_decode_reg
# Loading data_path.matrix_storage
# Loading data_path.spreader
# Loading data_path.matrix_location_spreader
# Loading data_path.matrix_storage_locator
# Loading data_path.mult_matrix_prep
# Loading data_path.parameter_storage
# Loading data_path.parse
# Loading data_path.systolic
# Loading data_path.train_data_mux
# Loading data_path.w_and_x_spreder
# Loading data_path.weight_storage
# Loading data_path.z_to_z_calculator
# Loading data_path.systolic_array
# Loading data_path.continuous_systolic
# Loading data_path.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 6ns
add wave -position 0  sim:/testbench/DUT/controller/op
add wave -position 1  sim:/testbench/DUT/controller/param_a
add wave -position 2  sim:/testbench/DUT/controller/param_b
add wave -position 3  sim:/testbench/DUT/controller/param_c
add wave -position end  sim:/testbench/DUT/code_storage/active
add wave -position end  sim:/testbench/DUT/code_storage/reset
add wave -position end  sim:/testbench/DUT/code_storage/enable
add wave -position end  sim:/testbench/DUT/code_storage/clk
add wave -position end  sim:/testbench/DUT/code_storage/is_write
add wave -position end  sim:/testbench/DUT/code_storage/write_line
add wave -position end  sim:/testbench/DUT/code_storage/write_data
add wave -position end  sim:/testbench/DUT/code_storage/code
add wave -position end  sim:/testbench/DUT/code_storage/code_index
add wave -position end  sim:/testbench/DUT/code_storage/code_reset_address
add wave -position end  sim:/testbench/DUT/code_storage/update_code_reset_address
add wave -position end  sim:/testbench/DUT/code_storage/code_reset_count
add wave -position end  sim:/testbench/DUT/code_storage/update_code_reset_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 0  sim:/testbench/DUT/code_storage/code
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:27:19 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 06:27:20 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading data_path.code_storage
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -sv -work data_path +incdir+G:/neural-burning/data_path/data_path/synthesis/submodules G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:29:01 on Mar 20,2021
# vlog -reportprogress 300 -sv -work data_path "+incdir+G:/neural-burning/data_path/data_path/synthesis/submodules" G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 06:29:01 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading data_path.code_storage
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 96
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 98
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 99
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 101
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 102
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 106
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/data_path/testbench/testbench.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (4) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/activate_to_diff_register/delay_inst_act_type File: G:/neural-burning/data_path/data_path/synthesis/submodules/activate_diff_reg.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[5]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[6]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[7]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[8]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[9]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv Line: 332
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/data_path/data_path/synthesis/submodules/backprop_stack.sv(332): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/backpropagator/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/data_path/data_path/synthesis/submodules/continuous_systolic.sv Line: 58
run 2ns
run
run
run
run 7ns
# layer_index =          0 | row_index =          0 | is_update = 1 | 0.015625 0.015625 0.015625 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# layer_index =          0 | row_index =          1 | is_update = 1 | 0.015625 0.015625 0.015625 
# 0.984375 0.984375 0.984375 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# layer_index =          0 | row_index =          2 | is_update = 1 | 0.031250 0.031250 0.031250 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# layer_index =          1 | row_index =          0 | is_update = 1 | 0.082031 0.128906 0.128906 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# layer_index =          1 | row_index =          1 | is_update = 1 | 0.082031 0.128906 0.128906 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 1.000000 1.000000 1.000000 
# 1.000000 1.000000 1.000000 
# layer_index =          1 | row_index =          2 | is_update = 1 | 0.097656 0.148438 0.148438 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 1.000000 1.000000 1.000000 
# layer_index =          2 | row_index =          0 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          2 | row_index =          1 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          2 | row_index =          2 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
run 5ns
# layer_index =          0 | row_index =          0 | is_update = 1 | 0.019531 0.019531 0.019531 
# 0.984375 0.984375 0.984375 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          0 | row_index =          1 | is_update = 1 | 0.019531 0.019531 0.019531 
# 0.964844 0.964844 0.964844 
# 0.984375 0.984375 0.984375 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          0 | row_index =          2 | is_update = 1 | 0.039063 0.039063 0.039063 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.968750 0.968750 0.968750 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          1 | row_index =          0 | is_update = 1 | 0.093750 0.179688 0.179688 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.917969 0.871094 0.871094 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          1 | row_index =          1 | is_update = 1 | 0.093750 0.179688 0.179688 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.824219 0.691406 0.691406 
# 0.917969 0.871094 0.871094 
# 0.902344 0.851563 0.851563 
# layer_index =          1 | row_index =          2 | is_update = 1 | 0.117188 0.203125 0.203125 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.824219 0.691406 0.691406 
# 0.824219 0.691406 0.691406 
# 0.902344 0.851563 0.851563 
# layer_index =          2 | row_index =          0 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.824219 0.691406 0.691406 
# 0.824219 0.691406 0.691406 
# 0.785156 0.648438 0.648438 
# layer_index =          2 | row_index =          1 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.824219 0.691406 0.691406 
# 0.824219 0.691406 0.691406 
# 0.785156 0.648438 0.648438 
# layer_index =          2 | row_index =          2 | is_update = 1 | 0.000000 0.000000 0.000000 
# 0.964844 0.964844 0.964844 
# 0.964844 0.964844 0.964844 
# 0.929688 0.929688 0.929688 
# 0.824219 0.691406 0.691406 
# 0.824219 0.691406 0.691406 
# 0.785156 0.648438 0.648438 
run 5ns
# ** Note: $stop    : G:/neural-burning/data_path/testbench/testbench.v(136)
#    Time: 16 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at G:/neural-burning/data_path/testbench/testbench.v line 136
# End time: 06:30:56 on Mar 20,2021, Elapsed time: 0:19:42
# Errors: 0, Warnings: 146
