#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Sep 17 19:47:17 2014
# Process ID: 26569
# Log file: /home/jared/Research/vivado_workspace/axi_loopback/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_loopback/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.xpr
open_bd_design {/home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_include_mm2s {1} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64}] [get_bd_cells axi_dma_0]
endgroup
startgroup
endgroup
validate_bd_design
file delete -force /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/constrs_1/new/const.xdc
remove_files -fileset constrs_1 /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/constrs_1/new/const.xdc
validate_bd_design
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
undo
redo
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
save_bd_design
set_property location {5 1373 104} [get_bd_cells processing_system7_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
undo
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_mm2s {1} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_s2mm {1} CONFIG.c_m_axi_s2mm_data_width {64}] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property location {2 642 802} [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_cells axi_intc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
delete_bd_objs [get_bd_cells axi_intc_0]
validate_bd_design
save_bd_design
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.runs/impl_1/design_1_wrapper.sysdef /home/jared/Research/vivado_workspace/axi_loopback/sdk/design_1_wrapper.hdf

write_bd_tcl /home/jared/Research/vivado_workspace/axi_loopback/tcl/design_1.tcl
file copy -force /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/vivado_workspace/axi_loopback/sdk/bitstream.bit
launch_sdk -workspace /home/jared/Research/vivado_workspace/axi_loopback/sdk -hwspec /home/jared/Research/vivado_workspace/axi_loopback/sdk/design_1_wrapper.hdf
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1191 508} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.runs/impl_1/design_1_wrapper.sysdef /home/jared/Research/vivado_workspace/axi_loopback/sdk/design_1_wrapper.hdf

file copy -force /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/vivado_workspace/axi_loopback/sdk/bitstream.bit
launch_sdk -workspace /home/jared/Research/vivado_workspace/axi_loopback/sdk -hwspec /home/jared/Research/vivado_workspace/axi_loopback/sdk/design_1_wrapper.hdf
