<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_sdhc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_sdhc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_SDHC_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_SDHC_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 SDHC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Secured Digital Host Controller</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_SDHC_DSADDR - DMA System Address register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_SDHC_BLKATTR - Block Attributes register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_SDHC_CMDARG - Command Argument register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_SDHC_XFERTYP - Transfer Type register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_SDHC_CMDRSP0 - Command Response 0</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_SDHC_CMDRSP1 - Command Response 1</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_SDHC_CMDRSP2 - Command Response 2</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_SDHC_CMDRSP3 - Command Response 3</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_SDHC_DATPORT - Buffer Data Port register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_SDHC_PRSSTAT - Present State register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_SDHC_PROCTL - Protocol Control register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_SDHC_SYSCTL - System Control register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_SDHC_IRQSTAT - Interrupt Status register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_SDHC_IRQSTATEN - Interrupt Status Enable register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_SDHC_IRQSIGEN - Interrupt Signal Enable register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_SDHC_AC12ERR - Auto CMD12 Error Status Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_SDHC_HTCAPBLT - Host Controller Capabilities</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_SDHC_WML - Watermark Level Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_SDHC_FEVT - Force Event register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_SDHC_ADMAES - ADMA Error Status register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_SDHC_ADSADDR - ADMA System Addressregister</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_SDHC_VENDOR - Vendor Specific register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_SDHC_MMCBOOT - MMC Boot register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_SDHC_HOSTVER - Host Controller Version</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - hw_sdhc_t - Struct containing all module registers.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define HW_SDHC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * HW_SDHC_DSADDR - DMA System Address register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="union__hw__sdhc__dsaddr.html">  134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__dsaddr.html">_hw_sdhc_dsaddr</a></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    uint32_t U;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html">  137</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html">_hw_sdhc_dsaddr_bitfields</a></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    {</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 2;        </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a72f6eb52dbf0bd63cc93bcd145aa283c">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a72f6eb52dbf0bd63cc93bcd145aa283c">DSADDR</a> : 30;          </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    } B;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="union__hw__sdhc__dsaddr.html">hw_sdhc_dsaddr_t</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_ADDR(x)   ((x) + 0x0U)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR(x)        (*(__IO hw_sdhc_dsaddr_t *) HW_SDHC_DSADDR_ADDR(x))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_RD(x)     (HW_SDHC_DSADDR(x).U)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_WR(x, v)  (HW_SDHC_DSADDR(x).U = (v))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_SET(x, v) (HW_SDHC_DSADDR_WR(x, HW_SDHC_DSADDR_RD(x) |  (v)))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_CLR(x, v) (HW_SDHC_DSADDR_WR(x, HW_SDHC_DSADDR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define HW_SDHC_DSADDR_TOG(x, v) (HW_SDHC_DSADDR_WR(x, HW_SDHC_DSADDR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_DSADDR bitfields</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BP_SDHC_DSADDR_DSADDR (2U)         </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BM_SDHC_DSADDR_DSADDR (0xFFFFFFFCU) </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BS_SDHC_DSADDR_DSADDR (30U)        </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define BR_SDHC_DSADDR_DSADDR(x) (HW_SDHC_DSADDR(x).B.DSADDR)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BF_SDHC_DSADDR_DSADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_DSADDR_DSADDR) &amp; BM_SDHC_DSADDR_DSADDR)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BW_SDHC_DSADDR_DSADDR(x, v) (HW_SDHC_DSADDR_WR(x, (HW_SDHC_DSADDR_RD(x) &amp; ~BM_SDHC_DSADDR_DSADDR) | BF_SDHC_DSADDR_DSADDR(v)))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * HW_SDHC_BLKATTR - Block Attributes register</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="union__hw__sdhc__blkattr.html">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__blkattr.html">_hw_sdhc_blkattr</a></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    uint32_t U;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html">  213</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html">_hw_sdhc_blkattr_bitfields</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    {</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html#a609dd8d372c2a813cd26a783ebe79d18">  215</a></span>&#160;        uint32_t BLKSIZE : 13;         </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html#a4d4523e8fc6131cff737460a23778bca">  216</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 3;        </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html#ace06f3588bad8e951fedad95d6a19e67">  217</a></span>&#160;        uint32_t BLKCNT : 16;          </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    } B;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="union__hw__sdhc__blkattr.html">hw_sdhc_blkattr_t</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_ADDR(x)  ((x) + 0x4U)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR(x)       (*(__IO hw_sdhc_blkattr_t *) HW_SDHC_BLKATTR_ADDR(x))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_RD(x)    (HW_SDHC_BLKATTR(x).U)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_WR(x, v) (HW_SDHC_BLKATTR(x).U = (v))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_SET(x, v) (HW_SDHC_BLKATTR_WR(x, HW_SDHC_BLKATTR_RD(x) |  (v)))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_CLR(x, v) (HW_SDHC_BLKATTR_WR(x, HW_SDHC_BLKATTR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define HW_SDHC_BLKATTR_TOG(x, v) (HW_SDHC_BLKATTR_WR(x, HW_SDHC_BLKATTR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_BLKATTR bitfields</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BP_SDHC_BLKATTR_BLKSIZE (0U)       </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BM_SDHC_BLKATTR_BLKSIZE (0x00001FFFU) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BS_SDHC_BLKATTR_BLKSIZE (13U)      </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BR_SDHC_BLKATTR_BLKSIZE(x) (HW_SDHC_BLKATTR(x).B.BLKSIZE)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BF_SDHC_BLKATTR_BLKSIZE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_BLKATTR_BLKSIZE) &amp; BM_SDHC_BLKATTR_BLKSIZE)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BW_SDHC_BLKATTR_BLKSIZE(x, v) (HW_SDHC_BLKATTR_WR(x, (HW_SDHC_BLKATTR_RD(x) &amp; ~BM_SDHC_BLKATTR_BLKSIZE) | BF_SDHC_BLKATTR_BLKSIZE(v)))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BP_SDHC_BLKATTR_BLKCNT (16U)       </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define BM_SDHC_BLKATTR_BLKCNT (0xFFFF0000U) </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define BS_SDHC_BLKATTR_BLKCNT (16U)       </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define BR_SDHC_BLKATTR_BLKCNT(x) (HW_SDHC_BLKATTR(x).B.BLKCNT)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BF_SDHC_BLKATTR_BLKCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_BLKATTR_BLKCNT) &amp; BM_SDHC_BLKATTR_BLKCNT)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define BW_SDHC_BLKATTR_BLKCNT(x, v) (HW_SDHC_BLKATTR_WR(x, (HW_SDHC_BLKATTR_RD(x) &amp; ~BM_SDHC_BLKATTR_BLKCNT) | BF_SDHC_BLKATTR_BLKCNT(v)))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * HW_SDHC_CMDARG - Command Argument register</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="union__hw__sdhc__cmdarg.html">  331</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__cmdarg.html">_hw_sdhc_cmdarg</a></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    uint32_t U;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields.html">  334</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields.html">_hw_sdhc_cmdarg_bitfields</a></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    {</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields.html#ab429ae95266b2f84ac261f12b71ebd54">  336</a></span>&#160;        uint32_t CMDARG : 32;          </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    } B;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;} <a class="code" href="union__hw__sdhc__cmdarg.html">hw_sdhc_cmdarg_t</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_ADDR(x)   ((x) + 0x8U)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG(x)        (*(__IO hw_sdhc_cmdarg_t *) HW_SDHC_CMDARG_ADDR(x))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_RD(x)     (HW_SDHC_CMDARG(x).U)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_WR(x, v)  (HW_SDHC_CMDARG(x).U = (v))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_SET(x, v) (HW_SDHC_CMDARG_WR(x, HW_SDHC_CMDARG_RD(x) |  (v)))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_CLR(x, v) (HW_SDHC_CMDARG_WR(x, HW_SDHC_CMDARG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDARG_TOG(x, v) (HW_SDHC_CMDARG_WR(x, HW_SDHC_CMDARG_RD(x) ^  (v)))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_CMDARG bitfields</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BP_SDHC_CMDARG_CMDARG (0U)         </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BM_SDHC_CMDARG_CMDARG (0xFFFFFFFFU) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BS_SDHC_CMDARG_CMDARG (32U)        </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BR_SDHC_CMDARG_CMDARG(x) (HW_SDHC_CMDARG(x).U)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BF_SDHC_CMDARG_CMDARG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_CMDARG_CMDARG) &amp; BM_SDHC_CMDARG_CMDARG)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BW_SDHC_CMDARG_CMDARG(x, v) (HW_SDHC_CMDARG_WR(x, v))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * HW_SDHC_XFERTYP - Transfer Type register</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="union__hw__sdhc__xfertyp.html">  429</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__xfertyp.html">_hw_sdhc_xfertyp</a></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    uint32_t U;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html">  432</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html">_hw_sdhc_xfertyp_bitfields</a></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    {</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#af41f929f673d81b93a69cea8a0451471">  434</a></span>&#160;        uint32_t DMAEN : 1;            </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a7cee5987f114d5c03b643d4c75dd9dd1">  435</a></span>&#160;        uint32_t BCEN : 1;             </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a87f55fb03806337eb2884fd77a27ef1a">  436</a></span>&#160;        uint32_t AC12EN : 1;           </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#ab9e5273100f33eaa91699f614f73b4f9">  437</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 1;        </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a07c4bd2d61bace16ebf3596cdf49ec82">  438</a></span>&#160;        uint32_t DTDSEL : 1;           </div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a49b60aa1026a80eeda073d67a49a473e">  439</a></span>&#160;        uint32_t MSBSEL : 1;           </div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a703165228f387a1a4a8c8e19b1957e2a">  440</a></span>&#160;        uint32_t RESERVED1 : 10;       </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a5a9a23aebe33f6606b6b85f3a209b194">  441</a></span>&#160;        uint32_t RSPTYP : 2;           </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a116a3e3bf2b8ee9853ffd9f9d2e47faa">  442</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a9cb2f57ff5b991366d845dd6ffd6cd70">  443</a></span>&#160;        uint32_t CCCEN : 1;            </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#aeb1ef2414425082a4ec04e461e6aec90">  444</a></span>&#160;        uint32_t CICEN : 1;            </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a3421dba4026ed229353012058dd18ea3">  445</a></span>&#160;        uint32_t DPSEL : 1;            </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a6227f65f46d19ab64ff0e4514a995f4d">  446</a></span>&#160;        uint32_t CMDTYP : 2;           </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a9763f8d1450a266f4c93d488d8e81442">  447</a></span>&#160;        uint32_t CMDINX : 6;           </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html#a9c79d5bbc854bc79d78b4d18a1568bda">  448</a></span>&#160;        uint32_t RESERVED3 : 2;        </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    } B;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="union__hw__sdhc__xfertyp.html">hw_sdhc_xfertyp_t</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_ADDR(x)  ((x) + 0xCU)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP(x)       (*(__IO hw_sdhc_xfertyp_t *) HW_SDHC_XFERTYP_ADDR(x))</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_RD(x)    (HW_SDHC_XFERTYP(x).U)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_WR(x, v) (HW_SDHC_XFERTYP(x).U = (v))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_SET(x, v) (HW_SDHC_XFERTYP_WR(x, HW_SDHC_XFERTYP_RD(x) |  (v)))</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_CLR(x, v) (HW_SDHC_XFERTYP_WR(x, HW_SDHC_XFERTYP_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define HW_SDHC_XFERTYP_TOG(x, v) (HW_SDHC_XFERTYP_WR(x, HW_SDHC_XFERTYP_RD(x) ^  (v)))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_XFERTYP bitfields</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_DMAEN (0U)         </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_DMAEN (0x00000001U) </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_DMAEN (1U)         </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_DMAEN(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DMAEN))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_DMAEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_DMAEN) &amp; BM_SDHC_XFERTYP_DMAEN)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_DMAEN(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DMAEN) = (v))</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_BCEN (1U)          </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_BCEN (0x00000002U) </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_BCEN (1U)          </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_BCEN(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_BCEN))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_BCEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_BCEN) &amp; BM_SDHC_XFERTYP_BCEN)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_BCEN(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_BCEN) = (v))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_AC12EN (2U)        </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_AC12EN (0x00000004U) </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_AC12EN (1U)        </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_AC12EN(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_AC12EN))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_AC12EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_AC12EN) &amp; BM_SDHC_XFERTYP_AC12EN)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_AC12EN(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_AC12EN) = (v))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_DTDSEL (4U)        </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_DTDSEL (0x00000010U) </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_DTDSEL (1U)        </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_DTDSEL(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DTDSEL))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_DTDSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_DTDSEL) &amp; BM_SDHC_XFERTYP_DTDSEL)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_DTDSEL(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DTDSEL) = (v))</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_MSBSEL (5U)        </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_MSBSEL (0x00000020U) </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_MSBSEL (1U)        </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_MSBSEL(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_MSBSEL))</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_MSBSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_MSBSEL) &amp; BM_SDHC_XFERTYP_MSBSEL)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_MSBSEL(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_MSBSEL) = (v))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_RSPTYP (16U)       </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_RSPTYP (0x00030000U) </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_RSPTYP (2U)        </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_RSPTYP(x) (HW_SDHC_XFERTYP(x).B.RSPTYP)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_RSPTYP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_RSPTYP) &amp; BM_SDHC_XFERTYP_RSPTYP)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_RSPTYP(x, v) (HW_SDHC_XFERTYP_WR(x, (HW_SDHC_XFERTYP_RD(x) &amp; ~BM_SDHC_XFERTYP_RSPTYP) | BF_SDHC_XFERTYP_RSPTYP(v)))</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_CCCEN (19U)        </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_CCCEN (0x00080000U) </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_CCCEN (1U)         </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_CCCEN(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_CCCEN))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_CCCEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_CCCEN) &amp; BM_SDHC_XFERTYP_CCCEN)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_CCCEN(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_CCCEN) = (v))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_CICEN (20U)        </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_CICEN (0x00100000U) </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_CICEN (1U)         </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_CICEN(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_CICEN))</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_CICEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_CICEN) &amp; BM_SDHC_XFERTYP_CICEN)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_CICEN(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_CICEN) = (v))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_DPSEL (21U)        </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_DPSEL (0x00200000U) </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_DPSEL (1U)         </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_DPSEL(x) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DPSEL))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_DPSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_DPSEL) &amp; BM_SDHC_XFERTYP_DPSEL)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_DPSEL(x, v) (BITBAND_ACCESS32(HW_SDHC_XFERTYP_ADDR(x), BP_SDHC_XFERTYP_DPSEL) = (v))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_CMDTYP (22U)       </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_CMDTYP (0x00C00000U) </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_CMDTYP (2U)        </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_CMDTYP(x) (HW_SDHC_XFERTYP(x).B.CMDTYP)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_CMDTYP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_CMDTYP) &amp; BM_SDHC_XFERTYP_CMDTYP)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_CMDTYP(x, v) (HW_SDHC_XFERTYP_WR(x, (HW_SDHC_XFERTYP_RD(x) &amp; ~BM_SDHC_XFERTYP_CMDTYP) | BF_SDHC_XFERTYP_CMDTYP(v)))</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BP_SDHC_XFERTYP_CMDINX (24U)       </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BM_SDHC_XFERTYP_CMDINX (0x3F000000U) </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define BS_SDHC_XFERTYP_CMDINX (6U)        </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BR_SDHC_XFERTYP_CMDINX(x) (HW_SDHC_XFERTYP(x).B.CMDINX)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BF_SDHC_XFERTYP_CMDINX(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_XFERTYP_CMDINX) &amp; BM_SDHC_XFERTYP_CMDINX)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BW_SDHC_XFERTYP_CMDINX(x, v) (HW_SDHC_XFERTYP_WR(x, (HW_SDHC_XFERTYP_RD(x) &amp; ~BM_SDHC_XFERTYP_CMDINX) | BF_SDHC_XFERTYP_CMDINX(v)))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * HW_SDHC_CMDRSP0 - Command Response 0</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="union__hw__sdhc__cmdrsp0.html">  792</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__cmdrsp0.html">_hw_sdhc_cmdrsp0</a></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    uint32_t U;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields.html">  795</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields.html">_hw_sdhc_cmdrsp0_bitfields</a></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    {</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields.html#ac4bc0c08f99a0bea25d9ae642b1a6665">  797</a></span>&#160;        uint32_t CMDRSP0 : 32;         </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    } B;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;} <a class="code" href="union__hw__sdhc__cmdrsp0.html">hw_sdhc_cmdrsp0_t</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP0_ADDR(x)  ((x) + 0x10U)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP0(x)       (*(__I hw_sdhc_cmdrsp0_t *) HW_SDHC_CMDRSP0_ADDR(x))</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP0_RD(x)    (HW_SDHC_CMDRSP0(x).U)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_CMDRSP0 bitfields</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define BP_SDHC_CMDRSP0_CMDRSP0 (0U)       </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define BM_SDHC_CMDRSP0_CMDRSP0 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define BS_SDHC_CMDRSP0_CMDRSP0 (32U)      </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define BR_SDHC_CMDRSP0_CMDRSP0(x) (HW_SDHC_CMDRSP0(x).U)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"> * HW_SDHC_CMDRSP1 - Command Response 1</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="union__hw__sdhc__cmdrsp1.html">  838</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__cmdrsp1.html">_hw_sdhc_cmdrsp1</a></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;{</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    uint32_t U;</div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields.html">  841</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields.html">_hw_sdhc_cmdrsp1_bitfields</a></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    {</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields.html#ae797280bda934746cf96524aa0227a76">  843</a></span>&#160;        uint32_t CMDRSP1 : 32;         </div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    } B;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;} <a class="code" href="union__hw__sdhc__cmdrsp1.html">hw_sdhc_cmdrsp1_t</a>;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP1_ADDR(x)  ((x) + 0x14U)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP1(x)       (*(__I hw_sdhc_cmdrsp1_t *) HW_SDHC_CMDRSP1_ADDR(x))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP1_RD(x)    (HW_SDHC_CMDRSP1(x).U)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_CMDRSP1 bitfields</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BP_SDHC_CMDRSP1_CMDRSP1 (0U)       </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BM_SDHC_CMDRSP1_CMDRSP1 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BS_SDHC_CMDRSP1_CMDRSP1 (32U)      </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BR_SDHC_CMDRSP1_CMDRSP1(x) (HW_SDHC_CMDRSP1(x).U)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> * HW_SDHC_CMDRSP2 - Command Response 2</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="union__hw__sdhc__cmdrsp2.html">  884</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__cmdrsp2.html">_hw_sdhc_cmdrsp2</a></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    uint32_t U;</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields.html">  887</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields.html">_hw_sdhc_cmdrsp2_bitfields</a></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    {</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields.html#a62db02fcdea087bb6eb7b407b183b806">  889</a></span>&#160;        uint32_t CMDRSP2 : 32;         </div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    } B;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;} <a class="code" href="union__hw__sdhc__cmdrsp2.html">hw_sdhc_cmdrsp2_t</a>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP2_ADDR(x)  ((x) + 0x18U)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP2(x)       (*(__I hw_sdhc_cmdrsp2_t *) HW_SDHC_CMDRSP2_ADDR(x))</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP2_RD(x)    (HW_SDHC_CMDRSP2(x).U)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_CMDRSP2 bitfields</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BP_SDHC_CMDRSP2_CMDRSP2 (0U)       </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define BM_SDHC_CMDRSP2_CMDRSP2 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BS_SDHC_CMDRSP2_CMDRSP2 (32U)      </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BR_SDHC_CMDRSP2_CMDRSP2(x) (HW_SDHC_CMDRSP2(x).U)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> * HW_SDHC_CMDRSP3 - Command Response 3</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="union__hw__sdhc__cmdrsp3.html">  959</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__cmdrsp3.html">_hw_sdhc_cmdrsp3</a></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    uint32_t U;</div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields.html">  962</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields.html">_hw_sdhc_cmdrsp3_bitfields</a></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    {</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields.html#a382c608df04574ba7a689a2d2f0cc9a9">  964</a></span>&#160;        uint32_t CMDRSP3 : 32;         </div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    } B;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;} <a class="code" href="union__hw__sdhc__cmdrsp3.html">hw_sdhc_cmdrsp3_t</a>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP3_ADDR(x)  ((x) + 0x1CU)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP3(x)       (*(__I hw_sdhc_cmdrsp3_t *) HW_SDHC_CMDRSP3_ADDR(x))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define HW_SDHC_CMDRSP3_RD(x)    (HW_SDHC_CMDRSP3(x).U)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_CMDRSP3 bitfields</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define BP_SDHC_CMDRSP3_CMDRSP3 (0U)       </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define BM_SDHC_CMDRSP3_CMDRSP3 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BS_SDHC_CMDRSP3_CMDRSP3 (32U)      </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BR_SDHC_CMDRSP3_CMDRSP3(x) (HW_SDHC_CMDRSP3(x).U)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> * HW_SDHC_DATPORT - Buffer Data Port register</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="union__hw__sdhc__datport.html"> 1006</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__datport.html">_hw_sdhc_datport</a></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    uint32_t U;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields.html"> 1009</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields.html">_hw_sdhc_datport_bitfields</a></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    {</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields.html#ab8e3eca3925d6a9fb547a4ca9509bcfa"> 1011</a></span>&#160;        uint32_t DATCONT : 32;         </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    } B;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;} <a class="code" href="union__hw__sdhc__datport.html">hw_sdhc_datport_t</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_ADDR(x)  ((x) + 0x20U)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT(x)       (*(__IO hw_sdhc_datport_t *) HW_SDHC_DATPORT_ADDR(x))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_RD(x)    (HW_SDHC_DATPORT(x).U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_WR(x, v) (HW_SDHC_DATPORT(x).U = (v))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_SET(x, v) (HW_SDHC_DATPORT_WR(x, HW_SDHC_DATPORT_RD(x) |  (v)))</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_CLR(x, v) (HW_SDHC_DATPORT_WR(x, HW_SDHC_DATPORT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define HW_SDHC_DATPORT_TOG(x, v) (HW_SDHC_DATPORT_WR(x, HW_SDHC_DATPORT_RD(x) ^  (v)))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_DATPORT bitfields</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BP_SDHC_DATPORT_DATCONT (0U)       </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define BM_SDHC_DATPORT_DATCONT (0xFFFFFFFFU) </span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define BS_SDHC_DATPORT_DATCONT (32U)      </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BR_SDHC_DATPORT_DATCONT(x) (HW_SDHC_DATPORT(x).U)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BF_SDHC_DATPORT_DATCONT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_DATPORT_DATCONT) &amp; BM_SDHC_DATPORT_DATCONT)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BW_SDHC_DATPORT_DATCONT(x, v) (HW_SDHC_DATPORT_WR(x, v))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> * HW_SDHC_PRSSTAT - Present State register</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="union__hw__sdhc__prsstat.html"> 1071</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__prsstat.html">_hw_sdhc_prsstat</a></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;{</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    uint32_t U;</div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html"> 1074</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html">_hw_sdhc_prsstat_bitfields</a></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    {</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a83ed0e9b4fb63568a1432a595d7f9e11"> 1076</a></span>&#160;        uint32_t CIHB : 1;             </div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#acb377c549cdc3c7919c58f12ec16d5c3"> 1077</a></span>&#160;        uint32_t CDIHB : 1;            </div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#ad8468fe139f51cad9526742de7834d0a"> 1078</a></span>&#160;        uint32_t DLA : 1;              </div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a2d4ecc2c82fb75722cf3718faf103e7a"> 1079</a></span>&#160;        uint32_t SDSTB : 1;            </div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a9a70eaf457c53c7ab5d8a073129b9a2a"> 1080</a></span>&#160;        uint32_t IPGOFF : 1;           </div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a7abacf6457d09260b83b5a94519d3b1b"> 1081</a></span>&#160;        uint32_t HCKOFF : 1;           </div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#adacc6a4a3facf85bdc1e308cd0c7e86a"> 1082</a></span>&#160;        uint32_t PEROFF : 1;           </div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#ad8d4cfdd841289836d81f89559ba8240"> 1083</a></span>&#160;        uint32_t SDOFF : 1;            </div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#aacc7b3355c4cde6d6e24e160dee7a0a9"> 1084</a></span>&#160;        uint32_t WTA : 1;              </div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#aec3103c27f41196d42a78dbdce14e70f"> 1085</a></span>&#160;        uint32_t RTA : 1;              </div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#aaf271b9ae414fc00ee0927727689add1"> 1086</a></span>&#160;        uint32_t BWEN : 1;             </div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a46c666e3fe5bee3beb536bcfd685b5e9"> 1087</a></span>&#160;        uint32_t BREN : 1;             </div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#aa39108e49beae50f7ac2ad726692a5ba"> 1088</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 4;        </div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#a0d5e24132de48e77bc575b2c08f8120a"> 1089</a></span>&#160;        uint32_t CINS : 1;             </div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#adc1d9439238d9e5c0fcc05ee86a5ab78"> 1090</a></span>&#160;        uint32_t RESERVED1 : 6;        </div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#ac5490e95952c2bf414955cc306ac1358"> 1091</a></span>&#160;        uint32_t CLSL : 1;             </div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html#ab444b0f8c6e7fca4f97be8fab9741672"> 1092</a></span>&#160;        uint32_t DLSL : 8;             </div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    } B;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;} <a class="code" href="union__hw__sdhc__prsstat.html">hw_sdhc_prsstat_t</a>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define HW_SDHC_PRSSTAT_ADDR(x)  ((x) + 0x24U)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define HW_SDHC_PRSSTAT(x)       (*(__I hw_sdhc_prsstat_t *) HW_SDHC_PRSSTAT_ADDR(x))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define HW_SDHC_PRSSTAT_RD(x)    (HW_SDHC_PRSSTAT(x).U)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_PRSSTAT bitfields</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_CIHB (0U)          </span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_CIHB (0x00000001U) </span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_CIHB (1U)          </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_CIHB(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_CIHB))</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_CDIHB (1U)         </span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_CDIHB (0x00000002U) </span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_CDIHB (1U)         </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_CDIHB(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_CDIHB))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_DLA  (2U)          </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_DLA  (0x00000004U) </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_DLA  (1U)          </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_DLA(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_DLA))</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_SDSTB (3U)         </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_SDSTB (0x00000008U) </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_SDSTB (1U)         </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_SDSTB(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_SDSTB))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_IPGOFF (4U)        </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_IPGOFF (0x00000010U) </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_IPGOFF (1U)        </span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_IPGOFF(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_IPGOFF))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_HCKOFF (5U)        </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_HCKOFF (0x00000020U) </span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_HCKOFF (1U)        </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_HCKOFF(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_HCKOFF))</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_PEROFF (6U)        </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_PEROFF (0x00000040U) </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_PEROFF (1U)        </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_PEROFF(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_PEROFF))</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_SDOFF (7U)         </span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_SDOFF (0x00000080U) </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_SDOFF (1U)         </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_SDOFF(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_SDOFF))</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_WTA  (8U)          </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_WTA  (0x00000100U) </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_WTA  (1U)          </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_WTA(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_WTA))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_RTA  (9U)          </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_RTA  (0x00000200U) </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_RTA  (1U)          </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_RTA(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_RTA))</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_BWEN (10U)         </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_BWEN (0x00000400U) </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_BWEN (1U)          </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_BWEN(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_BWEN))</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_BREN (11U)         </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_BREN (0x00000800U) </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_BREN (1U)          </span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_BREN(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_BREN))</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_CINS (16U)         </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_CINS (0x00010000U) </span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_CINS (1U)          </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_CINS(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_CINS))</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_CLSL (23U)         </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_CLSL (0x00800000U) </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_CLSL (1U)          </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_CLSL(x) (BITBAND_ACCESS32(HW_SDHC_PRSSTAT_ADDR(x), BP_SDHC_PRSSTAT_CLSL))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BP_SDHC_PRSSTAT_DLSL (24U)         </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define BM_SDHC_PRSSTAT_DLSL (0xFF000000U) </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define BS_SDHC_PRSSTAT_DLSL (8U)          </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define BR_SDHC_PRSSTAT_DLSL(x) (HW_SDHC_PRSSTAT(x).B.DLSL)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"> * HW_SDHC_PROCTL - Protocol Control register</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="union__hw__sdhc__proctl.html"> 1490</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__proctl.html">_hw_sdhc_proctl</a></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;{</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    uint32_t U;</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html"> 1493</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html">_hw_sdhc_proctl_bitfields</a></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    {</div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#aa6af3762c925593d337b907d0c40e65c"> 1495</a></span>&#160;        uint32_t LCTL : 1;             </div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#aabf617439c190d91980d447ee2d9cb30"> 1496</a></span>&#160;        uint32_t DTW : 2;              </div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#afc2a4d1b01e428c19d343ee37386b075"> 1497</a></span>&#160;        uint32_t D3CD : 1;             </div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a74efdc2968daad795cebcbf4d506e1dd"> 1498</a></span>&#160;        uint32_t EMODE : 2;            </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#aae2b398a2adb9403102b1f22dfb8d5d7"> 1499</a></span>&#160;        uint32_t CDTL : 1;             </div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a2b8fd3f5f7fd223b514ecedff4283cad"> 1500</a></span>&#160;        uint32_t CDSS : 1;             </div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a432f62d94b9b32c6c5fd9e4c424cfead"> 1501</a></span>&#160;        uint32_t DMAS : 2;             </div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#abaa8920c4a4f71380cbfe55b305a2e45"> 1502</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 6;        </div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#ac66b9fc57052baeed9766adbda373f01"> 1503</a></span>&#160;        uint32_t SABGREQ : 1;          </div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a8ecc5b816e2e4a739f66461d7b96cd37"> 1504</a></span>&#160;        uint32_t CREQ : 1;             </div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a55ed296293769a41ce03b0f73875a4fa"> 1505</a></span>&#160;        uint32_t RWCTL : 1;            </div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#add78a47eea96b04c23bdaf27d778c0b3"> 1506</a></span>&#160;        uint32_t IABG : 1;             </div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a09209eeb5ab3209c2914fbbe3238d51e"> 1507</a></span>&#160;        uint32_t RESERVED1 : 4;        </div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a1d43aabb771ff15057354c64fc49a31f"> 1508</a></span>&#160;        uint32_t WECINT : 1;           </div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#adfe2e82324607b89002df1ffa5ee7dc9"> 1510</a></span>&#160;        uint32_t WECINS : 1;           </div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#aeb4e4061b8679bd03f32dbfc82595102"> 1512</a></span>&#160;        uint32_t WECRM : 1;            </div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html#a11c34509cbdc4a204fac7f6a649c1feb"> 1514</a></span>&#160;        uint32_t RESERVED2 : 5;        </div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    } B;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;} <a class="code" href="union__hw__sdhc__proctl.html">hw_sdhc_proctl_t</a>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_ADDR(x)   ((x) + 0x28U)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL(x)        (*(__IO hw_sdhc_proctl_t *) HW_SDHC_PROCTL_ADDR(x))</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_RD(x)     (HW_SDHC_PROCTL(x).U)</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_WR(x, v)  (HW_SDHC_PROCTL(x).U = (v))</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_SET(x, v) (HW_SDHC_PROCTL_WR(x, HW_SDHC_PROCTL_RD(x) |  (v)))</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_CLR(x, v) (HW_SDHC_PROCTL_WR(x, HW_SDHC_PROCTL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define HW_SDHC_PROCTL_TOG(x, v) (HW_SDHC_PROCTL_WR(x, HW_SDHC_PROCTL_RD(x) ^  (v)))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_PROCTL bitfields</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_LCTL  (0U)          </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_LCTL  (0x00000001U) </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_LCTL  (1U)          </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_LCTL(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_LCTL))</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_LCTL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_LCTL) &amp; BM_SDHC_PROCTL_LCTL)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_LCTL(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_LCTL) = (v))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_DTW   (1U)          </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_DTW   (0x00000006U) </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_DTW   (2U)          </span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_DTW(x) (HW_SDHC_PROCTL(x).B.DTW)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_DTW(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_DTW) &amp; BM_SDHC_PROCTL_DTW)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_DTW(x, v) (HW_SDHC_PROCTL_WR(x, (HW_SDHC_PROCTL_RD(x) &amp; ~BM_SDHC_PROCTL_DTW) | BF_SDHC_PROCTL_DTW(v)))</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_D3CD  (3U)          </span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_D3CD  (0x00000008U) </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_D3CD  (1U)          </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_D3CD(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_D3CD))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_D3CD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_D3CD) &amp; BM_SDHC_PROCTL_D3CD)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_D3CD(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_D3CD) = (v))</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_EMODE (4U)          </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_EMODE (0x00000030U) </span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_EMODE (2U)          </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_EMODE(x) (HW_SDHC_PROCTL(x).B.EMODE)</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_EMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_EMODE) &amp; BM_SDHC_PROCTL_EMODE)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_EMODE(x, v) (HW_SDHC_PROCTL_WR(x, (HW_SDHC_PROCTL_RD(x) &amp; ~BM_SDHC_PROCTL_EMODE) | BF_SDHC_PROCTL_EMODE(v)))</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_CDTL  (6U)          </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_CDTL  (0x00000040U) </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_CDTL  (1U)          </span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_CDTL(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CDTL))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_CDTL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_CDTL) &amp; BM_SDHC_PROCTL_CDTL)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_CDTL(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CDTL) = (v))</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_CDSS  (7U)          </span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_CDSS  (0x00000080U) </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_CDSS  (1U)          </span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_CDSS(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CDSS))</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_CDSS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_CDSS) &amp; BM_SDHC_PROCTL_CDSS)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_CDSS(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CDSS) = (v))</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_DMAS  (8U)          </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_DMAS  (0x00000300U) </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_DMAS  (2U)          </span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_DMAS(x) (HW_SDHC_PROCTL(x).B.DMAS)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_DMAS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_DMAS) &amp; BM_SDHC_PROCTL_DMAS)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_DMAS(x, v) (HW_SDHC_PROCTL_WR(x, (HW_SDHC_PROCTL_RD(x) &amp; ~BM_SDHC_PROCTL_DMAS) | BF_SDHC_PROCTL_DMAS(v)))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_SABGREQ (16U)       </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_SABGREQ (0x00010000U) </span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_SABGREQ (1U)        </span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_SABGREQ(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_SABGREQ))</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_SABGREQ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_SABGREQ) &amp; BM_SDHC_PROCTL_SABGREQ)</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_SABGREQ(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_SABGREQ) = (v))</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_CREQ  (17U)         </span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_CREQ  (0x00020000U) </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_CREQ  (1U)          </span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_CREQ(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CREQ))</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_CREQ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_CREQ) &amp; BM_SDHC_PROCTL_CREQ)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_CREQ(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_CREQ) = (v))</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_RWCTL (18U)         </span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_RWCTL (0x00040000U) </span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_RWCTL (1U)          </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_RWCTL(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_RWCTL))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_RWCTL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_RWCTL) &amp; BM_SDHC_PROCTL_RWCTL)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_RWCTL(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_RWCTL) = (v))</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_IABG  (19U)         </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_IABG  (0x00080000U) </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_IABG  (1U)          </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_IABG(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_IABG))</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_IABG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_IABG) &amp; BM_SDHC_PROCTL_IABG)</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_IABG(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_IABG) = (v))</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_WECINT (24U)        </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_WECINT (0x01000000U) </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_WECINT (1U)         </span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_WECINT(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECINT))</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_WECINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_WECINT) &amp; BM_SDHC_PROCTL_WECINT)</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_WECINT(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECINT) = (v))</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_WECINS (25U)        </span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_WECINS (0x02000000U) </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_WECINS (1U)         </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_WECINS(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECINS))</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_WECINS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_WECINS) &amp; BM_SDHC_PROCTL_WECINS)</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_WECINS(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECINS) = (v))</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define BP_SDHC_PROCTL_WECRM (26U)         </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BM_SDHC_PROCTL_WECRM (0x04000000U) </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BS_SDHC_PROCTL_WECRM (1U)          </span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BR_SDHC_PROCTL_WECRM(x) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECRM))</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define BF_SDHC_PROCTL_WECRM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_PROCTL_WECRM) &amp; BM_SDHC_PROCTL_WECRM)</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define BW_SDHC_PROCTL_WECRM(x, v) (BITBAND_ACCESS32(HW_SDHC_PROCTL_ADDR(x), BP_SDHC_PROCTL_WECRM) = (v))</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> * HW_SDHC_SYSCTL - System Control register</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="union__hw__sdhc__sysctl.html"> 1947</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__sysctl.html">_hw_sdhc_sysctl</a></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;{</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    uint32_t U;</div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html"> 1950</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html">_hw_sdhc_sysctl_bitfields</a></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    {</div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a62596b8f254d4c7f6a4949fce9bb9916"> 1952</a></span>&#160;        uint32_t IPGEN : 1;            </div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a5783e070e72b4a23daea72b7806a9329"> 1953</a></span>&#160;        uint32_t HCKEN : 1;            </div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a9858cf4afe74e78fd9128b7d9234e634"> 1954</a></span>&#160;        uint32_t PEREN : 1;            </div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#ac02abd7ee6d35d40c47e1d3676c2c969"> 1955</a></span>&#160;        uint32_t SDCLKEN : 1;          </div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#ab6e509034c8f7d81d6f2026f9cd65828"> 1956</a></span>&#160;        uint32_t DVS : 4;              </div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a03c62dee21be12a9aec6807b4bd8a0c5"> 1957</a></span>&#160;        uint32_t SDCLKFS : 8;          </div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#adfc79137ab9f5e2cf2f1e349f175546d"> 1958</a></span>&#160;        uint32_t DTOCV : 4;            </div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a0d73d66ddfae2b37f0398a6e4ad51c43"> 1959</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 4;        </div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a677c1d845f6928f23dbeaf40aecaffad"> 1960</a></span>&#160;        uint32_t RSTA : 1;             </div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a33f1d2ee8fb3057f47525f6b3b406a86"> 1961</a></span>&#160;        uint32_t RSTC : 1;             </div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a59fff32d0c7195f5f950e40ac61f68c1"> 1962</a></span>&#160;        uint32_t RSTD : 1;             </div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#ad4d8048e0285ab065828d9ecdb12b40b"> 1963</a></span>&#160;        uint32_t INITA : 1;            </div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html#a456c5c5790fa25df4a5aa0afc54443ac"> 1964</a></span>&#160;        uint32_t RESERVED1 : 4;        </div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    } B;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;} <a class="code" href="union__hw__sdhc__sysctl.html">hw_sdhc_sysctl_t</a>;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_ADDR(x)   ((x) + 0x2CU)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL(x)        (*(__IO hw_sdhc_sysctl_t *) HW_SDHC_SYSCTL_ADDR(x))</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_RD(x)     (HW_SDHC_SYSCTL(x).U)</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_WR(x, v)  (HW_SDHC_SYSCTL(x).U = (v))</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_SET(x, v) (HW_SDHC_SYSCTL_WR(x, HW_SDHC_SYSCTL_RD(x) |  (v)))</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_CLR(x, v) (HW_SDHC_SYSCTL_WR(x, HW_SDHC_SYSCTL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define HW_SDHC_SYSCTL_TOG(x, v) (HW_SDHC_SYSCTL_WR(x, HW_SDHC_SYSCTL_RD(x) ^  (v)))</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_SYSCTL bitfields</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_IPGEN (0U)          </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_IPGEN (0x00000001U) </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_IPGEN (1U)          </span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_IPGEN(x) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_IPGEN))</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_IPGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_IPGEN) &amp; BM_SDHC_SYSCTL_IPGEN)</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_IPGEN(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_IPGEN) = (v))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_HCKEN (1U)          </span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_HCKEN (0x00000002U) </span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_HCKEN (1U)          </span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_HCKEN(x) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_HCKEN))</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_HCKEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_HCKEN) &amp; BM_SDHC_SYSCTL_HCKEN)</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_HCKEN(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_HCKEN) = (v))</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_PEREN (2U)          </span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_PEREN (0x00000004U) </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_PEREN (1U)          </span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_PEREN(x) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_PEREN))</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_PEREN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_PEREN) &amp; BM_SDHC_SYSCTL_PEREN)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_PEREN(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_PEREN) = (v))</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_SDCLKEN (3U)        </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_SDCLKEN (0x00000008U) </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_SDCLKEN (1U)        </span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_SDCLKEN(x) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_SDCLKEN))</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_SDCLKEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_SDCLKEN) &amp; BM_SDHC_SYSCTL_SDCLKEN)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_SDCLKEN(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_SDCLKEN) = (v))</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_DVS   (4U)          </span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_DVS   (0x000000F0U) </span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_DVS   (4U)          </span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_DVS(x) (HW_SDHC_SYSCTL(x).B.DVS)</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_DVS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_DVS) &amp; BM_SDHC_SYSCTL_DVS)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_DVS(x, v) (HW_SDHC_SYSCTL_WR(x, (HW_SDHC_SYSCTL_RD(x) &amp; ~BM_SDHC_SYSCTL_DVS) | BF_SDHC_SYSCTL_DVS(v)))</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_SDCLKFS (8U)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_SDCLKFS (0x0000FF00U) </span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_SDCLKFS (8U)        </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_SDCLKFS(x) (HW_SDHC_SYSCTL(x).B.SDCLKFS)</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_SDCLKFS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_SDCLKFS) &amp; BM_SDHC_SYSCTL_SDCLKFS)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_SDCLKFS(x, v) (HW_SDHC_SYSCTL_WR(x, (HW_SDHC_SYSCTL_RD(x) &amp; ~BM_SDHC_SYSCTL_SDCLKFS) | BF_SDHC_SYSCTL_SDCLKFS(v)))</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_DTOCV (16U)         </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_DTOCV (0x000F0000U) </span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_DTOCV (4U)          </span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_DTOCV(x) (HW_SDHC_SYSCTL(x).B.DTOCV)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_DTOCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_DTOCV) &amp; BM_SDHC_SYSCTL_DTOCV)</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_DTOCV(x, v) (HW_SDHC_SYSCTL_WR(x, (HW_SDHC_SYSCTL_RD(x) &amp; ~BM_SDHC_SYSCTL_DTOCV) | BF_SDHC_SYSCTL_DTOCV(v)))</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_RSTA  (24U)         </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_RSTA  (0x01000000U) </span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_RSTA  (1U)          </span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_RSTA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_RSTA) &amp; BM_SDHC_SYSCTL_RSTA)</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_RSTA(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_RSTA) = (v))</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_RSTC  (25U)         </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_RSTC  (0x02000000U) </span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_RSTC  (1U)          </span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_RSTC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_RSTC) &amp; BM_SDHC_SYSCTL_RSTC)</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_RSTC(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_RSTC) = (v))</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_RSTD  (26U)         </span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_RSTD  (0x04000000U) </span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_RSTD  (1U)          </span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_RSTD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_RSTD) &amp; BM_SDHC_SYSCTL_RSTD)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_RSTD(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_RSTD) = (v))</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define BP_SDHC_SYSCTL_INITA (27U)         </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define BM_SDHC_SYSCTL_INITA (0x08000000U) </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define BS_SDHC_SYSCTL_INITA (1U)          </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define BR_SDHC_SYSCTL_INITA(x) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_INITA))</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define BF_SDHC_SYSCTL_INITA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_SYSCTL_INITA) &amp; BM_SDHC_SYSCTL_INITA)</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define BW_SDHC_SYSCTL_INITA(x, v) (BITBAND_ACCESS32(HW_SDHC_SYSCTL_ADDR(x), BP_SDHC_SYSCTL_INITA) = (v))</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"> * HW_SDHC_IRQSTAT - Interrupt Status register</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="union__hw__sdhc__irqstat.html"> 2342</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__irqstat.html">_hw_sdhc_irqstat</a></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;{</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    uint32_t U;</div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html"> 2345</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html">_hw_sdhc_irqstat_bitfields</a></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    {</div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a03b4f6beb48af9f8a25ea01c3e34db44"> 2347</a></span>&#160;        uint32_t CC : 1;               </div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#ac4cc8799054f3df04685bb60643a5af6"> 2348</a></span>&#160;        uint32_t TC : 1;               </div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a0fc5445e2c28fd917cba898d89bd609f"> 2349</a></span>&#160;        uint32_t BGE : 1;              </div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a489312aead50f1d75ea268363f7da193"> 2350</a></span>&#160;        uint32_t DINT : 1;             </div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#ad75a91f94de7a64dd80a797fca830cbd"> 2351</a></span>&#160;        uint32_t BWR : 1;              </div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a297a75e9d5a0b2fc3a929d9f04752776"> 2352</a></span>&#160;        uint32_t BRR : 1;              </div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aaad723c7323c9e76444dc14a568317d2"> 2353</a></span>&#160;        uint32_t CINS : 1;             </div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#af971167eac4cf3b0aaf3211d02eb6ba9"> 2354</a></span>&#160;        uint32_t CRM : 1;              </div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aa4608f3ffe6e2c78816610fd67b842c1"> 2355</a></span>&#160;        uint32_t CINT : 1;             </div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aa166b262346017ec8d6e679b12d4aaf9"> 2356</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 7;        </div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#abc655aaa4df5afbe3ed71f0e88d20393"> 2357</a></span>&#160;        uint32_t CTOE : 1;             </div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a359aae15467f93c1db222a8b4e3c371a"> 2358</a></span>&#160;        uint32_t CCE : 1;              </div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aa2863b0957924d8e56002f3e7d39ef48"> 2359</a></span>&#160;        uint32_t CEBE : 1;             </div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a5f59a31fafcc7e1742c321788d1bef52"> 2360</a></span>&#160;        uint32_t CIE : 1;              </div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a701f1c2ac4bd7550ba915412b5454cad"> 2361</a></span>&#160;        uint32_t DTOE : 1;             </div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#abf49bf02dc3c2013f8bafbeea3b77378"> 2362</a></span>&#160;        uint32_t DCE : 1;              </div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#afb87848b12da14e2ff9dde111285d47a"> 2363</a></span>&#160;        uint32_t DEBE : 1;             </div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#ad2d1eab7c2ff7a8b628b8b4f5aefd1bd"> 2364</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aa40ac975cbaa590845ffdf6b912aee8d"> 2365</a></span>&#160;        uint32_t AC12E : 1;            </div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#aaade2c0c09ffd72509887cfcfe3203d9"> 2366</a></span>&#160;        uint32_t RESERVED2 : 3;        </div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a3a68fc9057b937b664a7ebe622d9c77a"> 2367</a></span>&#160;        uint32_t DMAE : 1;             </div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html#a49908c887f5fe440201633ba575dd279"> 2368</a></span>&#160;        uint32_t RESERVED3 : 3;        </div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    } B;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;} <a class="code" href="union__hw__sdhc__irqstat.html">hw_sdhc_irqstat_t</a>;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_ADDR(x)  ((x) + 0x30U)</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT(x)       (*(__IO hw_sdhc_irqstat_t *) HW_SDHC_IRQSTAT_ADDR(x))</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_RD(x)    (HW_SDHC_IRQSTAT(x).U)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_WR(x, v) (HW_SDHC_IRQSTAT(x).U = (v))</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_SET(x, v) (HW_SDHC_IRQSTAT_WR(x, HW_SDHC_IRQSTAT_RD(x) |  (v)))</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_CLR(x, v) (HW_SDHC_IRQSTAT_WR(x, HW_SDHC_IRQSTAT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTAT_TOG(x, v) (HW_SDHC_IRQSTAT_WR(x, HW_SDHC_IRQSTAT_RD(x) ^  (v)))</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSTAT bitfields</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CC   (0U)          </span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CC   (0x00000001U) </span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CC   (1U)          </span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CC(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CC))</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CC) &amp; BM_SDHC_IRQSTAT_CC)</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CC(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CC) = (v))</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_TC   (1U)          </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_TC   (0x00000002U) </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_TC   (1U)          </span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_TC(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_TC))</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_TC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_TC) &amp; BM_SDHC_IRQSTAT_TC)</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_TC(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_TC) = (v))</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_BGE  (2U)          </span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_BGE  (0x00000004U) </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_BGE  (1U)          </span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_BGE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BGE))</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_BGE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_BGE) &amp; BM_SDHC_IRQSTAT_BGE)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_BGE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BGE) = (v))</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_DINT (3U)          </span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_DINT (0x00000008U) </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_DINT (1U)          </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_DINT(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DINT))</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_DINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_DINT) &amp; BM_SDHC_IRQSTAT_DINT)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_DINT(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DINT) = (v))</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_BWR  (4U)          </span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_BWR  (0x00000010U) </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_BWR  (1U)          </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_BWR(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BWR))</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_BWR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_BWR) &amp; BM_SDHC_IRQSTAT_BWR)</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_BWR(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BWR) = (v))</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_BRR  (5U)          </span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_BRR  (0x00000020U) </span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_BRR  (1U)          </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_BRR(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BRR))</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_BRR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_BRR) &amp; BM_SDHC_IRQSTAT_BRR)</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_BRR(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_BRR) = (v))</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CINS (6U)          </span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CINS (0x00000040U) </span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CINS (1U)          </span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CINS(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CINS))</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CINS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CINS) &amp; BM_SDHC_IRQSTAT_CINS)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CINS(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CINS) = (v))</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CRM  (7U)          </span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CRM  (0x00000080U) </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CRM  (1U)          </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CRM(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CRM))</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CRM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CRM) &amp; BM_SDHC_IRQSTAT_CRM)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CRM(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CRM) = (v))</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CINT (8U)          </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CINT (0x00000100U) </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CINT (1U)          </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CINT(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CINT))</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CINT) &amp; BM_SDHC_IRQSTAT_CINT)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CINT(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CINT) = (v))</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CTOE (16U)         </span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CTOE (0x00010000U) </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CTOE (1U)          </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CTOE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CTOE))</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CTOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CTOE) &amp; BM_SDHC_IRQSTAT_CTOE)</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CTOE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CTOE) = (v))</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CCE  (17U)         </span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CCE  (0x00020000U) </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CCE  (1U)          </span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CCE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CCE))</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CCE) &amp; BM_SDHC_IRQSTAT_CCE)</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CCE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CCE) = (v))</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CEBE (18U)         </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CEBE (0x00040000U) </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CEBE (1U)          </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CEBE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CEBE))</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CEBE) &amp; BM_SDHC_IRQSTAT_CEBE)</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CEBE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CEBE) = (v))</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_CIE  (19U)         </span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_CIE  (0x00080000U) </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_CIE  (1U)          </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_CIE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CIE))</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_CIE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_CIE) &amp; BM_SDHC_IRQSTAT_CIE)</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_CIE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_CIE) = (v))</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_DTOE (20U)         </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_DTOE (0x00100000U) </span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_DTOE (1U)          </span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_DTOE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DTOE))</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_DTOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_DTOE) &amp; BM_SDHC_IRQSTAT_DTOE)</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_DTOE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DTOE) = (v))</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_DCE  (21U)         </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_DCE  (0x00200000U) </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_DCE  (1U)          </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_DCE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DCE))</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_DCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_DCE) &amp; BM_SDHC_IRQSTAT_DCE)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_DCE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DCE) = (v))</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_DEBE (22U)         </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_DEBE (0x00400000U) </span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_DEBE (1U)          </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_DEBE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DEBE))</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_DEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_DEBE) &amp; BM_SDHC_IRQSTAT_DEBE)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_DEBE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DEBE) = (v))</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_AC12E (24U)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_AC12E (0x01000000U) </span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_AC12E (1U)         </span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_AC12E(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_AC12E))</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_AC12E(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_AC12E) &amp; BM_SDHC_IRQSTAT_AC12E)</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_AC12E(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_AC12E) = (v))</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTAT_DMAE (28U)         </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTAT_DMAE (0x10000000U) </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTAT_DMAE (1U)          </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTAT_DMAE(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DMAE))</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTAT_DMAE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTAT_DMAE) &amp; BM_SDHC_IRQSTAT_DMAE)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTAT_DMAE(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTAT_ADDR(x), BP_SDHC_IRQSTAT_DMAE) = (v))</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment"> * HW_SDHC_IRQSTATEN - Interrupt Status Enable register</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="union__hw__sdhc__irqstaten.html"> 2918</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__irqstaten.html">_hw_sdhc_irqstaten</a></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;{</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    uint32_t U;</div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html"> 2921</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html">_hw_sdhc_irqstaten_bitfields</a></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    {</div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#aad869652cb109f25b6666c4e80f29e0a"> 2923</a></span>&#160;        uint32_t CCSEN : 1;            </div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ab6a1e43a81cb8354baa75af2fc7a3df1"> 2924</a></span>&#160;        uint32_t TCSEN : 1;            </div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#af9e859beff5c409bdfd798fb0ed7df60"> 2925</a></span>&#160;        uint32_t BGESEN : 1;           </div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a552f6ae16008cc1c5c21f973a81eb0b1"> 2926</a></span>&#160;        uint32_t DINTSEN : 1;          </div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ab35c8e1e1c884a50eaa9682e9b177d6d"> 2927</a></span>&#160;        uint32_t BWRSEN : 1;           </div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ac75552ba82372ba998a4ae7e3392b9ae"> 2928</a></span>&#160;        uint32_t BRRSEN : 1;           </div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a857a3a923226c216a2e489bb138e20b0"> 2929</a></span>&#160;        uint32_t CINSEN : 1;           </div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#af1aae8b4299592b2ec5adddc8f77d601"> 2930</a></span>&#160;        uint32_t CRMSEN : 1;           </div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#acf88169101cf58b9575a98adc0aff321"> 2931</a></span>&#160;        uint32_t CINTSEN : 1;          </div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ab864d5197d3a75ed5d8f211e8273f562"> 2932</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 7;        </div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a1045430be3113176faf7d3e07600f3ff"> 2933</a></span>&#160;        uint32_t CTOESEN : 1;          </div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ac3627f32146ca37826f565333ede1da9"> 2934</a></span>&#160;        uint32_t CCESEN : 1;           </div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#ad2ecd11d44cf63681bd69fd748af3b66"> 2935</a></span>&#160;        uint32_t CEBESEN : 1;          </div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a30faba30187737cf39ce60d1181b3b11"> 2936</a></span>&#160;        uint32_t CIESEN : 1;           </div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a6a11671088ea9dce3d0136d251452794"> 2937</a></span>&#160;        uint32_t DTOESEN : 1;          </div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#aa40052338f849d47a7db296fe51f18ff"> 2938</a></span>&#160;        uint32_t DCESEN : 1;           </div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a56460220b3129adc23c57e08ddaf1d02"> 2939</a></span>&#160;        uint32_t DEBESEN : 1;          </div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a69eb80d5926d4a4497345f4e8dd9badc"> 2940</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a48e8448f6e04cf41e82de0ecfe2956b6"> 2941</a></span>&#160;        uint32_t AC12ESEN : 1;         </div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a0f328931869bf0b255a2e6beb34c6bcb"> 2942</a></span>&#160;        uint32_t RESERVED2 : 3;        </div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a9b0098f272171601b90bcac88872f4c2"> 2943</a></span>&#160;        uint32_t DMAESEN : 1;          </div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html#a45030eab01268f39ddd8005cd9e28e4e"> 2944</a></span>&#160;        uint32_t RESERVED3 : 3;        </div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    } B;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;} <a class="code" href="union__hw__sdhc__irqstaten.html">hw_sdhc_irqstaten_t</a>;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_ADDR(x) ((x) + 0x34U)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN(x)     (*(__IO hw_sdhc_irqstaten_t *) HW_SDHC_IRQSTATEN_ADDR(x))</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_RD(x)  (HW_SDHC_IRQSTATEN(x).U)</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_WR(x, v) (HW_SDHC_IRQSTATEN(x).U = (v))</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_SET(x, v) (HW_SDHC_IRQSTATEN_WR(x, HW_SDHC_IRQSTATEN_RD(x) |  (v)))</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_CLR(x, v) (HW_SDHC_IRQSTATEN_WR(x, HW_SDHC_IRQSTATEN_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSTATEN_TOG(x, v) (HW_SDHC_IRQSTATEN_WR(x, HW_SDHC_IRQSTATEN_RD(x) ^  (v)))</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSTATEN bitfields</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CCSEN (0U)       </span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CCSEN (0x00000001U) </span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CCSEN (1U)       </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CCSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CCSEN))</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CCSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CCSEN) &amp; BM_SDHC_IRQSTATEN_CCSEN)</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CCSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CCSEN) = (v))</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_TCSEN (1U)       </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_TCSEN (0x00000002U) </span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_TCSEN (1U)       </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_TCSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_TCSEN))</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_TCSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_TCSEN) &amp; BM_SDHC_IRQSTATEN_TCSEN)</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_TCSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_TCSEN) = (v))</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_BGESEN (2U)      </span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_BGESEN (0x00000004U) </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_BGESEN (1U)      </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_BGESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BGESEN))</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_BGESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_BGESEN) &amp; BM_SDHC_IRQSTATEN_BGESEN)</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_BGESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BGESEN) = (v))</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_DINTSEN (3U)     </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_DINTSEN (0x00000008U) </span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_DINTSEN (1U)     </span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_DINTSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DINTSEN))</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_DINTSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_DINTSEN) &amp; BM_SDHC_IRQSTATEN_DINTSEN)</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_DINTSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DINTSEN) = (v))</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_BWRSEN (4U)      </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_BWRSEN (0x00000010U) </span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_BWRSEN (1U)      </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_BWRSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BWRSEN))</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_BWRSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_BWRSEN) &amp; BM_SDHC_IRQSTATEN_BWRSEN)</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_BWRSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BWRSEN) = (v))</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_BRRSEN (5U)      </span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_BRRSEN (0x00000020U) </span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_BRRSEN (1U)      </span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_BRRSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BRRSEN))</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_BRRSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_BRRSEN) &amp; BM_SDHC_IRQSTATEN_BRRSEN)</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_BRRSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_BRRSEN) = (v))</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CINSEN (6U)      </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CINSEN (0x00000040U) </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CINSEN (1U)      </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CINSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CINSEN))</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CINSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CINSEN) &amp; BM_SDHC_IRQSTATEN_CINSEN)</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CINSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CINSEN) = (v))</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CRMSEN (7U)      </span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CRMSEN (0x00000080U) </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CRMSEN (1U)      </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CRMSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CRMSEN))</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CRMSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CRMSEN) &amp; BM_SDHC_IRQSTATEN_CRMSEN)</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CRMSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CRMSEN) = (v))</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CINTSEN (8U)     </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CINTSEN (0x00000100U) </span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CINTSEN (1U)     </span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CINTSEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CINTSEN))</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CINTSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CINTSEN) &amp; BM_SDHC_IRQSTATEN_CINTSEN)</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CINTSEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CINTSEN) = (v))</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CTOESEN (16U)    </span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CTOESEN (0x00010000U) </span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CTOESEN (1U)     </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CTOESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CTOESEN))</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CTOESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CTOESEN) &amp; BM_SDHC_IRQSTATEN_CTOESEN)</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CTOESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CTOESEN) = (v))</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CCESEN (17U)     </span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CCESEN (0x00020000U) </span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CCESEN (1U)      </span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CCESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CCESEN))</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CCESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CCESEN) &amp; BM_SDHC_IRQSTATEN_CCESEN)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CCESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CCESEN) = (v))</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CEBESEN (18U)    </span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CEBESEN (0x00040000U) </span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CEBESEN (1U)     </span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CEBESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CEBESEN))</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CEBESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CEBESEN) &amp; BM_SDHC_IRQSTATEN_CEBESEN)</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CEBESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CEBESEN) = (v))</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_CIESEN (19U)     </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_CIESEN (0x00080000U) </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_CIESEN (1U)      </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_CIESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CIESEN))</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_CIESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_CIESEN) &amp; BM_SDHC_IRQSTATEN_CIESEN)</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_CIESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_CIESEN) = (v))</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_DTOESEN (20U)    </span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_DTOESEN (0x00100000U) </span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_DTOESEN (1U)     </span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_DTOESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DTOESEN))</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_DTOESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_DTOESEN) &amp; BM_SDHC_IRQSTATEN_DTOESEN)</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_DTOESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DTOESEN) = (v))</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_DCESEN (21U)     </span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_DCESEN (0x00200000U) </span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_DCESEN (1U)      </span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_DCESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DCESEN))</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_DCESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_DCESEN) &amp; BM_SDHC_IRQSTATEN_DCESEN)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_DCESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DCESEN) = (v))</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_DEBESEN (22U)    </span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_DEBESEN (0x00400000U) </span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_DEBESEN (1U)     </span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_DEBESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DEBESEN))</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_DEBESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_DEBESEN) &amp; BM_SDHC_IRQSTATEN_DEBESEN)</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_DEBESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DEBESEN) = (v))</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_AC12ESEN (24U)   </span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_AC12ESEN (0x01000000U) </span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_AC12ESEN (1U)    </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_AC12ESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_AC12ESEN))</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_AC12ESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_AC12ESEN) &amp; BM_SDHC_IRQSTATEN_AC12ESEN)</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_AC12ESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_AC12ESEN) = (v))</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSTATEN_DMAESEN (28U)    </span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSTATEN_DMAESEN (0x10000000U) </span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSTATEN_DMAESEN (1U)     </span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSTATEN_DMAESEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DMAESEN))</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSTATEN_DMAESEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSTATEN_DMAESEN) &amp; BM_SDHC_IRQSTATEN_DMAESEN)</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSTATEN_DMAESEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSTATEN_ADDR(x), BP_SDHC_IRQSTATEN_DMAESEN) = (v))</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment"> * HW_SDHC_IRQSIGEN - Interrupt Signal Enable register</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="union__hw__sdhc__irqsigen.html"> 3383</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__irqsigen.html">_hw_sdhc_irqsigen</a></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;{</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    uint32_t U;</div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html"> 3386</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html">_hw_sdhc_irqsigen_bitfields</a></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    {</div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a90e5f7aa3fc61be4f1d7884e8dd90591"> 3388</a></span>&#160;        uint32_t CCIEN : 1;            </div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a81dc90db86a7de9e6db7fa446215102e"> 3389</a></span>&#160;        uint32_t TCIEN : 1;            </div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a4653f7098c11194e2cd63a162b3d2d42"> 3390</a></span>&#160;        uint32_t BGEIEN : 1;           </div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ab6074d9db251206f3c5b4dfa8e9b4485"> 3391</a></span>&#160;        uint32_t DINTIEN : 1;          </div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#aff84c4235184b35570ef05f7785a3d8e"> 3392</a></span>&#160;        uint32_t BWRIEN : 1;           </div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ad7971acb19743a3e663b4fac81958bc8"> 3393</a></span>&#160;        uint32_t BRRIEN : 1;           </div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ad2a8e52c3856762d7e5beed3b69f1312"> 3394</a></span>&#160;        uint32_t CINSIEN : 1;          </div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a64b02cb40495ee6bafbf83a69f12266f"> 3395</a></span>&#160;        uint32_t CRMIEN : 1;           </div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#af1dec2c1faafb89bca8d02f9522cd3a7"> 3396</a></span>&#160;        uint32_t CINTIEN : 1;          </div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ab45f3e17ac63fcfde460ab4052ff3cb2"> 3397</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 7;        </div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a8c8ea6cd7f667569c7585ca262624ad5"> 3398</a></span>&#160;        uint32_t CTOEIEN : 1;          </div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#af410543d52d3f6e7b90bdfb3308d14e0"> 3400</a></span>&#160;        uint32_t CCEIEN : 1;           </div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a41f934b13d6bfdace8c1fdb1d4ef3ddf"> 3401</a></span>&#160;        uint32_t CEBEIEN : 1;          </div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a4b76b220c5e51663c5176613782e1b88"> 3403</a></span>&#160;        uint32_t CIEIEN : 1;           </div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#aa62a953d5c22b2fa1783848d64686d1e"> 3404</a></span>&#160;        uint32_t DTOEIEN : 1;          </div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ad611410f9b0d2f49b69adc14465b5b29"> 3405</a></span>&#160;        uint32_t DCEIEN : 1;           </div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a7be1c77598d46f33c03145e8f1df6d34"> 3406</a></span>&#160;        uint32_t DEBEIEN : 1;          </div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a196dcddff98bc37a340b9d56310ab436"> 3407</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#ab3f66b983d2d7da1c79ce47b88968cb0"> 3408</a></span>&#160;        uint32_t AC12EIEN : 1;         </div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#adad4ccc754f7e0c3b35763f3515096d6"> 3409</a></span>&#160;        uint32_t RESERVED2 : 3;        </div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a804f120dcc31d3220421d069a54cd46f"> 3410</a></span>&#160;        uint32_t DMAEIEN : 1;          </div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html#a13b4fac5bfdc45b864e642eacc46d015"> 3411</a></span>&#160;        uint32_t RESERVED3 : 3;        </div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;    } B;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;} <a class="code" href="union__hw__sdhc__irqsigen.html">hw_sdhc_irqsigen_t</a>;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_ADDR(x) ((x) + 0x38U)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN(x)      (*(__IO hw_sdhc_irqsigen_t *) HW_SDHC_IRQSIGEN_ADDR(x))</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_RD(x)   (HW_SDHC_IRQSIGEN(x).U)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_WR(x, v) (HW_SDHC_IRQSIGEN(x).U = (v))</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_SET(x, v) (HW_SDHC_IRQSIGEN_WR(x, HW_SDHC_IRQSIGEN_RD(x) |  (v)))</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_CLR(x, v) (HW_SDHC_IRQSIGEN_WR(x, HW_SDHC_IRQSIGEN_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define HW_SDHC_IRQSIGEN_TOG(x, v) (HW_SDHC_IRQSIGEN_WR(x, HW_SDHC_IRQSIGEN_RD(x) ^  (v)))</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSIGEN bitfields</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CCIEN (0U)        </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CCIEN (0x00000001U) </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CCIEN (1U)        </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CCIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CCIEN))</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CCIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CCIEN) &amp; BM_SDHC_IRQSIGEN_CCIEN)</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CCIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CCIEN) = (v))</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_TCIEN (1U)        </span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_TCIEN (0x00000002U) </span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_TCIEN (1U)        </span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_TCIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_TCIEN))</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_TCIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_TCIEN) &amp; BM_SDHC_IRQSIGEN_TCIEN)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_TCIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_TCIEN) = (v))</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_BGEIEN (2U)       </span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_BGEIEN (0x00000004U) </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_BGEIEN (1U)       </span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_BGEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BGEIEN))</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_BGEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_BGEIEN) &amp; BM_SDHC_IRQSIGEN_BGEIEN)</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_BGEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BGEIEN) = (v))</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_DINTIEN (3U)      </span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_DINTIEN (0x00000008U) </span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_DINTIEN (1U)      </span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_DINTIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DINTIEN))</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_DINTIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_DINTIEN) &amp; BM_SDHC_IRQSIGEN_DINTIEN)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_DINTIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DINTIEN) = (v))</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_BWRIEN (4U)       </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_BWRIEN (0x00000010U) </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_BWRIEN (1U)       </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_BWRIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BWRIEN))</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_BWRIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_BWRIEN) &amp; BM_SDHC_IRQSIGEN_BWRIEN)</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_BWRIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BWRIEN) = (v))</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_BRRIEN (5U)       </span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_BRRIEN (0x00000020U) </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_BRRIEN (1U)       </span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_BRRIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BRRIEN))</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_BRRIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_BRRIEN) &amp; BM_SDHC_IRQSIGEN_BRRIEN)</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_BRRIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_BRRIEN) = (v))</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CINSIEN (6U)      </span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CINSIEN (0x00000040U) </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CINSIEN (1U)      </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CINSIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CINSIEN))</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CINSIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CINSIEN) &amp; BM_SDHC_IRQSIGEN_CINSIEN)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CINSIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CINSIEN) = (v))</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CRMIEN (7U)       </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CRMIEN (0x00000080U) </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CRMIEN (1U)       </span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CRMIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CRMIEN))</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CRMIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CRMIEN) &amp; BM_SDHC_IRQSIGEN_CRMIEN)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CRMIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CRMIEN) = (v))</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CINTIEN (8U)      </span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CINTIEN (0x00000100U) </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CINTIEN (1U)      </span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CINTIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CINTIEN))</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CINTIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CINTIEN) &amp; BM_SDHC_IRQSIGEN_CINTIEN)</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CINTIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CINTIEN) = (v))</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CTOEIEN (16U)     </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CTOEIEN (0x00010000U) </span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CTOEIEN (1U)      </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CTOEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CTOEIEN))</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CTOEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CTOEIEN) &amp; BM_SDHC_IRQSIGEN_CTOEIEN)</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CTOEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CTOEIEN) = (v))</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CCEIEN (17U)      </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CCEIEN (0x00020000U) </span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CCEIEN (1U)       </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CCEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CCEIEN))</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CCEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CCEIEN) &amp; BM_SDHC_IRQSIGEN_CCEIEN)</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CCEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CCEIEN) = (v))</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CEBEIEN (18U)     </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CEBEIEN (0x00040000U) </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CEBEIEN (1U)      </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CEBEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CEBEIEN))</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CEBEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CEBEIEN) &amp; BM_SDHC_IRQSIGEN_CEBEIEN)</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CEBEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CEBEIEN) = (v))</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_CIEIEN (19U)      </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_CIEIEN (0x00080000U) </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_CIEIEN (1U)       </span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_CIEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CIEIEN))</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_CIEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_CIEIEN) &amp; BM_SDHC_IRQSIGEN_CIEIEN)</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_CIEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_CIEIEN) = (v))</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_DTOEIEN (20U)     </span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_DTOEIEN (0x00100000U) </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_DTOEIEN (1U)      </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_DTOEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DTOEIEN))</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_DTOEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_DTOEIEN) &amp; BM_SDHC_IRQSIGEN_DTOEIEN)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_DTOEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DTOEIEN) = (v))</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_DCEIEN (21U)      </span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_DCEIEN (0x00200000U) </span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_DCEIEN (1U)       </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_DCEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DCEIEN))</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_DCEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_DCEIEN) &amp; BM_SDHC_IRQSIGEN_DCEIEN)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_DCEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DCEIEN) = (v))</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_DEBEIEN (22U)     </span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_DEBEIEN (0x00400000U) </span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_DEBEIEN (1U)      </span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_DEBEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DEBEIEN))</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_DEBEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_DEBEIEN) &amp; BM_SDHC_IRQSIGEN_DEBEIEN)</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_DEBEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DEBEIEN) = (v))</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_AC12EIEN (24U)    </span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_AC12EIEN (0x01000000U) </span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_AC12EIEN (1U)     </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_AC12EIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_AC12EIEN))</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_AC12EIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_AC12EIEN) &amp; BM_SDHC_IRQSIGEN_AC12EIEN)</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_AC12EIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_AC12EIEN) = (v))</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define BP_SDHC_IRQSIGEN_DMAEIEN (28U)     </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define BM_SDHC_IRQSIGEN_DMAEIEN (0x10000000U) </span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define BS_SDHC_IRQSIGEN_DMAEIEN (1U)      </span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define BR_SDHC_IRQSIGEN_DMAEIEN(x) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DMAEIEN))</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define BF_SDHC_IRQSIGEN_DMAEIEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_IRQSIGEN_DMAEIEN) &amp; BM_SDHC_IRQSIGEN_DMAEIEN)</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define BW_SDHC_IRQSIGEN_DMAEIEN(x, v) (BITBAND_ACCESS32(HW_SDHC_IRQSIGEN_ADDR(x), BP_SDHC_IRQSIGEN_DMAEIEN) = (v))</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment"> * HW_SDHC_AC12ERR - Auto CMD12 Error Status Register</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="union__hw__sdhc__ac12err.html"> 3860</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__ac12err.html">_hw_sdhc_ac12err</a></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;{</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    uint32_t U;</div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html"> 3863</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html">_hw_sdhc_ac12err_bitfields</a></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;    {</div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#add156120810077cedb87bdad05d863fe"> 3865</a></span>&#160;        uint32_t AC12NE : 1;           </div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#afd6708b59b338f592b5f2d357631b11a"> 3866</a></span>&#160;        uint32_t AC12TOE : 1;          </div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a93e44769a9ac105ad4c1bdf24cecbfe3"> 3867</a></span>&#160;        uint32_t AC12EBE : 1;          </div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a0020a9cdaba6e76043c78d6989b8774a"> 3868</a></span>&#160;        uint32_t AC12CE : 1;           </div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a5207690366ef988e763e1a5b6e609652"> 3869</a></span>&#160;        uint32_t AC12IE : 1;           </div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a6c666d770a494539f468f7f2f7f6bcbb"> 3870</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 2;        </div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a03d394a2d8bf90b6811463dfd68704bd"> 3871</a></span>&#160;        uint32_t CNIBAC12E : 1;        </div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html#a700f9c77dd513820fbb5d6c5d1fa6961"> 3873</a></span>&#160;        uint32_t RESERVED1 : 24;       </div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;    } B;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;} <a class="code" href="union__hw__sdhc__ac12err.html">hw_sdhc_ac12err_t</a>;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define HW_SDHC_AC12ERR_ADDR(x)  ((x) + 0x3CU)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define HW_SDHC_AC12ERR(x)       (*(__I hw_sdhc_ac12err_t *) HW_SDHC_AC12ERR_ADDR(x))</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define HW_SDHC_AC12ERR_RD(x)    (HW_SDHC_AC12ERR(x).U)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_AC12ERR bitfields</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_AC12NE (0U)        </span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_AC12NE (0x00000001U) </span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_AC12NE (1U)        </span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_AC12NE(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_AC12NE))</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_AC12TOE (1U)       </span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_AC12TOE (0x00000002U) </span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_AC12TOE (1U)       </span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_AC12TOE(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_AC12TOE))</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_AC12EBE (2U)       </span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_AC12EBE (0x00000004U) </span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_AC12EBE (1U)       </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_AC12EBE(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_AC12EBE))</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_AC12CE (3U)        </span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_AC12CE (0x00000008U) </span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_AC12CE (1U)        </span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_AC12CE(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_AC12CE))</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_AC12IE (4U)        </span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_AC12IE (0x00000010U) </span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_AC12IE (1U)        </span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_AC12IE(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_AC12IE))</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define BP_SDHC_AC12ERR_CNIBAC12E (7U)     </span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define BM_SDHC_AC12ERR_CNIBAC12E (0x00000080U) </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define BS_SDHC_AC12ERR_CNIBAC12E (1U)     </span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define BR_SDHC_AC12ERR_CNIBAC12E(x) (BITBAND_ACCESS32(HW_SDHC_AC12ERR_ADDR(x), BP_SDHC_AC12ERR_CNIBAC12E))</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment"> * HW_SDHC_HTCAPBLT - Host Controller Capabilities</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="union__hw__sdhc__htcapblt.html"> 4020</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__htcapblt.html">_hw_sdhc_htcapblt</a></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;{</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;    uint32_t U;</div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html"> 4023</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html">_hw_sdhc_htcapblt_bitfields</a></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    {</div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#a6843563af88f74d2bdebdec32c95c6b3"> 4025</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 16;       </div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#ab3bc194333a42df36c2d91fc7b08b9ea"> 4026</a></span>&#160;        uint32_t MBL : 3;              </div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#ad6c8f1967b326297b8ad89de631af4d9"> 4027</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#a77f4d33c5cf3dcd1f1d7a49d151fd2be"> 4028</a></span>&#160;        uint32_t ADMAS : 1;            </div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#a0906ca4363dbb997be4f6d7e38673e62"> 4029</a></span>&#160;        uint32_t HSS : 1;              </div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#a53c3e85c32f930c0a2098ef226c5a781"> 4030</a></span>&#160;        uint32_t DMAS : 1;             </div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#abb7789a7bdcf55a7a4e56d7eeb0a8211"> 4031</a></span>&#160;        uint32_t SRS : 1;              </div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#adce28b1e57addab9a3c9419c7eb43edb"> 4032</a></span>&#160;        uint32_t VS33 : 1;             </div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html#a2acfb19a8fb1c88b09406c1b91f24d1a"> 4033</a></span>&#160;        uint32_t RESERVED2 : 7;        </div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;    } B;</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;} <a class="code" href="union__hw__sdhc__htcapblt.html">hw_sdhc_htcapblt_t</a>;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define HW_SDHC_HTCAPBLT_ADDR(x) ((x) + 0x40U)</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define HW_SDHC_HTCAPBLT(x)      (*(__I hw_sdhc_htcapblt_t *) HW_SDHC_HTCAPBLT_ADDR(x))</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define HW_SDHC_HTCAPBLT_RD(x)   (HW_SDHC_HTCAPBLT(x).U)</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_HTCAPBLT bitfields</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_MBL (16U)         </span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_MBL (0x00070000U) </span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_MBL (3U)          </span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_MBL(x) (HW_SDHC_HTCAPBLT(x).B.MBL)</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_ADMAS (20U)       </span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_ADMAS (0x00100000U) </span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_ADMAS (1U)        </span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_ADMAS(x) (BITBAND_ACCESS32(HW_SDHC_HTCAPBLT_ADDR(x), BP_SDHC_HTCAPBLT_ADMAS))</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_HSS (21U)         </span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_HSS (0x00200000U) </span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_HSS (1U)          </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_HSS(x) (BITBAND_ACCESS32(HW_SDHC_HTCAPBLT_ADDR(x), BP_SDHC_HTCAPBLT_HSS))</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_DMAS (22U)        </span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_DMAS (0x00400000U) </span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_DMAS (1U)         </span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_DMAS(x) (BITBAND_ACCESS32(HW_SDHC_HTCAPBLT_ADDR(x), BP_SDHC_HTCAPBLT_DMAS))</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_SRS (23U)         </span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_SRS (0x00800000U) </span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_SRS (1U)          </span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_SRS(x) (BITBAND_ACCESS32(HW_SDHC_HTCAPBLT_ADDR(x), BP_SDHC_HTCAPBLT_SRS))</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define BP_SDHC_HTCAPBLT_VS33 (24U)        </span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define BM_SDHC_HTCAPBLT_VS33 (0x01000000U) </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define BS_SDHC_HTCAPBLT_VS33 (1U)         </span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define BR_SDHC_HTCAPBLT_VS33(x) (BITBAND_ACCESS32(HW_SDHC_HTCAPBLT_ADDR(x), BP_SDHC_HTCAPBLT_VS33))</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment"> * HW_SDHC_WML - Watermark Level Register</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="union__hw__sdhc__wml.html"> 4181</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__wml.html">_hw_sdhc_wml</a></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;{</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;    uint32_t U;</div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html"> 4184</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html">_hw_sdhc_wml_bitfields</a></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;    {</div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html#a9f22a0ad95e565d533835927d0629f82"> 4186</a></span>&#160;        uint32_t RDWML : 8;            </div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html#ad8e51cdb32a47d601bebd10f7f50555d"> 4187</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 8;        </div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html#a2c72b7f7e679622adfcec57e7dc7603d"> 4188</a></span>&#160;        uint32_t WRWML : 8;            </div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html#aa65460110393b2fe8716da9f51b423c9"> 4189</a></span>&#160;        uint32_t RESERVED1 : 8;        </div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    } B;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;} <a class="code" href="union__hw__sdhc__wml.html">hw_sdhc_wml_t</a>;</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_ADDR(x)      ((x) + 0x44U)</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define HW_SDHC_WML(x)           (*(__IO hw_sdhc_wml_t *) HW_SDHC_WML_ADDR(x))</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_RD(x)        (HW_SDHC_WML(x).U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_WR(x, v)     (HW_SDHC_WML(x).U = (v))</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_SET(x, v)    (HW_SDHC_WML_WR(x, HW_SDHC_WML_RD(x) |  (v)))</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_CLR(x, v)    (HW_SDHC_WML_WR(x, HW_SDHC_WML_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define HW_SDHC_WML_TOG(x, v)    (HW_SDHC_WML_WR(x, HW_SDHC_WML_RD(x) ^  (v)))</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_WML bitfields</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define BP_SDHC_WML_RDWML    (0U)          </span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define BM_SDHC_WML_RDWML    (0x000000FFU) </span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define BS_SDHC_WML_RDWML    (8U)          </span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define BR_SDHC_WML_RDWML(x) (HW_SDHC_WML(x).B.RDWML)</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define BF_SDHC_WML_RDWML(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_WML_RDWML) &amp; BM_SDHC_WML_RDWML)</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define BW_SDHC_WML_RDWML(x, v) (HW_SDHC_WML_WR(x, (HW_SDHC_WML_RD(x) &amp; ~BM_SDHC_WML_RDWML) | BF_SDHC_WML_RDWML(v)))</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define BP_SDHC_WML_WRWML    (16U)         </span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define BM_SDHC_WML_WRWML    (0x00FF0000U) </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define BS_SDHC_WML_WRWML    (8U)          </span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define BR_SDHC_WML_WRWML(x) (HW_SDHC_WML(x).B.WRWML)</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define BF_SDHC_WML_WRWML(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_WML_WRWML) &amp; BM_SDHC_WML_WRWML)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define BW_SDHC_WML_WRWML(x, v) (HW_SDHC_WML_WR(x, (HW_SDHC_WML_RD(x) &amp; ~BM_SDHC_WML_WRWML) | BF_SDHC_WML_WRWML(v)))</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment"> * HW_SDHC_FEVT - Force Event register</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;</div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="union__hw__sdhc__fevt.html"> 4276</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__fevt.html">_hw_sdhc_fevt</a></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;{</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;    uint32_t U;</div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html"> 4279</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html">_hw_sdhc_fevt_bitfields</a></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    {</div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#adfaa0ebb9c01623f9e560f77d82b699c"> 4281</a></span>&#160;        uint32_t AC12NE : 1;           </div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#ab5e6e1a8d06ce0c839a696123fc8ef27"> 4283</a></span>&#160;        uint32_t AC12TOE : 1;          </div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a615f9162814cc9de18112dfde0b5b7e1"> 4285</a></span>&#160;        uint32_t AC12CE : 1;           </div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a458c99bf2d83847d04805d067fc5a214"> 4286</a></span>&#160;        uint32_t AC12EBE : 1;          </div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a537288daf16d1b14bfa2fbbb3365b216"> 4288</a></span>&#160;        uint32_t AC12IE : 1;           </div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a6cc53d9086f880c92cecd8cbfe797acc"> 4290</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 2;        </div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a1feac6418d36a04dfa04b9ce639e41a5"> 4291</a></span>&#160;        uint32_t CNIBAC12E : 1;        </div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a35e12fa2dfa34bdd132514a292e845ca"> 4293</a></span>&#160;        uint32_t RESERVED1 : 8;        </div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a143ed4ea73991af5bf3d4b2b0d62ad67"> 4294</a></span>&#160;        uint32_t CTOE : 1;             </div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a285d82a37527ff9e6cdedf392829c87a"> 4295</a></span>&#160;        uint32_t CCE : 1;              </div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a9cecab580e113713b872e228720414a5"> 4296</a></span>&#160;        uint32_t CEBE : 1;             </div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a0a24e7b81fcb22b84a18df85bcbbc4d2"> 4297</a></span>&#160;        uint32_t CIE : 1;              </div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a5d2825cc95bd49ee187c5805b2ccb1d1"> 4298</a></span>&#160;        uint32_t DTOE : 1;             </div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a57ebeb1472ae3d50d597939862b6980f"> 4299</a></span>&#160;        uint32_t DCE : 1;              </div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#aa1c4c81a4fca675ee9c584fa2a0012b3"> 4300</a></span>&#160;        uint32_t DEBE : 1;             </div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#ad8d6b26d1caf73aa23c6af5c191b54f2"> 4301</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a34054b7fa62c0c82edba9c78c5fc784f"> 4302</a></span>&#160;        uint32_t AC12E : 1;            </div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a8efcdbec8a0c2e0d7b3c37d8d7ef4ab6"> 4303</a></span>&#160;        uint32_t RESERVED3 : 3;        </div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a74b9d3c9dfb048867a02845ac3e3494a"> 4304</a></span>&#160;        uint32_t DMAE : 1;             </div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a7d00635c7e52a9cd1342842201f917dc"> 4305</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html#a0f5468321a28d53288b60ce56df753d8"> 4306</a></span>&#160;        uint32_t CINT : 1;             </div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;    } B;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;} <a class="code" href="union__hw__sdhc__fevt.html">hw_sdhc_fevt_t</a>;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define HW_SDHC_FEVT_ADDR(x)     ((x) + 0x50U)</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define HW_SDHC_FEVT(x)          (*(__O hw_sdhc_fevt_t *) HW_SDHC_FEVT_ADDR(x))</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define HW_SDHC_FEVT_RD(x)       (HW_SDHC_FEVT(x).U)</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define HW_SDHC_FEVT_WR(x, v)    (HW_SDHC_FEVT(x).U = (v))</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_FEVT bitfields</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12NE  (0U)          </span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12NE  (0x00000001U) </span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12NE  (1U)          </span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12NE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12NE) &amp; BM_SDHC_FEVT_AC12NE)</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12NE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12NE) = (v))</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12TOE (1U)          </span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12TOE (0x00000002U) </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12TOE (1U)          </span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12TOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12TOE) &amp; BM_SDHC_FEVT_AC12TOE)</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12TOE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12TOE) = (v))</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12CE  (2U)          </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12CE  (0x00000004U) </span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12CE  (1U)          </span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12CE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12CE) &amp; BM_SDHC_FEVT_AC12CE)</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12CE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12CE) = (v))</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12EBE (3U)          </span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12EBE (0x00000008U) </span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12EBE (1U)          </span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12EBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12EBE) &amp; BM_SDHC_FEVT_AC12EBE)</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12EBE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12EBE) = (v))</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12IE  (4U)          </span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12IE  (0x00000010U) </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12IE  (1U)          </span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12IE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12IE) &amp; BM_SDHC_FEVT_AC12IE)</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12IE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12IE) = (v))</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CNIBAC12E (7U)        </span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CNIBAC12E (0x00000080U) </span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CNIBAC12E (1U)        </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CNIBAC12E(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CNIBAC12E) &amp; BM_SDHC_FEVT_CNIBAC12E)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CNIBAC12E(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CNIBAC12E) = (v))</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CTOE    (16U)         </span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CTOE    (0x00010000U) </span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CTOE    (1U)          </span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CTOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CTOE) &amp; BM_SDHC_FEVT_CTOE)</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CTOE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CTOE) = (v))</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CCE     (17U)         </span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CCE     (0x00020000U) </span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CCE     (1U)          </span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CCE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CCE) &amp; BM_SDHC_FEVT_CCE)</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CCE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CCE) = (v))</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CEBE    (18U)         </span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CEBE    (0x00040000U) </span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CEBE    (1U)          </span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CEBE) &amp; BM_SDHC_FEVT_CEBE)</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CEBE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CEBE) = (v))</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CIE     (19U)         </span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CIE     (0x00080000U) </span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CIE     (1U)          </span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CIE) &amp; BM_SDHC_FEVT_CIE)</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CIE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CIE) = (v))</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_DTOE    (20U)         </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_DTOE    (0x00100000U) </span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_DTOE    (1U)          </span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_DTOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_DTOE) &amp; BM_SDHC_FEVT_DTOE)</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_DTOE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_DTOE) = (v))</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_DCE     (21U)         </span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_DCE     (0x00200000U) </span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_DCE     (1U)          </span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_DCE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_DCE) &amp; BM_SDHC_FEVT_DCE)</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_DCE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_DCE) = (v))</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_DEBE    (22U)         </span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_DEBE    (0x00400000U) </span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_DEBE    (1U)          </span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_DEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_DEBE) &amp; BM_SDHC_FEVT_DEBE)</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_DEBE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_DEBE) = (v))</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_AC12E   (24U)         </span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_AC12E   (0x01000000U) </span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_AC12E   (1U)          </span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_AC12E(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_AC12E) &amp; BM_SDHC_FEVT_AC12E)</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_AC12E(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_AC12E) = (v))</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_DMAE    (28U)         </span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_DMAE    (0x10000000U) </span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_DMAE    (1U)          </span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_DMAE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_DMAE) &amp; BM_SDHC_FEVT_DMAE)</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_DMAE(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_DMAE) = (v))</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define BP_SDHC_FEVT_CINT    (31U)         </span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define BM_SDHC_FEVT_CINT    (0x80000000U) </span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define BS_SDHC_FEVT_CINT    (1U)          </span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define BF_SDHC_FEVT_CINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_FEVT_CINT) &amp; BM_SDHC_FEVT_CINT)</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define BW_SDHC_FEVT_CINT(x, v) (BITBAND_ACCESS32(HW_SDHC_FEVT_ADDR(x), BP_SDHC_FEVT_CINT) = (v))</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"> * HW_SDHC_ADMAES - ADMA Error Status register</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="union__hw__sdhc__admaes.html"> 4630</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__admaes.html">_hw_sdhc_admaes</a></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;{</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;    uint32_t U;</div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html"> 4633</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html">_hw_sdhc_admaes_bitfields</a></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;    {</div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html#ab6891f6f5fcbe28395e8b03a6591702c"> 4635</a></span>&#160;        uint32_t ADMAES : 2;           </div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html#a0192847aa5b6999a3dcb1e65b528e9fa"> 4637</a></span>&#160;        uint32_t ADMALME : 1;          </div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html#aa85d4ad50852bf3e5d4bb9eae5a60c00"> 4638</a></span>&#160;        uint32_t ADMADCE : 1;          </div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html#abe6319e731d6754ab2edb8e6664bb68b"> 4639</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 28;       </div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    } B;</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;} <a class="code" href="union__hw__sdhc__admaes.html">hw_sdhc_admaes_t</a>;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define HW_SDHC_ADMAES_ADDR(x)   ((x) + 0x54U)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define HW_SDHC_ADMAES(x)        (*(__I hw_sdhc_admaes_t *) HW_SDHC_ADMAES_ADDR(x))</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define HW_SDHC_ADMAES_RD(x)     (HW_SDHC_ADMAES(x).U)</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_ADMAES bitfields</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define BP_SDHC_ADMAES_ADMAES (0U)         </span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define BM_SDHC_ADMAES_ADMAES (0x00000003U) </span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define BS_SDHC_ADMAES_ADMAES (2U)         </span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define BR_SDHC_ADMAES_ADMAES(x) (HW_SDHC_ADMAES(x).B.ADMAES)</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define BP_SDHC_ADMAES_ADMALME (2U)        </span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define BM_SDHC_ADMAES_ADMALME (0x00000004U) </span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define BS_SDHC_ADMAES_ADMALME (1U)        </span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define BR_SDHC_ADMAES_ADMALME(x) (BITBAND_ACCESS32(HW_SDHC_ADMAES_ADDR(x), BP_SDHC_ADMAES_ADMALME))</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define BP_SDHC_ADMAES_ADMADCE (3U)        </span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define BM_SDHC_ADMAES_ADMADCE (0x00000008U) </span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define BS_SDHC_ADMAES_ADMADCE (1U)        </span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define BR_SDHC_ADMAES_ADMADCE(x) (BITBAND_ACCESS32(HW_SDHC_ADMAES_ADDR(x), BP_SDHC_ADMAES_ADMADCE))</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment"> * HW_SDHC_ADSADDR - ADMA System Addressregister</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="union__hw__sdhc__adsaddr.html"> 4723</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__adsaddr.html">_hw_sdhc_adsaddr</a></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;{</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    uint32_t U;</div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html"> 4726</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html">_hw_sdhc_adsaddr_bitfields</a></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    {</div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html#afa0e29578505a2d69714a5a6ed1f0ca1"> 4728</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 2;        </div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html#a018ebccba565ba80ed81c286ba6a1cbc"> 4729</a></span>&#160;        uint32_t ADSADDR : 30;         </div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;    } B;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;} <a class="code" href="union__hw__sdhc__adsaddr.html">hw_sdhc_adsaddr_t</a>;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_ADDR(x)  ((x) + 0x58U)</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR(x)       (*(__IO hw_sdhc_adsaddr_t *) HW_SDHC_ADSADDR_ADDR(x))</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_RD(x)    (HW_SDHC_ADSADDR(x).U)</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_WR(x, v) (HW_SDHC_ADSADDR(x).U = (v))</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_SET(x, v) (HW_SDHC_ADSADDR_WR(x, HW_SDHC_ADSADDR_RD(x) |  (v)))</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_CLR(x, v) (HW_SDHC_ADSADDR_WR(x, HW_SDHC_ADSADDR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define HW_SDHC_ADSADDR_TOG(x, v) (HW_SDHC_ADSADDR_WR(x, HW_SDHC_ADSADDR_RD(x) ^  (v)))</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_ADSADDR bitfields</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define BP_SDHC_ADSADDR_ADSADDR (2U)       </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define BM_SDHC_ADSADDR_ADSADDR (0xFFFFFFFCU) </span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define BS_SDHC_ADSADDR_ADSADDR (30U)      </span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define BR_SDHC_ADSADDR_ADSADDR(x) (HW_SDHC_ADSADDR(x).B.ADSADDR)</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define BF_SDHC_ADSADDR_ADSADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_ADSADDR_ADSADDR) &amp; BM_SDHC_ADSADDR_ADSADDR)</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define BW_SDHC_ADSADDR_ADSADDR(x, v) (HW_SDHC_ADSADDR_WR(x, (HW_SDHC_ADSADDR_RD(x) &amp; ~BM_SDHC_ADSADDR_ADSADDR) | BF_SDHC_ADSADDR_ADSADDR(v)))</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment"> * HW_SDHC_VENDOR - Vendor Specific register</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;</div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="union__hw__sdhc__vendor.html"> 4792</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__vendor.html">_hw_sdhc_vendor</a></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;{</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;    uint32_t U;</div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html"> 4795</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html">_hw_sdhc_vendor_bitfields</a></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;    {</div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html#a81f57349f554108bd8d561fb8feddaa6"> 4797</a></span>&#160;        uint32_t EXTDMAEN : 1;         </div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html#a72c2dd7ba875e88838036ff5454c885a"> 4798</a></span>&#160;        uint32_t EXBLKNU : 1;          </div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html#ad3046b8ebe71a9d2a254b8d7cbdd5a11"> 4800</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 14;       </div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html#ad2a5d34c69649a8b88a8965badee49fb"> 4801</a></span>&#160;        uint32_t INTSTVAL : 8;         </div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html#a9cbd6f0785c34a126a3ca01298ad6c17"> 4802</a></span>&#160;        uint32_t RESERVED1 : 8;        </div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;    } B;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;} <a class="code" href="union__hw__sdhc__vendor.html">hw_sdhc_vendor_t</a>;</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_ADDR(x)   ((x) + 0xC0U)</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR(x)        (*(__IO hw_sdhc_vendor_t *) HW_SDHC_VENDOR_ADDR(x))</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_RD(x)     (HW_SDHC_VENDOR(x).U)</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_WR(x, v)  (HW_SDHC_VENDOR(x).U = (v))</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_SET(x, v) (HW_SDHC_VENDOR_WR(x, HW_SDHC_VENDOR_RD(x) |  (v)))</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_CLR(x, v) (HW_SDHC_VENDOR_WR(x, HW_SDHC_VENDOR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define HW_SDHC_VENDOR_TOG(x, v) (HW_SDHC_VENDOR_WR(x, HW_SDHC_VENDOR_RD(x) ^  (v)))</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_VENDOR bitfields</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define BP_SDHC_VENDOR_EXTDMAEN (0U)       </span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define BM_SDHC_VENDOR_EXTDMAEN (0x00000001U) </span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define BS_SDHC_VENDOR_EXTDMAEN (1U)       </span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define BR_SDHC_VENDOR_EXTDMAEN(x) (BITBAND_ACCESS32(HW_SDHC_VENDOR_ADDR(x), BP_SDHC_VENDOR_EXTDMAEN))</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define BF_SDHC_VENDOR_EXTDMAEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_VENDOR_EXTDMAEN) &amp; BM_SDHC_VENDOR_EXTDMAEN)</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define BW_SDHC_VENDOR_EXTDMAEN(x, v) (BITBAND_ACCESS32(HW_SDHC_VENDOR_ADDR(x), BP_SDHC_VENDOR_EXTDMAEN) = (v))</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define BP_SDHC_VENDOR_EXBLKNU (1U)        </span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define BM_SDHC_VENDOR_EXBLKNU (0x00000002U) </span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define BS_SDHC_VENDOR_EXBLKNU (1U)        </span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define BR_SDHC_VENDOR_EXBLKNU(x) (BITBAND_ACCESS32(HW_SDHC_VENDOR_ADDR(x), BP_SDHC_VENDOR_EXBLKNU))</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define BF_SDHC_VENDOR_EXBLKNU(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_VENDOR_EXBLKNU) &amp; BM_SDHC_VENDOR_EXBLKNU)</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define BW_SDHC_VENDOR_EXBLKNU(x, v) (BITBAND_ACCESS32(HW_SDHC_VENDOR_ADDR(x), BP_SDHC_VENDOR_EXBLKNU) = (v))</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define BP_SDHC_VENDOR_INTSTVAL (16U)      </span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define BM_SDHC_VENDOR_INTSTVAL (0x00FF0000U) </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define BS_SDHC_VENDOR_INTSTVAL (8U)       </span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define BR_SDHC_VENDOR_INTSTVAL(x) (HW_SDHC_VENDOR(x).B.INTSTVAL)</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment"> * HW_SDHC_MMCBOOT - MMC Boot register</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;</div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="union__hw__sdhc__mmcboot.html"> 4906</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__mmcboot.html">_hw_sdhc_mmcboot</a></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;{</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;    uint32_t U;</div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html"> 4909</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html">_hw_sdhc_mmcboot_bitfields</a></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;    {</div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#aae3375e451332169c286a0382e9de3a1"> 4911</a></span>&#160;        uint32_t DTOCVACK : 4;         </div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#ab7c71a27c199602c10515ded7f5ac932"> 4912</a></span>&#160;        uint32_t BOOTACK : 1;          </div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#ae4a0d3d9a09c571907b7529685705c5d"> 4913</a></span>&#160;        uint32_t BOOTMODE : 1;         </div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#aa1520d9ef5ba9f2135f707886a3a80a5"> 4914</a></span>&#160;        uint32_t BOOTEN : 1;           </div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#a880a301a305f83602a38b898e491d567"> 4915</a></span>&#160;        uint32_t AUTOSABGEN : 1;       </div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#af99ff04a15950a16d26608975c4d9dbe"> 4916</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 8;        </div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html#ae633c9b5eff8926f0b9b818d5247db6d"> 4917</a></span>&#160;        uint32_t BOOTBLKCNT : 16;      </div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;    } B;</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;} <a class="code" href="union__hw__sdhc__mmcboot.html">hw_sdhc_mmcboot_t</a>;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_ADDR(x)  ((x) + 0xC4U)</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT(x)       (*(__IO hw_sdhc_mmcboot_t *) HW_SDHC_MMCBOOT_ADDR(x))</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_RD(x)    (HW_SDHC_MMCBOOT(x).U)</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_WR(x, v) (HW_SDHC_MMCBOOT(x).U = (v))</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_SET(x, v) (HW_SDHC_MMCBOOT_WR(x, HW_SDHC_MMCBOOT_RD(x) |  (v)))</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_CLR(x, v) (HW_SDHC_MMCBOOT_WR(x, HW_SDHC_MMCBOOT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define HW_SDHC_MMCBOOT_TOG(x, v) (HW_SDHC_MMCBOOT_WR(x, HW_SDHC_MMCBOOT_RD(x) ^  (v)))</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_MMCBOOT bitfields</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_DTOCVACK (0U)      </span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_DTOCVACK (0x0000000FU) </span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_DTOCVACK (4U)      </span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_DTOCVACK(x) (HW_SDHC_MMCBOOT(x).B.DTOCVACK)</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_DTOCVACK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_DTOCVACK) &amp; BM_SDHC_MMCBOOT_DTOCVACK)</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_DTOCVACK(x, v) (HW_SDHC_MMCBOOT_WR(x, (HW_SDHC_MMCBOOT_RD(x) &amp; ~BM_SDHC_MMCBOOT_DTOCVACK) | BF_SDHC_MMCBOOT_DTOCVACK(v)))</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_BOOTACK (4U)       </span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_BOOTACK (0x00000010U) </span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_BOOTACK (1U)       </span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_BOOTACK(x) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTACK))</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_BOOTACK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_BOOTACK) &amp; BM_SDHC_MMCBOOT_BOOTACK)</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_BOOTACK(x, v) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTACK) = (v))</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_BOOTMODE (5U)      </span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_BOOTMODE (0x00000020U) </span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_BOOTMODE (1U)      </span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_BOOTMODE(x) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTMODE))</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_BOOTMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_BOOTMODE) &amp; BM_SDHC_MMCBOOT_BOOTMODE)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_BOOTMODE(x, v) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTMODE) = (v))</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_BOOTEN (6U)        </span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_BOOTEN (0x00000040U) </span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_BOOTEN (1U)        </span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_BOOTEN(x) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTEN))</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_BOOTEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_BOOTEN) &amp; BM_SDHC_MMCBOOT_BOOTEN)</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_BOOTEN(x, v) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_BOOTEN) = (v))</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_AUTOSABGEN (7U)    </span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_AUTOSABGEN (0x00000080U) </span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_AUTOSABGEN (1U)    </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_AUTOSABGEN(x) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_AUTOSABGEN))</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_AUTOSABGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_AUTOSABGEN) &amp; BM_SDHC_MMCBOOT_AUTOSABGEN)</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_AUTOSABGEN(x, v) (BITBAND_ACCESS32(HW_SDHC_MMCBOOT_ADDR(x), BP_SDHC_MMCBOOT_AUTOSABGEN) = (v))</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define BP_SDHC_MMCBOOT_BOOTBLKCNT (16U)   </span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define BM_SDHC_MMCBOOT_BOOTBLKCNT (0xFFFF0000U) </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define BS_SDHC_MMCBOOT_BOOTBLKCNT (16U)   </span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define BR_SDHC_MMCBOOT_BOOTBLKCNT(x) (HW_SDHC_MMCBOOT(x).B.BOOTBLKCNT)</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define BF_SDHC_MMCBOOT_BOOTBLKCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SDHC_MMCBOOT_BOOTBLKCNT) &amp; BM_SDHC_MMCBOOT_BOOTBLKCNT)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define BW_SDHC_MMCBOOT_BOOTBLKCNT(x, v) (HW_SDHC_MMCBOOT_WR(x, (HW_SDHC_MMCBOOT_RD(x) &amp; ~BM_SDHC_MMCBOOT_BOOTBLKCNT) | BF_SDHC_MMCBOOT_BOOTBLKCNT(v)))</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment"> * HW_SDHC_HOSTVER - Host Controller Version</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;</div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="union__hw__sdhc__hostver.html"> 5090</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sdhc__hostver.html">_hw_sdhc_hostver</a></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;{</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;    uint32_t U;</div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html"> 5093</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html">_hw_sdhc_hostver_bitfields</a></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;    {</div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html#a3f4c8ae2c696ad186ad0394b914e500f"> 5095</a></span>&#160;        uint32_t SVN : 8;              </div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html#a05d4ebc89a47546d0fe9148888961d2e"> 5096</a></span>&#160;        uint32_t VVN : 8;              </div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html#ab4dd041d98f8f5f9567fed601ae957a5"> 5097</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">RESERVED0</a> : 16;       </div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;    } B;</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;} <a class="code" href="union__hw__sdhc__hostver.html">hw_sdhc_hostver_t</a>;</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define HW_SDHC_HOSTVER_ADDR(x)  ((x) + 0xFCU)</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define HW_SDHC_HOSTVER(x)       (*(__I hw_sdhc_hostver_t *) HW_SDHC_HOSTVER_ADDR(x))</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define HW_SDHC_HOSTVER_RD(x)    (HW_SDHC_HOSTVER(x).U)</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_HOSTVER bitfields</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define BP_SDHC_HOSTVER_SVN  (0U)          </span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define BM_SDHC_HOSTVER_SVN  (0x000000FFU) </span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define BS_SDHC_HOSTVER_SVN  (8U)          </span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define BR_SDHC_HOSTVER_SVN(x) (HW_SDHC_HOSTVER(x).B.SVN)</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define BP_SDHC_HOSTVER_VVN  (8U)          </span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define BM_SDHC_HOSTVER_VVN  (0x0000FF00U) </span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define BS_SDHC_HOSTVER_VVN  (8U)          </span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define BR_SDHC_HOSTVER_VVN(x) (HW_SDHC_HOSTVER(x).B.VVN)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment"> * hw_sdhc_t - module struct</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html"> 5161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__sdhc.html">_hw_sdhc</a></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;{</div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a2e715c1a0a6a3ce7a9c37ce9632ced3d"> 5163</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__dsaddr.html">hw_sdhc_dsaddr_t</a> <a class="code" href="struct__hw__sdhc.html#a2e715c1a0a6a3ce7a9c37ce9632ced3d">DSADDR</a>;          </div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a8a79f734fa65ded10bbf360492220041"> 5164</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__blkattr.html">hw_sdhc_blkattr_t</a> <a class="code" href="struct__hw__sdhc.html#a8a79f734fa65ded10bbf360492220041">BLKATTR</a>;        </div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a9f8a67b978da2c43a3686f8c7b321a08"> 5165</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__cmdarg.html">hw_sdhc_cmdarg_t</a> <a class="code" href="struct__hw__sdhc.html#a9f8a67b978da2c43a3686f8c7b321a08">CMDARG</a>;          </div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#ab74624754fcc07680ac29f9a0b4e4809"> 5166</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__xfertyp.html">hw_sdhc_xfertyp_t</a> <a class="code" href="struct__hw__sdhc.html#ab74624754fcc07680ac29f9a0b4e4809">XFERTYP</a>;        </div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a776f9a9ef3934b257c7241e793669c6c"> 5167</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__cmdrsp0.html">hw_sdhc_cmdrsp0_t</a> <a class="code" href="struct__hw__sdhc.html#a776f9a9ef3934b257c7241e793669c6c">CMDRSP0</a>;         </div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#ac14b293c1061ecb2ca7a0f66f6826aed"> 5168</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__cmdrsp1.html">hw_sdhc_cmdrsp1_t</a> <a class="code" href="struct__hw__sdhc.html#ac14b293c1061ecb2ca7a0f66f6826aed">CMDRSP1</a>;         </div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a0847d6954d20fd429000a9c739316e08"> 5169</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__cmdrsp2.html">hw_sdhc_cmdrsp2_t</a> <a class="code" href="struct__hw__sdhc.html#a0847d6954d20fd429000a9c739316e08">CMDRSP2</a>;         </div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a81f8055f023f46159a5b3d5fed2b79b8"> 5170</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__cmdrsp3.html">hw_sdhc_cmdrsp3_t</a> <a class="code" href="struct__hw__sdhc.html#a81f8055f023f46159a5b3d5fed2b79b8">CMDRSP3</a>;         </div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a823efef94ba2a2722f56da955af8042c"> 5171</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__datport.html">hw_sdhc_datport_t</a> <a class="code" href="struct__hw__sdhc.html#a823efef94ba2a2722f56da955af8042c">DATPORT</a>;        </div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a9029af1b1f4bffc85e08d25d4c3c5e83"> 5172</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__prsstat.html">hw_sdhc_prsstat_t</a> <a class="code" href="struct__hw__sdhc.html#a9029af1b1f4bffc85e08d25d4c3c5e83">PRSSTAT</a>;         </div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#adba2937d5860a712dd8ebc48bbfbc764"> 5173</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__proctl.html">hw_sdhc_proctl_t</a> <a class="code" href="struct__hw__sdhc.html#adba2937d5860a712dd8ebc48bbfbc764">PROCTL</a>;          </div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a4ddc218bb5d09571192cac637ca74986"> 5174</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__sysctl.html">hw_sdhc_sysctl_t</a> <a class="code" href="struct__hw__sdhc.html#a4ddc218bb5d09571192cac637ca74986">SYSCTL</a>;          </div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a2bfdd6289900835c0c8fddba5ad280f1"> 5175</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__irqstat.html">hw_sdhc_irqstat_t</a> <a class="code" href="struct__hw__sdhc.html#a2bfdd6289900835c0c8fddba5ad280f1">IRQSTAT</a>;        </div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a3608bd4dfd8edfa327c65b2b314f9af6"> 5176</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__irqstaten.html">hw_sdhc_irqstaten_t</a> <a class="code" href="struct__hw__sdhc.html#a3608bd4dfd8edfa327c65b2b314f9af6">IRQSTATEN</a>;    </div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#ab8028ebb316a3cfad78ad1048d151378"> 5177</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__irqsigen.html">hw_sdhc_irqsigen_t</a> <a class="code" href="struct__hw__sdhc.html#ab8028ebb316a3cfad78ad1048d151378">IRQSIGEN</a>;      </div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a75201cbc997f9b64d92ddffb864f2617"> 5178</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__ac12err.html">hw_sdhc_ac12err_t</a> <a class="code" href="struct__hw__sdhc.html#a75201cbc997f9b64d92ddffb864f2617">AC12ERR</a>;         </div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a977b0efe6945543ca6e85328a83be9f8"> 5179</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__htcapblt.html">hw_sdhc_htcapblt_t</a> <a class="code" href="struct__hw__sdhc.html#a977b0efe6945543ca6e85328a83be9f8">HTCAPBLT</a>;       </div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a91e759b570086f7788f0d1c32e7fbe4e"> 5180</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__wml.html">hw_sdhc_wml_t</a> <a class="code" href="struct__hw__sdhc.html#a91e759b570086f7788f0d1c32e7fbe4e">WML</a>;                </div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;    uint8_t _reserved0[8];</div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a026ea6c486e4a3e715b8d56fbbbc3a08"> 5182</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__sdhc__fevt.html">hw_sdhc_fevt_t</a> <a class="code" href="struct__hw__sdhc.html#a026ea6c486e4a3e715b8d56fbbbc3a08">FEVT</a>;               </div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a53ece25f59f4380795f27a97aac707f0"> 5183</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__admaes.html">hw_sdhc_admaes_t</a> <a class="code" href="struct__hw__sdhc.html#a53ece25f59f4380795f27a97aac707f0">ADMAES</a>;           </div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#aa3d3330b7da5506977f65a5b2f8e8049"> 5184</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__adsaddr.html">hw_sdhc_adsaddr_t</a> <a class="code" href="struct__hw__sdhc.html#aa3d3330b7da5506977f65a5b2f8e8049">ADSADDR</a>;        </div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    uint8_t _reserved1[100];</div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a22a9db48eddef86d2ea97a226b8b8c1c"> 5186</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__vendor.html">hw_sdhc_vendor_t</a> <a class="code" href="struct__hw__sdhc.html#a22a9db48eddef86d2ea97a226b8b8c1c">VENDOR</a>;          </div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a4fee222eba57b75453e67aa328f6546f"> 5187</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sdhc__mmcboot.html">hw_sdhc_mmcboot_t</a> <a class="code" href="struct__hw__sdhc.html#a4fee222eba57b75453e67aa328f6546f">MMCBOOT</a>;        </div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;    uint8_t _reserved2[52];</div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="struct__hw__sdhc.html#a558556e8b8d2769da067d0dd6e6808a5"> 5189</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sdhc__hostver.html">hw_sdhc_hostver_t</a> <a class="code" href="struct__hw__sdhc.html#a558556e8b8d2769da067d0dd6e6808a5">HOSTVER</a>;         </div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;} <a class="code" href="struct__hw__sdhc.html">hw_sdhc_t</a>;</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;</div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define HW_SDHC(x)     (*(hw_sdhc_t *)(x))</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;</div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_SDHC_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a9029af1b1f4bffc85e08d25d4c3c5e83"><div class="ttname"><a href="struct__hw__sdhc.html#a9029af1b1f4bffc85e08d25d4c3c5e83">_hw_sdhc::PRSSTAT</a></div><div class="ttdeci">__I hw_sdhc_prsstat_t PRSSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5172</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a91e759b570086f7788f0d1c32e7fbe4e"><div class="ttname"><a href="struct__hw__sdhc.html#a91e759b570086f7788f0d1c32e7fbe4e">_hw_sdhc::WML</a></div><div class="ttdeci">__IO hw_sdhc_wml_t WML</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5180</div></div>
<div class="ttc" id="union__hw__sdhc__cmdrsp3_html"><div class="ttname"><a href="union__hw__sdhc__cmdrsp3.html">_hw_sdhc_cmdrsp3</a></div><div class="ttdoc">HW_SDHC_CMDRSP3 - Command Response 3 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:959</div></div>
<div class="ttc" id="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html">_hw_sdhc_ac12err::_hw_sdhc_ac12err_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:3863</div></div>
<div class="ttc" id="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html">_hw_sdhc_xfertyp::_hw_sdhc_xfertyp_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:432</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a3608bd4dfd8edfa327c65b2b314f9af6"><div class="ttname"><a href="struct__hw__sdhc.html#a3608bd4dfd8edfa327c65b2b314f9af6">_hw_sdhc::IRQSTATEN</a></div><div class="ttdeci">__IO hw_sdhc_irqstaten_t IRQSTATEN</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5176</div></div>
<div class="ttc" id="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html">_hw_sdhc_wml::_hw_sdhc_wml_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4184</div></div>
<div class="ttc" id="struct__hw__sdhc_html_ab74624754fcc07680ac29f9a0b4e4809"><div class="ttname"><a href="struct__hw__sdhc.html#ab74624754fcc07680ac29f9a0b4e4809">_hw_sdhc::XFERTYP</a></div><div class="ttdeci">__IO hw_sdhc_xfertyp_t XFERTYP</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5166</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a2e715c1a0a6a3ce7a9c37ce9632ced3d"><div class="ttname"><a href="struct__hw__sdhc.html#a2e715c1a0a6a3ce7a9c37ce9632ced3d">_hw_sdhc::DSADDR</a></div><div class="ttdeci">__IO hw_sdhc_dsaddr_t DSADDR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5163</div></div>
<div class="ttc" id="union__hw__sdhc__proctl_html"><div class="ttname"><a href="union__hw__sdhc__proctl.html">_hw_sdhc_proctl</a></div><div class="ttdoc">HW_SDHC_PROCTL - Protocol Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1490</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__sdhc__wml_html"><div class="ttname"><a href="union__hw__sdhc__wml.html">_hw_sdhc_wml</a></div><div class="ttdoc">HW_SDHC_WML - Watermark Level Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4181</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a558556e8b8d2769da067d0dd6e6808a5"><div class="ttname"><a href="struct__hw__sdhc.html#a558556e8b8d2769da067d0dd6e6808a5">_hw_sdhc::HOSTVER</a></div><div class="ttdeci">__I hw_sdhc_hostver_t HOSTVER</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5189</div></div>
<div class="ttc" id="union__hw__sdhc__irqstaten_html"><div class="ttname"><a href="union__hw__sdhc__irqstaten.html">_hw_sdhc_irqstaten</a></div><div class="ttdoc">HW_SDHC_IRQSTATEN - Interrupt Status Enable register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:2918</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a026ea6c486e4a3e715b8d56fbbbc3a08"><div class="ttname"><a href="struct__hw__sdhc.html#a026ea6c486e4a3e715b8d56fbbbc3a08">_hw_sdhc::FEVT</a></div><div class="ttdeci">__O hw_sdhc_fevt_t FEVT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5182</div></div>
<div class="ttc" id="union__hw__sdhc__xfertyp_html"><div class="ttname"><a href="union__hw__sdhc__xfertyp.html">_hw_sdhc_xfertyp</a></div><div class="ttdoc">HW_SDHC_XFERTYP - Transfer Type register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:429</div></div>
<div class="ttc" id="union__hw__sdhc__blkattr_html"><div class="ttname"><a href="union__hw__sdhc__blkattr.html">_hw_sdhc_blkattr</a></div><div class="ttdoc">HW_SDHC_BLKATTR - Block Attributes register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:210</div></div>
<div class="ttc" id="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html">_hw_sdhc_irqstaten::_hw_sdhc_irqstaten_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:2921</div></div>
<div class="ttc" id="union__hw__sdhc__fevt_html"><div class="ttname"><a href="union__hw__sdhc__fevt.html">_hw_sdhc_fevt</a></div><div class="ttdoc">HW_SDHC_FEVT - Force Event register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4276</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a22a9db48eddef86d2ea97a226b8b8c1c"><div class="ttname"><a href="struct__hw__sdhc.html#a22a9db48eddef86d2ea97a226b8b8c1c">_hw_sdhc::VENDOR</a></div><div class="ttdeci">__IO hw_sdhc_vendor_t VENDOR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5186</div></div>
<div class="ttc" id="union__hw__sdhc__cmdrsp1_html"><div class="ttname"><a href="union__hw__sdhc__cmdrsp1.html">_hw_sdhc_cmdrsp1</a></div><div class="ttdoc">HW_SDHC_CMDRSP1 - Command Response 1 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:838</div></div>
<div class="ttc" id="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html">_hw_sdhc_sysctl::_hw_sdhc_sysctl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1950</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a4fee222eba57b75453e67aa328f6546f"><div class="ttname"><a href="struct__hw__sdhc.html#a4fee222eba57b75453e67aa328f6546f">_hw_sdhc::MMCBOOT</a></div><div class="ttdeci">__IO hw_sdhc_mmcboot_t MMCBOOT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5187</div></div>
<div class="ttc" id="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields.html">_hw_sdhc_cmdrsp1::_hw_sdhc_cmdrsp1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:841</div></div>
<div class="ttc" id="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html">_hw_sdhc_dsaddr::_hw_sdhc_dsaddr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:137</div></div>
<div class="ttc" id="struct__hw__sdhc_html_ac14b293c1061ecb2ca7a0f66f6826aed"><div class="ttname"><a href="struct__hw__sdhc.html#ac14b293c1061ecb2ca7a0f66f6826aed">_hw_sdhc::CMDRSP1</a></div><div class="ttdeci">__I hw_sdhc_cmdrsp1_t CMDRSP1</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5168</div></div>
<div class="ttc" id="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields.html">_hw_sdhc_cmdrsp0::_hw_sdhc_cmdrsp0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:795</div></div>
<div class="ttc" id="union__hw__sdhc__htcapblt_html"><div class="ttname"><a href="union__hw__sdhc__htcapblt.html">_hw_sdhc_htcapblt</a></div><div class="ttdoc">HW_SDHC_HTCAPBLT - Host Controller Capabilities (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4020</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a776f9a9ef3934b257c7241e793669c6c"><div class="ttname"><a href="struct__hw__sdhc.html#a776f9a9ef3934b257c7241e793669c6c">_hw_sdhc::CMDRSP0</a></div><div class="ttdeci">__I hw_sdhc_cmdrsp0_t CMDRSP0</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5167</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a0847d6954d20fd429000a9c739316e08"><div class="ttname"><a href="struct__hw__sdhc.html#a0847d6954d20fd429000a9c739316e08">_hw_sdhc::CMDRSP2</a></div><div class="ttdeci">__I hw_sdhc_cmdrsp2_t CMDRSP2</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5169</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a4ddc218bb5d09571192cac637ca74986"><div class="ttname"><a href="struct__hw__sdhc.html#a4ddc218bb5d09571192cac637ca74986">_hw_sdhc::SYSCTL</a></div><div class="ttdeci">__IO hw_sdhc_sysctl_t SYSCTL</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5174</div></div>
<div class="ttc" id="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html">_hw_sdhc_mmcboot::_hw_sdhc_mmcboot_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4909</div></div>
<div class="ttc" id="union__hw__sdhc__admaes_html"><div class="ttname"><a href="union__hw__sdhc__admaes.html">_hw_sdhc_admaes</a></div><div class="ttdoc">HW_SDHC_ADMAES - ADMA Error Status register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4630</div></div>
<div class="ttc" id="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields_html_a72f6eb52dbf0bd63cc93bcd145aa283c"><div class="ttname"><a href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a72f6eb52dbf0bd63cc93bcd145aa283c">_hw_sdhc_dsaddr::_hw_sdhc_dsaddr_bitfields::DSADDR</a></div><div class="ttdeci">uint32_t DSADDR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:140</div></div>
<div class="ttc" id="union__hw__sdhc__dsaddr_html"><div class="ttname"><a href="union__hw__sdhc__dsaddr.html">_hw_sdhc_dsaddr</a></div><div class="ttdoc">HW_SDHC_DSADDR - DMA System Address register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:134</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a2bfdd6289900835c0c8fddba5ad280f1"><div class="ttname"><a href="struct__hw__sdhc.html#a2bfdd6289900835c0c8fddba5ad280f1">_hw_sdhc::IRQSTAT</a></div><div class="ttdeci">__IO hw_sdhc_irqstat_t IRQSTAT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5175</div></div>
<div class="ttc" id="union__hw__sdhc__cmdrsp2_html"><div class="ttname"><a href="union__hw__sdhc__cmdrsp2.html">_hw_sdhc_cmdrsp2</a></div><div class="ttdoc">HW_SDHC_CMDRSP2 - Command Response 2 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:884</div></div>
<div class="ttc" id="union__hw__sdhc__datport_html"><div class="ttname"><a href="union__hw__sdhc__datport.html">_hw_sdhc_datport</a></div><div class="ttdoc">HW_SDHC_DATPORT - Buffer Data Port register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1006</div></div>
<div class="ttc" id="struct__hw__sdhc_html"><div class="ttname"><a href="struct__hw__sdhc.html">_hw_sdhc</a></div><div class="ttdoc">All SDHC module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5161</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a823efef94ba2a2722f56da955af8042c"><div class="ttname"><a href="struct__hw__sdhc.html#a823efef94ba2a2722f56da955af8042c">_hw_sdhc::DATPORT</a></div><div class="ttdeci">__IO hw_sdhc_datport_t DATPORT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5171</div></div>
<div class="ttc" id="struct__hw__sdhc_html_aa3d3330b7da5506977f65a5b2f8e8049"><div class="ttname"><a href="struct__hw__sdhc.html#aa3d3330b7da5506977f65a5b2f8e8049">_hw_sdhc::ADSADDR</a></div><div class="ttdeci">__IO hw_sdhc_adsaddr_t ADSADDR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5184</div></div>
<div class="ttc" id="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html">_hw_sdhc_irqsigen::_hw_sdhc_irqsigen_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:3386</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__sdhc__prsstat_html"><div class="ttname"><a href="union__hw__sdhc__prsstat.html">_hw_sdhc_prsstat</a></div><div class="ttdoc">HW_SDHC_PRSSTAT - Present State register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1071</div></div>
<div class="ttc" id="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html">_hw_sdhc_adsaddr::_hw_sdhc_adsaddr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4726</div></div>
<div class="ttc" id="union__hw__sdhc__irqstat_html"><div class="ttname"><a href="union__hw__sdhc__irqstat.html">_hw_sdhc_irqstat</a></div><div class="ttdoc">HW_SDHC_IRQSTAT - Interrupt Status register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:2342</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a53ece25f59f4380795f27a97aac707f0"><div class="ttname"><a href="struct__hw__sdhc.html#a53ece25f59f4380795f27a97aac707f0">_hw_sdhc::ADMAES</a></div><div class="ttdeci">__I hw_sdhc_admaes_t ADMAES</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5183</div></div>
<div class="ttc" id="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields_html_a858f6273dc37008a7b33f3c43d3ab7cb"><div class="ttname"><a href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html#a858f6273dc37008a7b33f3c43d3ab7cb">_hw_sdhc_dsaddr::_hw_sdhc_dsaddr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:139</div></div>
<div class="ttc" id="union__hw__sdhc__sysctl_html"><div class="ttname"><a href="union__hw__sdhc__sysctl.html">_hw_sdhc_sysctl</a></div><div class="ttdoc">HW_SDHC_SYSCTL - System Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1947</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a977b0efe6945543ca6e85328a83be9f8"><div class="ttname"><a href="struct__hw__sdhc.html#a977b0efe6945543ca6e85328a83be9f8">_hw_sdhc::HTCAPBLT</a></div><div class="ttdeci">__I hw_sdhc_htcapblt_t HTCAPBLT</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5179</div></div>
<div class="ttc" id="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields.html">_hw_sdhc_cmdrsp2::_hw_sdhc_cmdrsp2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:887</div></div>
<div class="ttc" id="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html">_hw_sdhc_htcapblt::_hw_sdhc_htcapblt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4023</div></div>
<div class="ttc" id="union__hw__sdhc__cmdarg_html"><div class="ttname"><a href="union__hw__sdhc__cmdarg.html">_hw_sdhc_cmdarg</a></div><div class="ttdoc">HW_SDHC_CMDARG - Command Argument register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:331</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a9f8a67b978da2c43a3686f8c7b321a08"><div class="ttname"><a href="struct__hw__sdhc.html#a9f8a67b978da2c43a3686f8c7b321a08">_hw_sdhc::CMDARG</a></div><div class="ttdeci">__IO hw_sdhc_cmdarg_t CMDARG</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5165</div></div>
<div class="ttc" id="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html">_hw_sdhc_fevt::_hw_sdhc_fevt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4279</div></div>
<div class="ttc" id="struct__hw__sdhc_html_adba2937d5860a712dd8ebc48bbfbc764"><div class="ttname"><a href="struct__hw__sdhc.html#adba2937d5860a712dd8ebc48bbfbc764">_hw_sdhc::PROCTL</a></div><div class="ttdeci">__IO hw_sdhc_proctl_t PROCTL</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5173</div></div>
<div class="ttc" id="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html">_hw_sdhc_proctl::_hw_sdhc_proctl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1493</div></div>
<div class="ttc" id="struct__hw__sdhc_html_ab8028ebb316a3cfad78ad1048d151378"><div class="ttname"><a href="struct__hw__sdhc.html#ab8028ebb316a3cfad78ad1048d151378">_hw_sdhc::IRQSIGEN</a></div><div class="ttdeci">__IO hw_sdhc_irqsigen_t IRQSIGEN</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5177</div></div>
<div class="ttc" id="union__hw__sdhc__vendor_html"><div class="ttname"><a href="union__hw__sdhc__vendor.html">_hw_sdhc_vendor</a></div><div class="ttdoc">HW_SDHC_VENDOR - Vendor Specific register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4792</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a81f8055f023f46159a5b3d5fed2b79b8"><div class="ttname"><a href="struct__hw__sdhc.html#a81f8055f023f46159a5b3d5fed2b79b8">_hw_sdhc::CMDRSP3</a></div><div class="ttdeci">__I hw_sdhc_cmdrsp3_t CMDRSP3</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5170</div></div>
<div class="ttc" id="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html">_hw_sdhc_blkattr::_hw_sdhc_blkattr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:213</div></div>
<div class="ttc" id="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields.html">_hw_sdhc_datport::_hw_sdhc_datport_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1009</div></div>
<div class="ttc" id="union__hw__sdhc__hostver_html"><div class="ttname"><a href="union__hw__sdhc__hostver.html">_hw_sdhc_hostver</a></div><div class="ttdoc">HW_SDHC_HOSTVER - Host Controller Version (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5090</div></div>
<div class="ttc" id="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html">_hw_sdhc_irqstat::_hw_sdhc_irqstat_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:2345</div></div>
<div class="ttc" id="union__hw__sdhc__adsaddr_html"><div class="ttname"><a href="union__hw__sdhc__adsaddr.html">_hw_sdhc_adsaddr</a></div><div class="ttdoc">HW_SDHC_ADSADDR - ADMA System Addressregister (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4723</div></div>
<div class="ttc" id="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html">_hw_sdhc_vendor::_hw_sdhc_vendor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4795</div></div>
<div class="ttc" id="union__hw__sdhc__cmdrsp0_html"><div class="ttname"><a href="union__hw__sdhc__cmdrsp0.html">_hw_sdhc_cmdrsp0</a></div><div class="ttdoc">HW_SDHC_CMDRSP0 - Command Response 0 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:792</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a75201cbc997f9b64d92ddffb864f2617"><div class="ttname"><a href="struct__hw__sdhc.html#a75201cbc997f9b64d92ddffb864f2617">_hw_sdhc::AC12ERR</a></div><div class="ttdeci">__I hw_sdhc_ac12err_t AC12ERR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5178</div></div>
<div class="ttc" id="struct__hw__sdhc_html_a8a79f734fa65ded10bbf360492220041"><div class="ttname"><a href="struct__hw__sdhc.html#a8a79f734fa65ded10bbf360492220041">_hw_sdhc::BLKATTR</a></div><div class="ttdeci">__IO hw_sdhc_blkattr_t BLKATTR</div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5164</div></div>
<div class="ttc" id="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html">_hw_sdhc_hostver::_hw_sdhc_hostver_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:5093</div></div>
<div class="ttc" id="union__hw__sdhc__mmcboot_html"><div class="ttname"><a href="union__hw__sdhc__mmcboot.html">_hw_sdhc_mmcboot</a></div><div class="ttdoc">HW_SDHC_MMCBOOT - MMC Boot register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4906</div></div>
<div class="ttc" id="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields.html">_hw_sdhc_cmdrsp3::_hw_sdhc_cmdrsp3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:962</div></div>
<div class="ttc" id="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields.html">_hw_sdhc_cmdarg::_hw_sdhc_cmdarg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:334</div></div>
<div class="ttc" id="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html">_hw_sdhc_admaes::_hw_sdhc_admaes_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:4633</div></div>
<div class="ttc" id="union__hw__sdhc__ac12err_html"><div class="ttname"><a href="union__hw__sdhc__ac12err.html">_hw_sdhc_ac12err</a></div><div class="ttdoc">HW_SDHC_AC12ERR - Auto CMD12 Error Status Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:3860</div></div>
<div class="ttc" id="union__hw__sdhc__irqsigen_html"><div class="ttname"><a href="union__hw__sdhc__irqsigen.html">_hw_sdhc_irqsigen</a></div><div class="ttdoc">HW_SDHC_IRQSIGEN - Interrupt Signal Enable register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:3383</div></div>
<div class="ttc" id="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_html"><div class="ttname"><a href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html">_hw_sdhc_prsstat::_hw_sdhc_prsstat_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sdhc.h:1074</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
