
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.4 Build EDK_O.61xd
# Thu Aug 25 15:18:16 2011
# Target Board:  xilinx.com ml605 Rev D
# Family:    virtex6
# Device:    xc6vlx240t
# Package:   ff1156
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ddr_a13 = net_gnd, DIR = O
 PORT ddr_memory_we_n = ddr_memory_we_n, DIR = O
 PORT ddr_memory_ras_n = ddr_memory_ras_n, DIR = O
 PORT ddr_memory_odt = ddr_memory_odt, DIR = O
 PORT ddr_memory_dqs_n = ddr_memory_dqs_n, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dqs = ddr_memory_dqs, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dq = ddr_memory_dq, DIR = IO, VEC = [63:0]
 PORT ddr_memory_dm = ddr_memory_dm, DIR = O, VEC = [7:0]
 PORT ddr_memory_ddr3_rst = ddr_memory_ddr3_rst, DIR = O
 PORT ddr_memory_cs_n = ddr_memory_cs_n, DIR = O
 PORT ddr_memory_clk_n = ddr_memory_clk_n, DIR = O
 PORT ddr_memory_clk = ddr_memory_clk, DIR = O
 PORT ddr_memory_cke = ddr_memory_cke, DIR = O
 PORT ddr_memory_cas_n = ddr_memory_cas_n, DIR = O
 PORT ddr_memory_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
 PORT ddr_memory_addr = ddr_memory_addr, DIR = O, VEC = [12:0]
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT Ethernet_Lite_TX_EN = Ethernet_Lite_TX_EN, DIR = O
 PORT Ethernet_Lite_TX_CLK = Ethernet_Lite_TX_CLK, DIR = I
 PORT Ethernet_Lite_TXD = Ethernet_Lite_TXD, DIR = O, VEC = [3:0]
 PORT Ethernet_Lite_RX_ER = Ethernet_Lite_RX_ER, DIR = I
 PORT Ethernet_Lite_RX_DV = Ethernet_Lite_RX_DV, DIR = I
 PORT Ethernet_Lite_RX_CLK = Ethernet_Lite_RX_CLK, DIR = I
 PORT Ethernet_Lite_RXD = Ethernet_Lite_RXD, DIR = I, VEC = [3:0]
 PORT Ethernet_Lite_PHY_RST_N = Ethernet_Lite_PHY_RST_N, DIR = O
 PORT Ethernet_Lite_MDIO = Ethernet_Lite_MDIO, DIR = IO
 PORT Ethernet_Lite_MDC = Ethernet_Lite_MDC, DIR = O
 PORT Ethernet_Lite_CRS = Ethernet_Lite_CRS, DIR = I
 PORT Ethernet_Lite_COL = Ethernet_Lite_COL, DIR = I
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT rx_clk_in_p = axi_ad9364_dig_wrapper_0_rx_clk_in_p, DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
 PORT rx_clk_in_n = axi_ad9364_dig_wrapper_0_rx_clk_in_n, DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
 PORT rx_frame_in_p = axi_ad9364_dig_wrapper_0_rx_frame_in_p, DIR = I
 PORT rx_frame_in_n = axi_ad9364_dig_wrapper_0_rx_frame_in_n, DIR = I
 PORT rx_data_in_p = axi_ad9364_dig_wrapper_0_rx_data_in_p, DIR = I, VEC = [5:0]
 PORT rx_data_in_n = axi_ad9364_dig_wrapper_0_rx_data_in_n, DIR = I, VEC = [5:0]
 PORT tx_clk_out_p = axi_ad9364_dig_wrapper_0_tx_clk_out_p, DIR = O
 PORT tx_clk_out_n = axi_ad9364_dig_wrapper_0_tx_clk_out_n, DIR = O
 PORT tx_frame_out_p = axi_ad9364_dig_wrapper_0_tx_frame_out_p, DIR = O
 PORT tx_frame_out_n = axi_ad9364_dig_wrapper_0_tx_frame_out_n, DIR = O
 PORT tx_data_out_p = axi_ad9364_dig_wrapper_0_tx_data_out_p, DIR = O, VEC = [5:0]
 PORT tx_data_out_n = axi_ad9364_dig_wrapper_0_tx_data_out_n, DIR = O, VEC = [5:0]
 PORT spi_csn = axi_spi_0_csn, DIR = O
 PORT spi_clk = axi_spi_0_clk, DIR = O
 PORT spi_mosi = axi_spi_0_mosi, DIR = O
 PORT spi_miso = axi_spi_0_miso, DIR = I
 PORT ctrl_out = axi_gpio_2_ctrl_out, DIR = IO, VEC = [7:0]
 PORT ctrl_in = axi_gpio_2_ctrl_in, DIR = IO, VEC = [5:0]
 PORT iic_sda = axi_iic_0_sda, DIR = IO
 PORT iic_scl = axi_iic_0_scl, DIR = IO
 PORT lcd = axi_gpio_0_lcd, DIR = IO, VEC = [6:0]
 PORT sw = axi_gpio_1_sw, DIR = IO, VEC = [12:0]
 PORT led = axi_gpio_1_led, DIR = IO, VEC = [12:0]
 PORT axi_dmac_1_fifo_wr_clk_pin = axi_dmac_1_fifo_wr_clk, DIR = I, SIGIS = CLK
 PORT axi_dmac_1_fifo_wr_en_pin = axi_dmac_1_fifo_wr_en, DIR = I
 PORT axi_dmac_1_fifo_wr_din_pin = axi_dmac_1_fifo_wr_din, DIR = I, VEC = [63:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_PVR = 2
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_ICACHE_STREAMS = 1
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_DIV_ZERO_EXCEPTION = 1
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_USE_DIV = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
 PORT INTERRUPT = axi_intc_0_Irq
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT Interrupt = debug_module_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PARAMETER C_CLKOUT4_FREQ = 30000000
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT RST = RESET
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKIN = CLK
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = psen
 PORT PSINCDEC = psincdec
 PORT PSDONE = psdone
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 256
 PORT interconnect_aclk = clk_100_0000MHzMMCM0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 57600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Uart_1_Interrupt
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = Ethernet_Lite
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x40e00000
 PARAMETER C_HIGHADDR = 0x40e0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT PHY_tx_en = Ethernet_Lite_TX_EN
 PORT PHY_tx_clk = Ethernet_Lite_TX_CLK
 PORT PHY_tx_data = Ethernet_Lite_TXD
 PORT PHY_rx_er = Ethernet_Lite_RX_ER
 PORT PHY_dv = Ethernet_Lite_RX_DV
 PORT PHY_rx_clk = Ethernet_Lite_RX_CLK
 PORT PHY_rx_data = Ethernet_Lite_RXD
 PORT PHY_rst_n = Ethernet_Lite_PHY_RST_N
 PORT PHY_MDIO = Ethernet_Lite_MDIO
 PORT PHY_MDC = Ethernet_Lite_MDC
 PORT PHY_crs = Ethernet_Lite_CRS
 PORT PHY_col = Ethernet_Lite_COL
 PORT IP2INTC_Irpt = Ethernet_Lite_IP2INTC_Irpt
END

BEGIN axi_v6_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_dmac_1.M_SRC_AXI & axi_dmac_0.M_DEST_AXI
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_S_AXI_DATA_WIDTH = 256
 PARAMETER C_RD_WR_ARB_ALGORITHM = RD_PRI_REG
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xdfffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT ddr_we_n = ddr_memory_we_n
 PORT ddr_ras_n = ddr_memory_ras_n
 PORT ddr_odt = ddr_memory_odt
 PORT ddr_dqs_n = ddr_memory_dqs_n
 PORT ddr_dqs_p = ddr_memory_dqs
 PORT ddr_dq = ddr_memory_dq
 PORT ddr_dm = ddr_memory_dm
 PORT ddr_reset_n = ddr_memory_ddr3_rst
 PORT ddr_cs_n = ddr_memory_cs_n
 PORT ddr_ck_n = ddr_memory_clk_n
 PORT ddr_ck_p = ddr_memory_clk
 PORT ddr_cke = ddr_memory_cke
 PORT ddr_cas_n = ddr_memory_cas_n
 PORT ddr_ba = ddr_memory_ba
 PORT ddr_addr = ddr_memory_addr
 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT clk_mem = clk_400_0000MHzMMCM0
 PORT clk = clk_200_0000MHzMMCM0
 PORT clk_ref = clk_200_0000MHzMMCM0
 PORT PD_PSEN = psen
 PORT PD_PSINCDEC = psincdec
 PORT PD_PSDONE = psdone
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT Irq = axi_intc_0_Irq
 PORT Intr = axi_dmac_1_irq & axi_dmac_0_irq & Ethernet_Lite_IP2INTC_Irpt & axi_timer_0_Interrupt & axi_spi_0_IP2INTC_Irpt & axi_gpio_1_IP2INTC_Irpt & axi_gpio_2_IP2INTC_Irpt & axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_ad9364_dig_wrapper
 PARAMETER INSTANCE = axi_ad9364_dig_wrapper_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER PCORE_BUFTYPE = 1
 PARAMETER C_BASEADDR = 0x7c800000
 PARAMETER C_HIGHADDR = 0x7c80ffff
 BUS_INTERFACE S_AXI = axi4lite_0
# BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
# BUS_INTERFACE S_AXIS_S2MM = axi_dma_0_S_AXIS_S2MM
 PORT s_axi_aclk = clk_100_0000MHzMMCM0
 PORT rx_clk_in_p = axi_ad9364_dig_wrapper_0_rx_clk_in_p
 PORT rx_clk_in_n = axi_ad9364_dig_wrapper_0_rx_clk_in_n
 PORT rx_frame_in_p = axi_ad9364_dig_wrapper_0_rx_frame_in_p
 PORT rx_frame_in_n = axi_ad9364_dig_wrapper_0_rx_frame_in_n
 PORT rx_data_in_p = axi_ad9364_dig_wrapper_0_rx_data_in_p
 PORT rx_data_in_n = axi_ad9364_dig_wrapper_0_rx_data_in_n
 PORT tx_clk_out_p = axi_ad9364_dig_wrapper_0_tx_clk_out_p
 PORT tx_clk_out_n = axi_ad9364_dig_wrapper_0_tx_clk_out_n
 PORT tx_frame_out_p = axi_ad9364_dig_wrapper_0_tx_frame_out_p
 PORT tx_frame_out_n = axi_ad9364_dig_wrapper_0_tx_frame_out_n
 PORT tx_data_out_p = axi_ad9364_dig_wrapper_0_tx_data_out_p
 PORT tx_data_out_n = axi_ad9364_dig_wrapper_0_tx_data_out_n
# PORT enable = axi_ad9364_dig_wrapper_0_enable
# PORT txnrx = axi_ad9364_dig_wrapper_0_txnrx
 PORT clk = dev_clk
 PORT delay_clk = clk_200_0000MHzMMCM0
# PORT s_axis_s2mm_clk = clk_200_0000MHzMMCM0
# PORT m_axis_mm2s_fsync = axi_ad9364_dig_wrapper_0_vdma_fs
# PORT m_axis_mm2s_clk = clk_200_0000MHzMMCM0
 PORT dev_dbg_trigger = dev_dbg_trigger
 PORT dev_dbg_data = dev_dbg_data
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_SCK_RATIO = 8
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT SS_O = axi_spi_0_csn
 PORT SCK_O = axi_spi_0_clk
 PORT MOSI_O = axi_spi_0_mosi
 PORT MISO_I = axi_spi_0_miso
 PORT IP2INTC_Irpt = axi_spi_0_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_2
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_GPIO2_WIDTH = 6
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GPIO_IO = axi_gpio_2_ctrl_out
 PORT GPIO2_IO = axi_gpio_2_ctrl_in
 PORT IP2INTC_Irpt = axi_gpio_2_IP2INTC_Irpt
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_IIC_FREQ = 100000
 PARAMETER C_TEN_BIT_ADR = 0
 PARAMETER C_SCL_INERTIAL_DELAY = 5
 PARAMETER C_SDA_INERTIAL_DELAY = 5
 PARAMETER C_BASEADDR = 0x40800000
 PARAMETER C_HIGHADDR = 0x4080ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT Sda = axi_iic_0_sda
 PORT Scl = axi_iic_0_scl
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 7
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GPIO_IO = axi_gpio_0_lcd
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 298
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 4
 PARAMETER C_NUM_DATA_SAMPLES = 2048
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_0
 PORT CLK = dev_clk
 PORT TRIG0 = dev_dbg_trigger
 PORT DATA = dev_dbg_data
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_1
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 13
 PARAMETER C_GPIO2_WIDTH = 13
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT GPIO_IO = axi_gpio_1_sw
 PORT GPIO2_IO = axi_gpio_1_led
 PORT IP2INTC_Irpt = axi_gpio_1_IP2INTC_Irpt
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE_DEST = 2
 PARAMETER C_BASEADDR = 0x7e200000
 PARAMETER C_HIGHADDR = 0x7e20ffff
 PARAMETER C_CLKS_ASYNC_REQ_SRC = 0
 PARAMETER C_AXI_SLICE_DEST = 1
 PARAMETER C_CYCLIC = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_SRC_AXI = axi4_0
 PORT s_axi_aclk = clk_100_0000MHzMMCM0
 PORT m_dest_axi_aclk = clk_100_0000MHzMMCM0
 PORT m_src_axi_aclk = clk_100_0000MHzMMCM0
 PORT fifo_rd_clk = dev_clk
 PORT irq = axi_dmac_1_irq
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE_SRC = 2
 PARAMETER C_SYNC_TRANSFER_START = 1
 PARAMETER C_BASEADDR = 0x7e220000
 PARAMETER C_HIGHADDR = 0x7e22ffff
 PARAMETER C_CLKS_ASYNC_DEST_REQ = 0
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_DEST_AXI = axi4_0
 PORT s_axi_aclk = clk_100_0000MHzMMCM0
 PORT m_dest_axi_aclk = clk_100_0000MHzMMCM0
 PORT fifo_wr_clk = dev_clk
 PORT irq = axi_dmac_0_irq
END

