Source Block: hdl/library/axi_dmac/axi_dmac_response_manager.v@258:274@HdlStmProcess

assign completion_req = completion_req_ready && completion_req_valid;

// Track transfers so we can tell when did the destination completed all its
// transfers
always @(posedge req_clk) begin
  if (req_resetn == 1'b0) begin
    transfer_id <= 'h0;
  end else if ((state == STATE_ACC && req_eot) || do_compl) begin
    transfer_id <= transfer_id + 1;
  end
end

// Count how many transfers we need to complete
always @(posedge req_clk) begin
  if (req_resetn == 1'b0) begin
    to_complete_count <= 'h0;

Diff Content:
- 263 always @(posedge req_clk) begin
- 264   if (req_resetn == 1'b0) begin
- 265     transfer_id <= 'h0;
- 266   end else if ((state == STATE_ACC && req_eot) || do_compl) begin
- 267     transfer_id <= transfer_id + 1;
- 269 end
+ 267   always @(posedge req_clk) begin
+ 267     if (req_resetn == 1'b0) begin
+ 267       transfer_id <= 'h0;
+ 267     end else if ((state == STATE_ACC && req_eot) || do_compl) begin
+ 267       transfer_id <= transfer_id + 1;
+ 267     end

Clone Blocks:
