TimeQuest Timing Analyzer report for experiment9
Tue Nov 12 09:08:55 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Progagation Delay
 65. Minimum Progagation Delay
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Signal Integrity Metrics (Slow 1200mv 0c Model)
 69. Signal Integrity Metrics (Slow 1200mv 85c Model)
 70. Signal Integrity Metrics (Fast 1200mv 0c Model)
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; experiment9                                                        ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-32       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 65.38 MHz ; 65.38 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.352 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.117 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.324 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.458 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 7.854      ;
; 42.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 7.456      ;
; 43.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 6.987      ;
; 43.223 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 6.959      ;
; 43.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.871      ;
; 43.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.803      ;
; 43.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.755      ;
; 43.596 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.603      ;
; 43.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 6.602      ;
; 43.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.542      ;
; 43.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.527      ;
; 43.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 6.496      ;
; 43.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.465      ;
; 43.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.409      ;
; 43.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.352      ;
; 43.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.286      ;
; 43.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.258      ;
; 43.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.213      ;
; 44.063 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.146      ;
; 44.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 6.060      ;
; 44.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.968      ;
; 44.248 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.939      ;
; 44.313 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.890      ;
; 44.346 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 5.853      ;
; 44.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.847      ;
; 44.451 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 5.743      ;
; 44.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.718      ;
; 44.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 5.584      ;
; 44.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.327      ;
; 44.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.294      ;
; 44.925 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 5.267      ;
; 44.925 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.261      ;
; 44.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.232      ;
; 45.142 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 5.055      ;
; 45.146 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 5.047      ;
; 45.150 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.036      ;
; 45.151 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.049      ;
; 45.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.998      ;
; 45.205 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 5.008      ;
; 45.297 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.896      ;
; 45.407 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.792      ;
; 45.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.797      ;
; 45.431 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.761      ;
; 45.514 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.685      ;
; 45.574 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.639      ;
; 45.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.605      ;
; 45.593 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.589      ;
; 45.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.562      ;
; 45.670 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.512      ;
; 45.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.228      ;
; 46.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 4.164      ;
; 46.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.156      ;
; 46.094 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 4.116      ;
; 46.134 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.059      ;
; 46.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.010      ;
; 46.220 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.990      ;
; 46.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.963      ;
; 46.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.919      ;
; 46.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.439      ;
; 46.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.217      ;
; 47.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.013      ;
; 48.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.202      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.848      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.753      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.691      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.614      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.434      ;
; 91.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.432      ;
; 91.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.432      ;
; 91.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.432      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.461 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.412      ; 1.127      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.121      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.418      ; 1.166      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.498 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.162      ;
; 0.500 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.166      ;
; 0.502 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.418      ; 1.174      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.507 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.170      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.084      ;
; 95.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.057      ;
; 95.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.057      ;
; 95.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.057      ;
; 95.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.057      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.831      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.831      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.831      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.831      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.735      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.732      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.731      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.769      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.768      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.750      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.751      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.747      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.762      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.759      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.750      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.754      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.743      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.749      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.744      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.744      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.744      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.744      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.744      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.745      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.745      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.745      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.745      ;
; 96.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.745      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.618      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.839      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.886      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.886      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.905      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.905      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.923      ;
; 1.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.946      ;
; 1.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.946      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.987      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.030      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.041      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.041      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.011      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.045      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.045      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.045      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.045      ;
; 1.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.218      ;
; 1.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.218      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.306      ;
; 2.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.322      ;
; 2.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.322      ;
; 2.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.334      ;
; 2.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.334      ;
; 2.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.327      ;
; 2.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.327      ;
; 2.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.327      ;
; 2.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.327      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.380      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.380      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.380      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.380      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.395      ;
; 2.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.544      ;
; 2.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.544      ;
; 2.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.544      ;
; 2.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.544      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
; 2.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.565      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.458 ; 49.693       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.458 ; 49.693       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.461 ; 49.696       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.461 ; 49.696       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.461 ; 49.696       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.462 ; 49.697       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.462 ; 49.697       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.463 ; 49.698       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.463 ; 49.698       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.464 ; 49.699       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.465 ; 49.700       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.465 ; 49.700       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.465 ; 49.700       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.465 ; 49.700       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.465 ; 49.700       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.469 ; 49.704       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.469 ; 49.704       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.527 ; 49.747       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6]                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                   ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                   ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                   ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                   ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                       ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                  ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                 ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                 ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                       ;
; 49.585 ; 49.773       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.123 ; 3.458 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.442 ; 9.490 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.109  ; 1.033  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.417 ; -1.551 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.074 ; 13.624 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.720 ; 11.279 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; A1         ; out_part1[0]    ; 10.288 ; 10.060 ; 10.612 ; 10.427 ;
; A1         ; out_part1[1]    ; 10.272 ; 10.030 ; 10.596 ; 10.397 ;
; A1         ; out_part1[2]    ; 10.098 ; 9.901  ; 10.450 ; 10.287 ;
; A1         ; out_part1[3]    ; 11.612 ; 11.619 ; 12.031 ; 11.894 ;
; A1         ; out_part2[0]    ; 9.565  ; 9.366  ; 9.889  ; 9.733  ;
; A1         ; out_part2[1]    ; 10.014 ; 9.856  ; 10.433 ; 10.131 ;
; A1         ; out_part2[2]    ; 10.185 ; 9.908  ; 10.509 ; 10.275 ;
; A1         ; out_part2[3]    ; 9.945  ; 9.691  ; 10.270 ; 10.059 ;
; address[0] ; address_out2[0] ; 7.510  ;        ;        ; 7.787  ;
; address[1] ; address_out2[1] ; 7.393  ;        ;        ; 7.569  ;
; address[2] ; address_out2[2] ; 7.552  ;        ;        ; 7.801  ;
; address[3] ; address_out2[3] ; 8.988  ;        ;        ; 9.272  ;
; address[4] ; address_out1[0] ; 7.567  ;        ;        ; 7.737  ;
; address[5] ; address_out1[1] ; 7.920  ;        ;        ; 8.018  ;
; address[6] ; address_out1[2] ; 8.641  ;        ;        ; 8.872  ;
; address[7] ; address_out1[3] ; 8.967  ;        ;        ; 9.103  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; A1         ; out_part1[0]    ; 9.919  ; 9.699  ; 10.231 ; 10.052 ;
; A1         ; out_part1[1]    ; 9.904  ; 9.669  ; 10.216 ; 10.022 ;
; A1         ; out_part1[2]    ; 9.675  ; 9.499  ; 10.033 ; 9.843  ;
; A1         ; out_part1[3]    ; 11.227 ; 11.225 ; 11.629 ; 11.499 ;
; A1         ; out_part2[0]    ; 9.225  ; 9.032  ; 9.537  ; 9.385  ;
; A1         ; out_part2[1]    ; 9.635  ; 9.470  ; 10.037 ; 9.744  ;
; A1         ; out_part2[2]    ; 9.820  ; 9.553  ; 10.132 ; 9.906  ;
; A1         ; out_part2[3]    ; 9.591  ; 9.345  ; 9.903  ; 9.698  ;
; address[0] ; address_out2[0] ; 7.247  ;        ;        ; 7.511  ;
; address[1] ; address_out2[1] ; 7.134  ;        ;        ; 7.303  ;
; address[2] ; address_out2[2] ; 7.291  ;        ;        ; 7.529  ;
; address[3] ; address_out2[3] ; 8.728  ;        ;        ; 9.001  ;
; address[4] ; address_out1[0] ; 7.312  ;        ;        ; 7.470  ;
; address[5] ; address_out1[1] ; 7.651  ;        ;        ; 7.740  ;
; address[6] ; address_out1[2] ; 8.338  ;        ;        ; 8.559  ;
; address[7] ; address_out1[3] ; 8.652  ;        ;        ; 8.780  ;
+------------+-----------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 70.52 MHz ; 70.52 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.910 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.419 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.216 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.319 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 7.426      ;
; 43.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 7.061      ;
; 43.683 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 6.634      ;
; 43.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 6.624      ;
; 43.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.510      ;
; 43.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 6.464      ;
; 43.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 6.363      ;
; 44.016 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 6.313      ;
; 44.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 6.288      ;
; 44.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.226      ;
; 44.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 6.171      ;
; 44.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 6.151      ;
; 44.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.143      ;
; 44.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 6.048      ;
; 44.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.050      ;
; 44.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.025      ;
; 44.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.922      ;
; 44.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 5.902      ;
; 44.484 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 5.857      ;
; 44.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 5.771      ;
; 44.690 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.628      ;
; 44.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 5.636      ;
; 44.732 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 5.601      ;
; 44.750 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 5.579      ;
; 44.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 5.521      ;
; 44.845 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 5.482      ;
; 44.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.418      ;
; 45.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 5.320      ;
; 45.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.056      ;
; 45.318 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.008      ;
; 45.324 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.993      ;
; 45.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.010      ;
; 45.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.975      ;
; 45.485 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.842      ;
; 45.499 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.827      ;
; 45.555 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 4.775      ;
; 45.567 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.750      ;
; 45.602 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 4.740      ;
; 45.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 4.701      ;
; 45.663 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.663      ;
; 45.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.593      ;
; 45.762 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.567      ;
; 45.794 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.532      ;
; 45.863 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.466      ;
; 45.963 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 4.379      ;
; 45.963 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.354      ;
; 45.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.354      ;
; 46.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 4.297      ;
; 46.044 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.273      ;
; 46.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 3.995      ;
; 46.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.949      ;
; 46.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.957      ;
; 46.408 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.932      ;
; 46.445 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.881      ;
; 46.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 3.832      ;
; 46.539 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.801      ;
; 46.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 3.778      ;
; 46.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 3.749      ;
; 47.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 3.278      ;
; 47.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 3.073      ;
; 47.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.862      ;
; 48.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.087      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.514      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.435      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.359      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.260      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.111      ;
; 91.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.110      ;
; 91.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.110      ;
; 91.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.110      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.435 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.019      ;
; 0.438 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.028      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.725      ;
; 0.462 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.368      ; 1.061      ;
; 0.464 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.731      ;
; 0.466 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.733      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.911      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 3.721      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 3.721      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 3.721      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 3.721      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.629      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.629      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.629      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.629      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.444      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.441      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.459      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.460      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.456      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.464      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.459      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.462      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.473      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.470      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.454      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.457      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.454      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.457      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.454      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.457      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.454      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.457      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.454      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.457      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.450      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.443      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.443      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.443      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.443      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.443      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.451      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.453      ;
; 96.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.468      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.484      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.655      ;
; 1.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.695      ;
; 1.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.695      ;
; 1.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.718      ;
; 1.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.718      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.758      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.758      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.803      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.833      ;
; 1.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.820      ;
; 1.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.820      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.854      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.854      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.854      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.854      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.999      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.999      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.075      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.094      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.094      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.104      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.104      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.094      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.094      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.094      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                      ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.094      ;
; 1.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.146      ;
; 1.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.146      ;
; 1.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.146      ;
; 1.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.146      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 1.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.166      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.288      ;
; 2.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.312      ;
; 2.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.312      ;
; 2.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.312      ;
; 2.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                      ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.312      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.411 ; 49.627       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                       ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6]                                                                                                       ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6]                                                                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.059 ; 3.506 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.261 ; 9.142 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.894  ; 0.778  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.539 ; -1.767 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.288 ; 12.563 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.982 ; 10.269 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; A1         ; out_part1[0]    ; 9.399  ; 9.045  ; 9.563  ; 9.246  ;
; A1         ; out_part1[1]    ; 9.388  ; 9.012  ; 9.552  ; 9.213  ;
; A1         ; out_part1[2]    ; 9.202  ; 8.916  ; 9.379  ; 9.115  ;
; A1         ; out_part1[3]    ; 10.533 ; 10.386 ; 10.765 ; 10.486 ;
; A1         ; out_part2[0]    ; 8.692  ; 8.421  ; 8.856  ; 8.622  ;
; A1         ; out_part2[1]    ; 9.149  ; 8.866  ; 9.381  ; 8.966  ;
; A1         ; out_part2[2]    ; 9.291  ; 8.911  ; 9.455  ; 9.112  ;
; A1         ; out_part2[3]    ; 9.058  ; 8.715  ; 9.222  ; 8.916  ;
; address[0] ; address_out2[0] ; 6.721  ;        ;        ; 6.867  ;
; address[1] ; address_out2[1] ; 6.596  ;        ;        ; 6.672  ;
; address[2] ; address_out2[2] ; 6.781  ;        ;        ; 6.871  ;
; address[3] ; address_out2[3] ; 8.014  ;        ;        ; 8.137  ;
; address[4] ; address_out1[0] ; 6.773  ;        ;        ; 6.829  ;
; address[5] ; address_out1[1] ; 7.136  ;        ;        ; 7.075  ;
; address[6] ; address_out1[2] ; 7.826  ;        ;        ; 7.835  ;
; address[7] ; address_out1[3] ; 8.119  ;        ;        ; 8.057  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; A1         ; out_part1[0]    ; 9.044  ; 8.703  ; 9.201  ; 8.897  ;
; A1         ; out_part1[1]    ; 9.034  ; 8.671  ; 9.191  ; 8.865  ;
; A1         ; out_part1[2]    ; 8.798  ; 8.533  ; 8.986  ; 8.701  ;
; A1         ; out_part1[3]    ; 10.158 ; 10.018 ; 10.386 ; 10.118 ;
; A1         ; out_part2[0]    ; 8.366  ; 8.104  ; 8.523  ; 8.298  ;
; A1         ; out_part2[1]    ; 8.779  ; 8.506  ; 9.007  ; 8.606  ;
; A1         ; out_part2[2]    ; 8.941  ; 8.574  ; 9.098  ; 8.768  ;
; A1         ; out_part2[3]    ; 8.718  ; 8.385  ; 8.875  ; 8.579  ;
; address[0] ; address_out2[0] ; 6.470  ;        ;        ; 6.610  ;
; address[1] ; address_out2[1] ; 6.350  ;        ;        ; 6.423  ;
; address[2] ; address_out2[2] ; 6.531  ;        ;        ; 6.617  ;
; address[3] ; address_out2[3] ; 7.764  ;        ;        ; 7.882  ;
; address[4] ; address_out1[0] ; 6.526  ;        ;        ; 6.576  ;
; address[5] ; address_out1[1] ; 6.874  ;        ;        ; 6.811  ;
; address[6] ; address_out1[2] ; 7.534  ;        ;        ; 7.542  ;
; address[7] ; address_out1[3] ; 7.815  ;        ;        ; 7.755  ;
+------------+-----------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.875 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.164 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.337 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.559 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.449 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.423      ;
; 47.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.258      ;
; 47.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.041      ;
; 47.257 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.029      ;
; 47.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 3.001      ;
; 47.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.978      ;
; 47.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.918      ;
; 47.384 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.907      ;
; 47.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.895      ;
; 47.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.845      ;
; 47.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.816      ;
; 47.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.799      ;
; 47.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.799      ;
; 47.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.768      ;
; 47.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.759      ;
; 47.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.736      ;
; 47.580 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.713      ;
; 47.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.709      ;
; 47.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.679      ;
; 47.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.639      ;
; 47.723 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.564      ;
; 47.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.555      ;
; 47.743 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.553      ;
; 47.757 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.534      ;
; 47.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.518      ;
; 47.786 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.503      ;
; 47.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.428      ;
; 47.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.412      ;
; 47.986 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.301      ;
; 48.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.285      ;
; 48.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.273      ;
; 48.029 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.257      ;
; 48.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.233      ;
; 48.104 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.184      ;
; 48.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.190      ;
; 48.114 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.175      ;
; 48.115 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.180      ;
; 48.117 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.176      ;
; 48.135 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.151      ;
; 48.154 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.134      ;
; 48.215 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.072      ;
; 48.228 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.063      ;
; 48.254 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.037      ;
; 48.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.030      ;
; 48.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.032      ;
; 48.272 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.014      ;
; 48.303 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.992      ;
; 48.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.987      ;
; 48.335 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.951      ;
; 48.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.858      ;
; 48.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.828      ;
; 48.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.821      ;
; 48.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.758      ;
; 48.546 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.742      ;
; 48.551 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.742      ;
; 48.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.734      ;
; 48.564 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.729      ;
; 48.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.703      ;
; 48.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.533      ;
; 48.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.389      ;
; 49.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.288      ;
; 49.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.006      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.934      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.923      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.858      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.837      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.732      ;
; 96.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.721      ;
; 96.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.721      ;
; 96.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.721      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.164 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.452      ;
; 0.166 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.456      ;
; 0.178 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.476      ;
; 0.183 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.474      ;
; 0.183 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.481      ;
; 0.185 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.483      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.477      ;
; 0.186 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.481      ;
; 0.192 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.490      ;
; 0.193 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.481      ;
; 0.193 ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.482      ;
; 0.194 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.484      ;
; 0.195 ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.493      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 0.956      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.014      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.014      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.014      ;
; 97.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.014      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.847      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.847      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.847      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.847      ;
; 98.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.742      ;
; 98.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.742      ;
; 98.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.742      ;
; 98.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.742      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.714      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.711      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.710      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.719      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.728      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.719      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.724      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.722      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.720      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.715      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.714      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.716      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.726      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.724      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.712      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.711      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.681      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.770      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.786      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.786      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.799      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.822      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.822      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.847      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.844      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.844      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.844      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.855      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.871      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.871      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.936      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.936      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.974      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.969      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.969      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.969      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.969      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.989      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.989      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.986      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.997      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.036      ;
; 0.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.059      ;
; 0.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.059      ;
; 0.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.059      ;
; 0.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.059      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.065      ;
; 0.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.065      ;
; 0.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.065      ;
; 0.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.065      ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.465 ; 49.681       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]                                                                                                ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_1_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_2_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.258 ; 1.472 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.699 ; 4.177 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.710  ; 0.418  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.413 ; -0.678 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.299 ; 6.792 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.126 ; 5.617 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; A1         ; out_part1[0]    ; 4.841 ; 4.952 ; 5.479 ; 5.609 ;
; A1         ; out_part1[1]    ; 4.817 ; 4.929 ; 5.455 ; 5.586 ;
; A1         ; out_part1[2]    ; 4.757 ; 4.844 ; 5.419 ; 5.522 ;
; A1         ; out_part1[3]    ; 5.714 ; 5.918 ; 6.413 ; 6.547 ;
; A1         ; out_part2[0]    ; 4.522 ; 4.587 ; 5.160 ; 5.244 ;
; A1         ; out_part2[1]    ; 4.683 ; 4.809 ; 5.381 ; 5.437 ;
; A1         ; out_part2[2]    ; 4.781 ; 4.870 ; 5.420 ; 5.528 ;
; A1         ; out_part2[3]    ; 4.679 ; 4.765 ; 5.317 ; 5.422 ;
; address[0] ; address_out2[0] ; 3.646 ;       ;       ; 4.255 ;
; address[1] ; address_out2[1] ; 3.586 ;       ;       ; 4.147 ;
; address[2] ; address_out2[2] ; 3.667 ;       ;       ; 4.289 ;
; address[3] ; address_out2[3] ; 4.566 ;       ;       ; 5.199 ;
; address[4] ; address_out1[0] ; 3.658 ;       ;       ; 4.229 ;
; address[5] ; address_out1[1] ; 3.784 ;       ;       ; 4.366 ;
; address[6] ; address_out1[2] ; 4.153 ;       ;       ; 4.821 ;
; address[7] ; address_out1[3] ; 4.286 ;       ;       ; 4.959 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; A1         ; out_part1[0]    ; 4.677 ; 4.783 ; 5.304 ; 5.429 ;
; A1         ; out_part1[1]    ; 4.654 ; 4.761 ; 5.281 ; 5.407 ;
; A1         ; out_part1[2]    ; 4.567 ; 4.659 ; 5.227 ; 5.315 ;
; A1         ; out_part1[3]    ; 5.545 ; 5.732 ; 6.225 ; 6.355 ;
; A1         ; out_part2[0]    ; 4.370 ; 4.433 ; 4.997 ; 5.079 ;
; A1         ; out_part2[1]    ; 4.518 ; 4.628 ; 5.198 ; 5.251 ;
; A1         ; out_part2[2]    ; 4.619 ; 4.704 ; 5.246 ; 5.350 ;
; A1         ; out_part2[3]    ; 4.521 ; 4.603 ; 5.148 ; 5.249 ;
; address[0] ; address_out2[0] ; 3.530 ;       ;       ; 4.130 ;
; address[1] ; address_out2[1] ; 3.473 ;       ;       ; 4.027 ;
; address[2] ; address_out2[2] ; 3.552 ;       ;       ; 4.166 ;
; address[3] ; address_out2[3] ; 4.449 ;       ;       ; 5.075 ;
; address[4] ; address_out1[0] ; 3.539 ;       ;       ; 4.104 ;
; address[5] ; address_out1[1] ; 3.660 ;       ;       ; 4.235 ;
; address[6] ; address_out1[2] ; 4.015 ;       ;       ; 4.672 ;
; address[7] ; address_out1[3] ; 4.143 ;       ;       ; 4.805 ;
+------------+-----------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 42.352 ; 0.164 ; 48.117   ; 0.559   ; 49.319              ;
;  altera_reserved_tck ; 42.352 ; 0.164 ; 48.117   ; 0.559   ; 49.319              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.123 ; 3.506 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.442 ; 9.490 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.109  ; 1.033  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.413 ; -0.678 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.074 ; 13.624 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.126 ; 5.617 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; A1         ; out_part1[0]    ; 10.288 ; 10.060 ; 10.612 ; 10.427 ;
; A1         ; out_part1[1]    ; 10.272 ; 10.030 ; 10.596 ; 10.397 ;
; A1         ; out_part1[2]    ; 10.098 ; 9.901  ; 10.450 ; 10.287 ;
; A1         ; out_part1[3]    ; 11.612 ; 11.619 ; 12.031 ; 11.894 ;
; A1         ; out_part2[0]    ; 9.565  ; 9.366  ; 9.889  ; 9.733  ;
; A1         ; out_part2[1]    ; 10.014 ; 9.856  ; 10.433 ; 10.131 ;
; A1         ; out_part2[2]    ; 10.185 ; 9.908  ; 10.509 ; 10.275 ;
; A1         ; out_part2[3]    ; 9.945  ; 9.691  ; 10.270 ; 10.059 ;
; address[0] ; address_out2[0] ; 7.510  ;        ;        ; 7.787  ;
; address[1] ; address_out2[1] ; 7.393  ;        ;        ; 7.569  ;
; address[2] ; address_out2[2] ; 7.552  ;        ;        ; 7.801  ;
; address[3] ; address_out2[3] ; 8.988  ;        ;        ; 9.272  ;
; address[4] ; address_out1[0] ; 7.567  ;        ;        ; 7.737  ;
; address[5] ; address_out1[1] ; 7.920  ;        ;        ; 8.018  ;
; address[6] ; address_out1[2] ; 8.641  ;        ;        ; 8.872  ;
; address[7] ; address_out1[3] ; 8.967  ;        ;        ; 9.103  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; A1         ; out_part1[0]    ; 4.677 ; 4.783 ; 5.304 ; 5.429 ;
; A1         ; out_part1[1]    ; 4.654 ; 4.761 ; 5.281 ; 5.407 ;
; A1         ; out_part1[2]    ; 4.567 ; 4.659 ; 5.227 ; 5.315 ;
; A1         ; out_part1[3]    ; 5.545 ; 5.732 ; 6.225 ; 6.355 ;
; A1         ; out_part2[0]    ; 4.370 ; 4.433 ; 4.997 ; 5.079 ;
; A1         ; out_part2[1]    ; 4.518 ; 4.628 ; 5.198 ; 5.251 ;
; A1         ; out_part2[2]    ; 4.619 ; 4.704 ; 5.246 ; 5.350 ;
; A1         ; out_part2[3]    ; 4.521 ; 4.603 ; 5.148 ; 5.249 ;
; address[0] ; address_out2[0] ; 3.530 ;       ;       ; 4.130 ;
; address[1] ; address_out2[1] ; 3.473 ;       ;       ; 4.027 ;
; address[2] ; address_out2[2] ; 3.552 ;       ;       ; 4.166 ;
; address[3] ; address_out2[3] ; 4.449 ;       ;       ; 5.075 ;
; address[4] ; address_out1[0] ; 3.539 ;       ;       ; 4.104 ;
; address[5] ; address_out1[1] ; 3.660 ;       ;       ; 4.235 ;
; address[6] ; address_out1[2] ; 4.015 ;       ;       ; 4.672 ;
; address[7] ; address_out1[3] ; 4.143 ;       ;       ; 4.805 ;
+------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; address_out1[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out1[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out1[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out1[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out2[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out2[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out2[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_out2[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_part2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; A2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; A1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r/w                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part1[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part1[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part1[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part1[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part2[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part2[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part2[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_part2[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; address_out1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; address_out2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; address_out2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; out_part1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; out_part1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; address_out1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; address_out2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; out_part1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; address_out1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; address_out1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; address_out2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; address_out2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; address_out2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out_part1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_part2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6138     ; 0        ; 103      ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6138     ; 0        ; 103      ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 311   ; 311  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 12 09:08:54 2024
Info: Command: quartus_sta experiment9 -c experiment9
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'experiment9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: A1 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 42.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    42.352         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.117         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.324         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.458
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.458         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: A1 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 42.910
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    42.910         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.419         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.216         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.319         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: A1 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.875
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.875         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.164         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.337
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.337         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.559         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.449
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.449         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4750 megabytes
    Info: Processing ended: Tue Nov 12 09:08:55 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


