# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projetTableauScore.srcs/sources_1/new/Tregister_1b.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/counter_3b_E.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/display.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/mux_8x1x1b.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/mux_8x1x4b.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/register_8b.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/transcoder_3v8.vhd" \
"../../../../projetTableauScore.srcs/sources_1/new/transcoder_7segs.vhd" \
"../../../../projetTableauScore.srcs/sim_1/new/test_display.vhd" \

# Do not sort compile order
nosort
