#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 24 01:13:34 2021
# Process ID: 23324
# Current directory: F:/Data/USTC-CS-Resources/CS/Analog-and-Digital-Circuits/FLXG_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3816 F:\Data\USTC-CS-Resources\CS\Analog-and-Digital-Circuits\FLXG_FPGA\FLXG.xpr
# Log file: F:/Data/USTC-CS-Resources/CS/Analog-and-Digital-Circuits/FLXG_FPGA/vivado.log
# Journal file: F:/Data/USTC-CS-Resources/CS/Analog-and-Digital-Circuits/FLXG_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Data/USTC-CS-Resources/CS/Analog-and-Digital-Circuits/FLXG_FPGA/FLXG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_65M' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_65M' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.625 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 24 01:46:44 2021...
