#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2493980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2493b10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24842d0 .functor NOT 1, L_0x24f93e0, C4<0>, C4<0>, C4<0>;
L_0x24f2150 .functor XOR 2, L_0x24f90f0, L_0x24f9190, C4<00>, C4<00>;
L_0x24f92d0 .functor XOR 2, L_0x24f2150, L_0x24f9230, C4<00>, C4<00>;
v0x24ee760_0 .net *"_ivl_10", 1 0, L_0x24f9230;  1 drivers
v0x24ee860_0 .net *"_ivl_12", 1 0, L_0x24f92d0;  1 drivers
v0x24ee940_0 .net *"_ivl_2", 1 0, L_0x24f9050;  1 drivers
v0x24eea00_0 .net *"_ivl_4", 1 0, L_0x24f90f0;  1 drivers
v0x24eeae0_0 .net *"_ivl_6", 1 0, L_0x24f9190;  1 drivers
v0x24eec10_0 .net *"_ivl_8", 1 0, L_0x24f2150;  1 drivers
v0x24eecf0_0 .net "a", 0 0, v0x24e8620_0;  1 drivers
v0x24eed90_0 .net "b", 0 0, v0x24e86c0_0;  1 drivers
v0x24eee30_0 .net "c", 0 0, v0x24e8760_0;  1 drivers
v0x24eeed0_0 .var "clk", 0 0;
v0x24eef70_0 .net "d", 0 0, v0x24e88a0_0;  1 drivers
v0x24ef010_0 .net "out_pos_dut", 0 0, L_0x24f8c60;  1 drivers
v0x24ef0b0_0 .net "out_pos_ref", 0 0, L_0x24f05e0;  1 drivers
v0x24ef150_0 .net "out_sop_dut", 0 0, L_0x24f2040;  1 drivers
v0x24ef1f0_0 .net "out_sop_ref", 0 0, L_0x24c2dd0;  1 drivers
v0x24ef290_0 .var/2u "stats1", 223 0;
v0x24ef330_0 .var/2u "strobe", 0 0;
v0x24ef3d0_0 .net "tb_match", 0 0, L_0x24f93e0;  1 drivers
v0x24ef4a0_0 .net "tb_mismatch", 0 0, L_0x24842d0;  1 drivers
v0x24ef540_0 .net "wavedrom_enable", 0 0, v0x24e8b70_0;  1 drivers
v0x24ef610_0 .net "wavedrom_title", 511 0, v0x24e8c10_0;  1 drivers
L_0x24f9050 .concat [ 1 1 0 0], L_0x24f05e0, L_0x24c2dd0;
L_0x24f90f0 .concat [ 1 1 0 0], L_0x24f05e0, L_0x24c2dd0;
L_0x24f9190 .concat [ 1 1 0 0], L_0x24f8c60, L_0x24f2040;
L_0x24f9230 .concat [ 1 1 0 0], L_0x24f05e0, L_0x24c2dd0;
L_0x24f93e0 .cmp/eeq 2, L_0x24f9050, L_0x24f92d0;
S_0x2493ca0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2493b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24846b0 .functor AND 1, v0x24e8760_0, v0x24e88a0_0, C4<1>, C4<1>;
L_0x2484a90 .functor NOT 1, v0x24e8620_0, C4<0>, C4<0>, C4<0>;
L_0x2484e70 .functor NOT 1, v0x24e86c0_0, C4<0>, C4<0>, C4<0>;
L_0x24850f0 .functor AND 1, L_0x2484a90, L_0x2484e70, C4<1>, C4<1>;
L_0x249e620 .functor AND 1, L_0x24850f0, v0x24e8760_0, C4<1>, C4<1>;
L_0x24c2dd0 .functor OR 1, L_0x24846b0, L_0x249e620, C4<0>, C4<0>;
L_0x24efa60 .functor NOT 1, v0x24e86c0_0, C4<0>, C4<0>, C4<0>;
L_0x24efad0 .functor OR 1, L_0x24efa60, v0x24e88a0_0, C4<0>, C4<0>;
L_0x24efbe0 .functor AND 1, v0x24e8760_0, L_0x24efad0, C4<1>, C4<1>;
L_0x24efca0 .functor NOT 1, v0x24e8620_0, C4<0>, C4<0>, C4<0>;
L_0x24efd70 .functor OR 1, L_0x24efca0, v0x24e86c0_0, C4<0>, C4<0>;
L_0x24efde0 .functor AND 1, L_0x24efbe0, L_0x24efd70, C4<1>, C4<1>;
L_0x24eff60 .functor NOT 1, v0x24e86c0_0, C4<0>, C4<0>, C4<0>;
L_0x24effd0 .functor OR 1, L_0x24eff60, v0x24e88a0_0, C4<0>, C4<0>;
L_0x24efef0 .functor AND 1, v0x24e8760_0, L_0x24effd0, C4<1>, C4<1>;
L_0x24f0160 .functor NOT 1, v0x24e8620_0, C4<0>, C4<0>, C4<0>;
L_0x24f0260 .functor OR 1, L_0x24f0160, v0x24e88a0_0, C4<0>, C4<0>;
L_0x24f0320 .functor AND 1, L_0x24efef0, L_0x24f0260, C4<1>, C4<1>;
L_0x24f04d0 .functor XNOR 1, L_0x24efde0, L_0x24f0320, C4<0>, C4<0>;
v0x2483c00_0 .net *"_ivl_0", 0 0, L_0x24846b0;  1 drivers
v0x2484000_0 .net *"_ivl_12", 0 0, L_0x24efa60;  1 drivers
v0x24843e0_0 .net *"_ivl_14", 0 0, L_0x24efad0;  1 drivers
v0x24847c0_0 .net *"_ivl_16", 0 0, L_0x24efbe0;  1 drivers
v0x2484ba0_0 .net *"_ivl_18", 0 0, L_0x24efca0;  1 drivers
v0x2484f80_0 .net *"_ivl_2", 0 0, L_0x2484a90;  1 drivers
v0x2485200_0 .net *"_ivl_20", 0 0, L_0x24efd70;  1 drivers
v0x24e6b90_0 .net *"_ivl_24", 0 0, L_0x24eff60;  1 drivers
v0x24e6c70_0 .net *"_ivl_26", 0 0, L_0x24effd0;  1 drivers
v0x24e6d50_0 .net *"_ivl_28", 0 0, L_0x24efef0;  1 drivers
v0x24e6e30_0 .net *"_ivl_30", 0 0, L_0x24f0160;  1 drivers
v0x24e6f10_0 .net *"_ivl_32", 0 0, L_0x24f0260;  1 drivers
v0x24e6ff0_0 .net *"_ivl_36", 0 0, L_0x24f04d0;  1 drivers
L_0x7fd1fdba8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24e70b0_0 .net *"_ivl_38", 0 0, L_0x7fd1fdba8018;  1 drivers
v0x24e7190_0 .net *"_ivl_4", 0 0, L_0x2484e70;  1 drivers
v0x24e7270_0 .net *"_ivl_6", 0 0, L_0x24850f0;  1 drivers
v0x24e7350_0 .net *"_ivl_8", 0 0, L_0x249e620;  1 drivers
v0x24e7430_0 .net "a", 0 0, v0x24e8620_0;  alias, 1 drivers
v0x24e74f0_0 .net "b", 0 0, v0x24e86c0_0;  alias, 1 drivers
v0x24e75b0_0 .net "c", 0 0, v0x24e8760_0;  alias, 1 drivers
v0x24e7670_0 .net "d", 0 0, v0x24e88a0_0;  alias, 1 drivers
v0x24e7730_0 .net "out_pos", 0 0, L_0x24f05e0;  alias, 1 drivers
v0x24e77f0_0 .net "out_sop", 0 0, L_0x24c2dd0;  alias, 1 drivers
v0x24e78b0_0 .net "pos0", 0 0, L_0x24efde0;  1 drivers
v0x24e7970_0 .net "pos1", 0 0, L_0x24f0320;  1 drivers
L_0x24f05e0 .functor MUXZ 1, L_0x7fd1fdba8018, L_0x24efde0, L_0x24f04d0, C4<>;
S_0x24e7af0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2493b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24e8620_0 .var "a", 0 0;
v0x24e86c0_0 .var "b", 0 0;
v0x24e8760_0 .var "c", 0 0;
v0x24e8800_0 .net "clk", 0 0, v0x24eeed0_0;  1 drivers
v0x24e88a0_0 .var "d", 0 0;
v0x24e8990_0 .var/2u "fail", 0 0;
v0x24e8a30_0 .var/2u "fail1", 0 0;
v0x24e8ad0_0 .net "tb_match", 0 0, L_0x24f93e0;  alias, 1 drivers
v0x24e8b70_0 .var "wavedrom_enable", 0 0;
v0x24e8c10_0 .var "wavedrom_title", 511 0;
E_0x24922f0/0 .event negedge, v0x24e8800_0;
E_0x24922f0/1 .event posedge, v0x24e8800_0;
E_0x24922f0 .event/or E_0x24922f0/0, E_0x24922f0/1;
S_0x24e7e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24e7af0;
 .timescale -12 -12;
v0x24e8060_0 .var/2s "i", 31 0;
E_0x2492190 .event posedge, v0x24e8800_0;
S_0x24e8160 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24e7af0;
 .timescale -12 -12;
v0x24e8360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24e8440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24e7af0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24e8df0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2493b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24f0940 .functor AND 1, v0x24e8620_0, L_0x24f0790, C4<1>, C4<1>;
L_0x24f0bd0 .functor AND 1, L_0x24f0940, L_0x24f0a20, C4<1>, C4<1>;
L_0x24f0e90 .functor AND 1, L_0x24f0bd0, L_0x24f0ce0, C4<1>, C4<1>;
L_0x24f1220 .functor AND 1, L_0x24f0fa0, L_0x24f1180, C4<1>, C4<1>;
L_0x24f1440 .functor AND 1, L_0x24f1220, L_0x24f1360, C4<1>, C4<1>;
L_0x24f1550 .functor AND 1, L_0x24f1440, v0x24e88a0_0, C4<1>, C4<1>;
L_0x24f1650 .functor OR 1, L_0x24f0e90, L_0x24f1550, C4<0>, C4<0>;
L_0x24f18f0 .functor AND 1, L_0x24f1760, L_0x24f1800, C4<1>, C4<1>;
L_0x24f1af0 .functor AND 1, L_0x24f18f0, L_0x24f1a50, C4<1>, C4<1>;
L_0x24f1d00 .functor AND 1, L_0x24f1af0, L_0x24f1c00, C4<1>, C4<1>;
L_0x24f1e20 .functor OR 1, L_0x24f1650, L_0x24f1d00, C4<0>, C4<0>;
L_0x24f1f80 .functor AND 1, L_0x24f1ee0, v0x24e86c0_0, C4<1>, C4<1>;
L_0x24f21c0 .functor AND 1, L_0x24f1f80, L_0x24f20b0, C4<1>, C4<1>;
L_0x24f22d0 .functor AND 1, L_0x24f21c0, v0x24e88a0_0, C4<1>, C4<1>;
L_0x24f2040 .functor OR 1, L_0x24f1e20, L_0x24f22d0, C4<0>, C4<0>;
v0x24e8fb0_0 .net *"_ivl_1", 0 0, L_0x24f0790;  1 drivers
v0x24e9070_0 .net *"_ivl_10", 0 0, L_0x24f0e90;  1 drivers
v0x24e9150_0 .net *"_ivl_101", 0 0, L_0x24f4240;  1 drivers
v0x24e9220_0 .net *"_ivl_102", 0 0, L_0x24f4410;  1 drivers
v0x24e9300_0 .net *"_ivl_105", 0 0, L_0x24f4550;  1 drivers
v0x24e9410_0 .net *"_ivl_106", 0 0, L_0x24f42e0;  1 drivers
v0x24e94f0_0 .net *"_ivl_109", 0 0, L_0x24f4780;  1 drivers
v0x24e95d0_0 .net *"_ivl_111", 0 0, L_0x24f4a10;  1 drivers
v0x24e9690_0 .net *"_ivl_112", 0 0, L_0x24f4ab0;  1 drivers
v0x24e9800_0 .net *"_ivl_115", 0 0, L_0x24f4d00;  1 drivers
v0x24e98c0_0 .net *"_ivl_116", 0 0, L_0x24f4fb0;  1 drivers
v0x24e99a0_0 .net *"_ivl_119", 0 0, L_0x24f5260;  1 drivers
v0x24e9a60_0 .net *"_ivl_120", 0 0, L_0x24f5510;  1 drivers
v0x24e9b40_0 .net *"_ivl_123", 0 0, L_0x24f57d0;  1 drivers
v0x24e9c20_0 .net *"_ivl_125", 0 0, L_0x24f5910;  1 drivers
v0x24e9ce0_0 .net *"_ivl_126", 0 0, L_0x24f5b40;  1 drivers
v0x24e9dc0_0 .net *"_ivl_128", 0 0, L_0x24f5e40;  1 drivers
v0x24e9fb0_0 .net *"_ivl_13", 0 0, L_0x24f0fa0;  1 drivers
v0x24ea070_0 .net *"_ivl_131", 0 0, L_0x24f60d0;  1 drivers
v0x24ea130_0 .net *"_ivl_132", 0 0, L_0x24f6170;  1 drivers
v0x24ea210_0 .net *"_ivl_135", 0 0, L_0x24f6460;  1 drivers
v0x24ea2f0_0 .net *"_ivl_137", 0 0, L_0x24f65a0;  1 drivers
v0x24ea3b0_0 .net *"_ivl_138", 0 0, L_0x24f6800;  1 drivers
v0x24ea490_0 .net *"_ivl_140", 0 0, L_0x24f68f0;  1 drivers
v0x24ea570_0 .net *"_ivl_142", 0 0, L_0x24f6bb0;  1 drivers
v0x24ea650_0 .net *"_ivl_145", 0 0, L_0x24f6ca0;  1 drivers
v0x24ea730_0 .net *"_ivl_146", 0 0, L_0x24f6fc0;  1 drivers
v0x24ea810_0 .net *"_ivl_149", 0 0, L_0x24f7060;  1 drivers
v0x24ea8d0_0 .net *"_ivl_15", 0 0, L_0x24f1180;  1 drivers
v0x24ea990_0 .net *"_ivl_150", 0 0, L_0x24f72f0;  1 drivers
v0x24eaa70_0 .net *"_ivl_153", 0 0, L_0x24f7430;  1 drivers
v0x24eab30_0 .net *"_ivl_154", 0 0, L_0x24f76d0;  1 drivers
v0x24eac10_0 .net *"_ivl_157", 0 0, L_0x24f7810;  1 drivers
v0x24eaf00_0 .net *"_ivl_158", 0 0, L_0x24f7b60;  1 drivers
v0x24eafe0_0 .net *"_ivl_16", 0 0, L_0x24f1220;  1 drivers
v0x24eb0c0_0 .net *"_ivl_161", 0 0, L_0x24f7c00;  1 drivers
v0x24eb180_0 .net *"_ivl_162", 0 0, L_0x24f7ec0;  1 drivers
v0x24eb260_0 .net *"_ivl_164", 0 0, L_0x24f8000;  1 drivers
v0x24eb340_0 .net *"_ivl_167", 0 0, L_0x24f8320;  1 drivers
v0x24eb420_0 .net *"_ivl_168", 0 0, L_0x24f8460;  1 drivers
v0x24eb500_0 .net *"_ivl_170", 0 0, L_0x24f8740;  1 drivers
v0x24eb5e0_0 .net *"_ivl_173", 0 0, L_0x24f8830;  1 drivers
v0x24eb6a0_0 .net *"_ivl_174", 0 0, L_0x24f8b20;  1 drivers
v0x24eb780_0 .net *"_ivl_19", 0 0, L_0x24f1360;  1 drivers
v0x24eb840_0 .net *"_ivl_2", 0 0, L_0x24f0940;  1 drivers
v0x24eb920_0 .net *"_ivl_20", 0 0, L_0x24f1440;  1 drivers
v0x24eba00_0 .net *"_ivl_22", 0 0, L_0x24f1550;  1 drivers
v0x24ebae0_0 .net *"_ivl_24", 0 0, L_0x24f1650;  1 drivers
v0x24ebbc0_0 .net *"_ivl_27", 0 0, L_0x24f1760;  1 drivers
v0x24ebc80_0 .net *"_ivl_29", 0 0, L_0x24f1800;  1 drivers
v0x24ebd40_0 .net *"_ivl_30", 0 0, L_0x24f18f0;  1 drivers
v0x24ebe20_0 .net *"_ivl_33", 0 0, L_0x24f1a50;  1 drivers
v0x24ebee0_0 .net *"_ivl_34", 0 0, L_0x24f1af0;  1 drivers
v0x24ebfc0_0 .net *"_ivl_37", 0 0, L_0x24f1c00;  1 drivers
v0x24ec080_0 .net *"_ivl_38", 0 0, L_0x24f1d00;  1 drivers
v0x24ec160_0 .net *"_ivl_40", 0 0, L_0x24f1e20;  1 drivers
v0x24ec240_0 .net *"_ivl_43", 0 0, L_0x24f1ee0;  1 drivers
v0x24ec300_0 .net *"_ivl_44", 0 0, L_0x24f1f80;  1 drivers
v0x24ec3e0_0 .net *"_ivl_47", 0 0, L_0x24f20b0;  1 drivers
v0x24ec4a0_0 .net *"_ivl_48", 0 0, L_0x24f21c0;  1 drivers
v0x24ec580_0 .net *"_ivl_5", 0 0, L_0x24f0a20;  1 drivers
v0x24ec640_0 .net *"_ivl_50", 0 0, L_0x24f22d0;  1 drivers
v0x24ec720_0 .net *"_ivl_55", 0 0, L_0x24f2500;  1 drivers
v0x24ec7e0_0 .net *"_ivl_57", 0 0, L_0x24f25a0;  1 drivers
v0x24ec8a0_0 .net *"_ivl_58", 0 0, L_0x24f26c0;  1 drivers
v0x24ecd90_0 .net *"_ivl_6", 0 0, L_0x24f0bd0;  1 drivers
v0x24ece70_0 .net *"_ivl_61", 0 0, L_0x24f2800;  1 drivers
v0x24ecf30_0 .net *"_ivl_62", 0 0, L_0x24f2930;  1 drivers
v0x24ed010_0 .net *"_ivl_65", 0 0, L_0x24f2a70;  1 drivers
v0x24ed0d0_0 .net *"_ivl_66", 0 0, L_0x24f2bb0;  1 drivers
v0x24ed1b0_0 .net *"_ivl_69", 0 0, L_0x24f2cf0;  1 drivers
v0x24ed270_0 .net *"_ivl_71", 0 0, L_0x24f2b10;  1 drivers
v0x24ed330_0 .net *"_ivl_72", 0 0, L_0x24f2e40;  1 drivers
v0x24ed410_0 .net *"_ivl_75", 0 0, L_0x24f3040;  1 drivers
v0x24ed4d0_0 .net *"_ivl_76", 0 0, L_0x24f30e0;  1 drivers
v0x24ed5b0_0 .net *"_ivl_78", 0 0, L_0x24f32f0;  1 drivers
v0x24ed690_0 .net *"_ivl_81", 0 0, L_0x24f33e0;  1 drivers
v0x24ed770_0 .net *"_ivl_83", 0 0, L_0x24f3600;  1 drivers
v0x24ed830_0 .net *"_ivl_85", 0 0, L_0x24f36a0;  1 drivers
v0x24ed8f0_0 .net *"_ivl_86", 0 0, L_0x24f3830;  1 drivers
v0x24ed9d0_0 .net *"_ivl_88", 0 0, L_0x24f3970;  1 drivers
v0x24edab0_0 .net *"_ivl_9", 0 0, L_0x24f0ce0;  1 drivers
v0x24edb70_0 .net *"_ivl_91", 0 0, L_0x24f3b60;  1 drivers
v0x24edc30_0 .net *"_ivl_92", 0 0, L_0x24f3c00;  1 drivers
v0x24edd10_0 .net *"_ivl_95", 0 0, L_0x24f3e50;  1 drivers
v0x24eddf0_0 .net *"_ivl_97", 0 0, L_0x24f3f90;  1 drivers
v0x24edeb0_0 .net *"_ivl_98", 0 0, L_0x24f4150;  1 drivers
v0x24edf90_0 .net "a", 0 0, v0x24e8620_0;  alias, 1 drivers
v0x24ee030_0 .net "b", 0 0, v0x24e86c0_0;  alias, 1 drivers
v0x24ee120_0 .net "c", 0 0, v0x24e8760_0;  alias, 1 drivers
v0x24ee210_0 .net "d", 0 0, v0x24e88a0_0;  alias, 1 drivers
v0x24ee300_0 .net "out_pos", 0 0, L_0x24f8c60;  alias, 1 drivers
v0x24ee3c0_0 .net "out_sop", 0 0, L_0x24f2040;  alias, 1 drivers
L_0x24f0790 .reduce/nor v0x24e86c0_0;
L_0x24f0a20 .reduce/nor v0x24e8760_0;
L_0x24f0ce0 .reduce/nor v0x24e88a0_0;
L_0x24f0fa0 .reduce/nor v0x24e8620_0;
L_0x24f1180 .reduce/nor v0x24e86c0_0;
L_0x24f1360 .reduce/nor v0x24e8760_0;
L_0x24f1760 .reduce/nor v0x24e8620_0;
L_0x24f1800 .reduce/nor v0x24e86c0_0;
L_0x24f1a50 .reduce/nor v0x24e8760_0;
L_0x24f1c00 .reduce/nor v0x24e88a0_0;
L_0x24f1ee0 .reduce/nor v0x24e8620_0;
L_0x24f20b0 .reduce/nor v0x24e8760_0;
L_0x24f2500 .reduce/nor v0x24e8620_0;
L_0x24f25a0 .reduce/nor v0x24e86c0_0;
L_0x24f26c0 .arith/sum 1, L_0x24f2500, L_0x24f25a0;
L_0x24f2800 .reduce/nor v0x24e8760_0;
L_0x24f2930 .arith/sum 1, L_0x24f26c0, L_0x24f2800;
L_0x24f2a70 .reduce/nor v0x24e88a0_0;
L_0x24f2bb0 .arith/sum 1, L_0x24f2930, L_0x24f2a70;
L_0x24f2cf0 .reduce/nor v0x24e8620_0;
L_0x24f2b10 .reduce/nor v0x24e86c0_0;
L_0x24f2e40 .arith/sum 1, L_0x24f2cf0, L_0x24f2b10;
L_0x24f3040 .reduce/nor v0x24e8760_0;
L_0x24f30e0 .arith/sum 1, L_0x24f2e40, L_0x24f3040;
L_0x24f32f0 .arith/sum 1, L_0x24f30e0, v0x24e88a0_0;
L_0x24f33e0 .arith/mult 1, L_0x24f2bb0, L_0x24f32f0;
L_0x24f3600 .reduce/nor v0x24e8620_0;
L_0x24f36a0 .reduce/nor v0x24e86c0_0;
L_0x24f3830 .arith/sum 1, L_0x24f3600, L_0x24f36a0;
L_0x24f3970 .arith/sum 1, L_0x24f3830, v0x24e8760_0;
L_0x24f3b60 .reduce/nor v0x24e88a0_0;
L_0x24f3c00 .arith/sum 1, L_0x24f3970, L_0x24f3b60;
L_0x24f3e50 .arith/mult 1, L_0x24f33e0, L_0x24f3c00;
L_0x24f3f90 .reduce/nor v0x24e8620_0;
L_0x24f4150 .arith/sum 1, L_0x24f3f90, v0x24e86c0_0;
L_0x24f4240 .reduce/nor v0x24e8760_0;
L_0x24f4410 .arith/sum 1, L_0x24f4150, L_0x24f4240;
L_0x24f4550 .reduce/nor v0x24e88a0_0;
L_0x24f42e0 .arith/sum 1, L_0x24f4410, L_0x24f4550;
L_0x24f4780 .arith/mult 1, L_0x24f3e50, L_0x24f42e0;
L_0x24f4a10 .reduce/nor v0x24e86c0_0;
L_0x24f4ab0 .arith/sum 1, v0x24e8620_0, L_0x24f4a10;
L_0x24f4d00 .reduce/nor v0x24e8760_0;
L_0x24f4fb0 .arith/sum 1, L_0x24f4ab0, L_0x24f4d00;
L_0x24f5260 .reduce/nor v0x24e88a0_0;
L_0x24f5510 .arith/sum 1, L_0x24f4fb0, L_0x24f5260;
L_0x24f57d0 .arith/mult 1, L_0x24f4780, L_0x24f5510;
L_0x24f5910 .reduce/nor v0x24e86c0_0;
L_0x24f5b40 .arith/sum 1, v0x24e8620_0, L_0x24f5910;
L_0x24f5e40 .arith/sum 1, L_0x24f5b40, v0x24e8760_0;
L_0x24f60d0 .reduce/nor v0x24e88a0_0;
L_0x24f6170 .arith/sum 1, L_0x24f5e40, L_0x24f60d0;
L_0x24f6460 .arith/mult 1, L_0x24f57d0, L_0x24f6170;
L_0x24f65a0 .reduce/nor v0x24e86c0_0;
L_0x24f6800 .arith/sum 1, v0x24e8620_0, L_0x24f65a0;
L_0x24f68f0 .arith/sum 1, L_0x24f6800, v0x24e8760_0;
L_0x24f6bb0 .arith/sum 1, L_0x24f68f0, v0x24e88a0_0;
L_0x24f6ca0 .arith/mult 1, L_0x24f6460, L_0x24f6bb0;
L_0x24f6fc0 .arith/sum 1, v0x24e8620_0, v0x24e86c0_0;
L_0x24f7060 .reduce/nor v0x24e8760_0;
L_0x24f72f0 .arith/sum 1, L_0x24f6fc0, L_0x24f7060;
L_0x24f7430 .reduce/nor v0x24e88a0_0;
L_0x24f76d0 .arith/sum 1, L_0x24f72f0, L_0x24f7430;
L_0x24f7810 .arith/mult 1, L_0x24f6ca0, L_0x24f76d0;
L_0x24f7b60 .arith/sum 1, v0x24e8620_0, v0x24e86c0_0;
L_0x24f7c00 .reduce/nor v0x24e8760_0;
L_0x24f7ec0 .arith/sum 1, L_0x24f7b60, L_0x24f7c00;
L_0x24f8000 .arith/sum 1, L_0x24f7ec0, v0x24e88a0_0;
L_0x24f8320 .arith/mult 1, L_0x24f7810, L_0x24f8000;
L_0x24f8460 .arith/sum 1, v0x24e8620_0, v0x24e86c0_0;
L_0x24f8740 .arith/sum 1, L_0x24f8460, v0x24e8760_0;
L_0x24f8830 .reduce/nor v0x24e88a0_0;
L_0x24f8b20 .arith/sum 1, L_0x24f8740, L_0x24f8830;
L_0x24f8c60 .arith/mult 1, L_0x24f8320, L_0x24f8b20;
S_0x24ee540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2493b10;
 .timescale -12 -12;
E_0x24799f0 .event anyedge, v0x24ef330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ef330_0;
    %nor/r;
    %assign/vec4 v0x24ef330_0, 0;
    %wait E_0x24799f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e7af0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e8990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e8a30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24e7af0;
T_4 ;
    %wait E_0x24922f0;
    %load/vec4 v0x24e8ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24e8990_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24e7af0;
T_5 ;
    %wait E_0x2492190;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %wait E_0x2492190;
    %load/vec4 v0x24e8990_0;
    %store/vec4 v0x24e8a30_0, 0, 1;
    %fork t_1, S_0x24e7e20;
    %jmp t_0;
    .scope S_0x24e7e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24e8060_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24e8060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2492190;
    %load/vec4 v0x24e8060_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e8060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24e8060_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24e7af0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24922f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24e88a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e8760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e86c0_0, 0;
    %assign/vec4 v0x24e8620_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24e8990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24e8a30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2493b10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ef330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2493b10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24eeed0_0;
    %inv;
    %store/vec4 v0x24eeed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2493b10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e8800_0, v0x24ef4a0_0, v0x24eecf0_0, v0x24eed90_0, v0x24eee30_0, v0x24eef70_0, v0x24ef1f0_0, v0x24ef150_0, v0x24ef0b0_0, v0x24ef010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2493b10;
T_9 ;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2493b10;
T_10 ;
    %wait E_0x24922f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ef290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
    %load/vec4 v0x24ef3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ef290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24ef1f0_0;
    %load/vec4 v0x24ef1f0_0;
    %load/vec4 v0x24ef150_0;
    %xor;
    %load/vec4 v0x24ef1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24ef0b0_0;
    %load/vec4 v0x24ef0b0_0;
    %load/vec4 v0x24ef010_0;
    %xor;
    %load/vec4 v0x24ef0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24ef290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ef290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter3/response3/top_module.sv";
