// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Sun Nov 24 21:32:37 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/vparizot/e155/parivo/parivo_fpga/hardware_test.sv"
// file 1 "c:/users/vparizot/e155/parivo/parivo_fpga/i2s.sv"
// file 2 "c:/users/vparizot/e155/parivo/parivo_fpga/parivo_rp/sb_mac16/rtl/sb_mac16.v"
// file 3 "c:/users/vparizot/e155/parivo/parivo_fpga/parivo_main.sv"
// file 4 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 5 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 6 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 36 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 37 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 38 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 39 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 53 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 54 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 55 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input sck, input sdi, output sdo, input load, 
            input ce, output ledTest);
    
    (* syn_ramstyle="registers", syn_multstyle="DSP", lineinfo="@3(58[15],58[23])" *) wire GND_net;
    (* syn_ramstyle="registers", lineinfo="@3(58[15],58[23])" *) wire VCC_net;
    (* is_clock=1, lineinfo="@3(27[78],27[83])" *) wire clk_i;
    
    wire reset_c, ledTest_c;
    (* lineinfo="@3(59[15],59[23])" *) wire [32:0]result_o;
    
    wire reset_c_N_34, n58, n57, n54, n52, n51, n50, n49, n48, 
        n46, n34;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(clk_i));
    defparam hf_osc.CLKHF_DIV = "0b10";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@3(18[25],18[28])" *) OB sdo_pad (.I(GND_net), .O(sdo));
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i22_4_lut (.A(result_o[31]), 
            .B(result_o[27]), .C(result_o[15]), .D(result_o[11]), .Z(n52));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i20_4_lut (.A(result_o[30]), 
            .B(result_o[14]), .C(result_o[13]), .D(result_o[21]), .Z(n50));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i21_4_lut (.A(result_o[3]), 
            .B(result_o[9]), .C(result_o[5]), .D(result_o[18]), .Z(n51));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i19_4_lut (.A(result_o[24]), 
            .B(result_o[23]), .C(result_o[8]), .D(result_o[29]), .Z(n49));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@3(118[22],118[46])" *) LUT4 i4_2_lut (.A(result_o[22]), 
            .B(result_o[25]), .Z(n34));
    defparam i4_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i18_4_lut (.A(result_o[6]), 
            .B(result_o[12]), .C(result_o[10]), .D(result_o[20]), .Z(n48));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i16_4_lut (.A(result_o[26]), 
            .B(result_o[4]), .C(result_o[17]), .D(result_o[16]), .Z(n46));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i24_4_lut (.A(result_o[7]), 
            .B(n48), .C(n34), .D(result_o[19]), .Z(n54));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i28_4_lut (.A(n49), 
            .B(n51), .C(n50), .D(n52), .Z(n58));
    defparam i28_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(118[22],118[46])" *) LUT4 i27_4_lut (.A(result_o[28]), 
            .B(n54), .C(n46), .D(result_o[32]), .Z(n57));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@3(118[22],118[46])" *) LUT4 i313_4_lut (.A(result_o[2]), 
            .B(result_o[1]), .C(n57), .D(n58), .Z(ledTest_c));
    defparam i313_4_lut.INIT = "0x0008";
    (* lut_function="(!(A))", lineinfo="@3(63[17],63[23])" *) LUT4 reset_c_I_0_1_lut (.A(reset_c), 
            .Z(reset_c_N_34));
    defparam reset_c_I_0_1_lut.INIT = "0x5555";
    (* lineinfo="@3(21[19],21[26])" *) OB ledTest_pad (.I(ledTest_c), .O(ledTest));
    (* ORIG_MODULE_NAME="SB_MAC16", LATTICE_IP_GENERATED="1", lineinfo="@3(66[11],67[117])" *) SB_MAC16 i_sbmac16 (result_o[31], 
            clk_i, reset_c_N_34, result_o[30], result_o[29], result_o[26], 
            result_o[27], result_o[28], result_o[25], result_o[24], 
            result_o[23], result_o[22], result_o[21], result_o[20], 
            result_o[19], result_o[18], result_o[17], result_o[16], 
            result_o[15], result_o[14], result_o[13], result_o[12], 
            result_o[11], result_o[10], result_o[9], result_o[8], result_o[7], 
            result_o[6], result_o[5], result_o[4], result_o[3], result_o[2], 
            result_o[1], result_o[32]);
    (* lineinfo="@3(15[24],15[29])" *) IB reset_pad (.I(reset), .O(reset_c));
    
endmodule

//
// Verilog Description of module SB_MAC16
//

(* ORIG_MODULE_NAME="SB_MAC16", LATTICE_IP_GENERATED="1" *) module SB_MAC16 (output \result_o[31] , 
            input clk_i, input reset_c_N_34, output \result_o[30] , output \result_o[29] , 
            output \result_o[26] , output \result_o[27] , output \result_o[28] , 
            output \result_o[25] , output \result_o[24] , output \result_o[23] , 
            output \result_o[22] , output \result_o[21] , output \result_o[20] , 
            output \result_o[19] , output \result_o[18] , output \result_o[17] , 
            output \result_o[16] , output \result_o[15] , output \result_o[14] , 
            output \result_o[13] , output \result_o[12] , output \result_o[11] , 
            output \result_o[10] , output \result_o[9] , output \result_o[8] , 
            output \result_o[7] , output \result_o[6] , output \result_o[5] , 
            output \result_o[4] , output \result_o[3] , output \result_o[2] , 
            output \result_o[1] , output \result_o[32] );
    
    (* is_clock=1, lineinfo="@3(27[78],27[83])" *) wire clk_i;
    
    (* lineinfo="@2(33[33],38[43])" *) \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") lscc_mult_accumulate_inst (\result_o[31] , 
            clk_i, reset_c_N_34, \result_o[30] , \result_o[29] , \result_o[26] , 
            \result_o[27] , \result_o[28] , \result_o[25] , \result_o[24] , 
            \result_o[23] , \result_o[22] , \result_o[21] , \result_o[20] , 
            \result_o[19] , \result_o[18] , \result_o[17] , \result_o[16] , 
            \result_o[15] , \result_o[14] , \result_o[13] , \result_o[12] , 
            \result_o[11] , \result_o[10] , \result_o[9] , \result_o[8] , 
            \result_o[7] , \result_o[6] , \result_o[5] , \result_o[4] , 
            \result_o[3] , \result_o[2] , \result_o[1] , \result_o[32] );
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") 
//

module \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") (output \result_o[31] , 
            input clk_i, input reset_c_N_34, output \result_o[30] , output \result_o[29] , 
            output \result_o[26] , output \result_o[27] , output \result_o[28] , 
            output \result_o[25] , output \result_o[24] , output \result_o[23] , 
            output \result_o[22] , output \result_o[21] , output \result_o[20] , 
            output \result_o[19] , output \result_o[18] , output \result_o[17] , 
            output \result_o[16] , output \result_o[15] , output \result_o[14] , 
            output \result_o[13] , output \result_o[12] , output \result_o[11] , 
            output \result_o[10] , output \result_o[9] , output \result_o[8] , 
            output \result_o[7] , output \result_o[6] , output \result_o[5] , 
            output \result_o[4] , output \result_o[3] , output \result_o[2] , 
            output \result_o[1] , output \result_o[32] );
    
    (* is_clock=1, lineinfo="@3(27[78],27[83])" *) wire clk_i;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire [64:0]AxB_se;
    wire [32:0]result_o_32__N_1;
    
    wire n252, n717, GND_net, n254, n242, n702, n244, n240, 
        n699, n250, n714, n248, n711, n228, n681, n230, n678, 
        n236, n693, n238, n234, n690, n232, n687, n684, n696, 
        n246, n708, n705, n258, n726, n256, n723, n720, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i30 (.D(result_o_32__N_1[30]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[30] ));
    defparam result_o_7__i30.REGSET = "RESET";
    defparam result_o_7__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i29 (.D(result_o_32__N_1[29]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[29] ));
    defparam result_o_7__i29.REGSET = "RESET";
    defparam result_o_7__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i28 (.D(result_o_32__N_1[28]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[28] ));
    defparam result_o_7__i28.REGSET = "RESET";
    defparam result_o_7__i28.SRMODE = "ASYNC";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_27 (.A0(GND_net), .B0(AxB_se[26]), 
            .C0(\result_o[26] ), .D0(n252), .CI0(n252), .A1(GND_net), 
            .B1(AxB_se[27]), .C1(\result_o[27] ), .D1(n717), .CI1(n717), 
            .CO0(n717), .CO1(n254), .S0(result_o_32__N_1[26]), .S1(result_o_32__N_1[27]));
    defparam add_12_27.INIT0 = "0xc33c";
    defparam add_12_27.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i27 (.D(result_o_32__N_1[27]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[27] ));
    defparam result_o_7__i27.REGSET = "RESET";
    defparam result_o_7__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i26 (.D(result_o_32__N_1[26]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[26] ));
    defparam result_o_7__i26.REGSET = "RESET";
    defparam result_o_7__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i25 (.D(result_o_32__N_1[25]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[25] ));
    defparam result_o_7__i25.REGSET = "RESET";
    defparam result_o_7__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i24 (.D(result_o_32__N_1[24]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[24] ));
    defparam result_o_7__i24.REGSET = "RESET";
    defparam result_o_7__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i23 (.D(result_o_32__N_1[23]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[23] ));
    defparam result_o_7__i23.REGSET = "RESET";
    defparam result_o_7__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i22 (.D(result_o_32__N_1[22]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[22] ));
    defparam result_o_7__i22.REGSET = "RESET";
    defparam result_o_7__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i21 (.D(result_o_32__N_1[21]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[21] ));
    defparam result_o_7__i21.REGSET = "RESET";
    defparam result_o_7__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i20 (.D(result_o_32__N_1[20]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[20] ));
    defparam result_o_7__i20.REGSET = "RESET";
    defparam result_o_7__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i19 (.D(result_o_32__N_1[19]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[19] ));
    defparam result_o_7__i19.REGSET = "RESET";
    defparam result_o_7__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i18 (.D(result_o_32__N_1[18]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[18] ));
    defparam result_o_7__i18.REGSET = "RESET";
    defparam result_o_7__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i17 (.D(result_o_32__N_1[17]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[17] ));
    defparam result_o_7__i17.REGSET = "RESET";
    defparam result_o_7__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i16 (.D(result_o_32__N_1[16]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[16] ));
    defparam result_o_7__i16.REGSET = "RESET";
    defparam result_o_7__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i15 (.D(result_o_32__N_1[15]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[15] ));
    defparam result_o_7__i15.REGSET = "RESET";
    defparam result_o_7__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i14 (.D(result_o_32__N_1[14]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[14] ));
    defparam result_o_7__i14.REGSET = "RESET";
    defparam result_o_7__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i13 (.D(result_o_32__N_1[13]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[13] ));
    defparam result_o_7__i13.REGSET = "RESET";
    defparam result_o_7__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i12 (.D(result_o_32__N_1[12]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[12] ));
    defparam result_o_7__i12.REGSET = "RESET";
    defparam result_o_7__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i11 (.D(result_o_32__N_1[11]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[11] ));
    defparam result_o_7__i11.REGSET = "RESET";
    defparam result_o_7__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i10 (.D(result_o_32__N_1[10]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[10] ));
    defparam result_o_7__i10.REGSET = "RESET";
    defparam result_o_7__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i9 (.D(result_o_32__N_1[9]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[9] ));
    defparam result_o_7__i9.REGSET = "RESET";
    defparam result_o_7__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i8 (.D(result_o_32__N_1[8]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[8] ));
    defparam result_o_7__i8.REGSET = "RESET";
    defparam result_o_7__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i7 (.D(result_o_32__N_1[7]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[7] ));
    defparam result_o_7__i7.REGSET = "RESET";
    defparam result_o_7__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i6 (.D(result_o_32__N_1[6]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[6] ));
    defparam result_o_7__i6.REGSET = "RESET";
    defparam result_o_7__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i5 (.D(result_o_32__N_1[5]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[5] ));
    defparam result_o_7__i5.REGSET = "RESET";
    defparam result_o_7__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i4 (.D(result_o_32__N_1[4]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[4] ));
    defparam result_o_7__i4.REGSET = "RESET";
    defparam result_o_7__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i3 (.D(result_o_32__N_1[3]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[3] ));
    defparam result_o_7__i3.REGSET = "RESET";
    defparam result_o_7__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i2 (.D(result_o_32__N_1[2]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[2] ));
    defparam result_o_7__i2.REGSET = "RESET";
    defparam result_o_7__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i1 (.D(result_o_32__N_1[1]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[1] ));
    defparam result_o_7__i1.REGSET = "RESET";
    defparam result_o_7__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i32 (.D(result_o_32__N_1[32]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[32] ));
    defparam result_o_7__i32.REGSET = "RESET";
    defparam result_o_7__i32.SRMODE = "ASYNC";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_17 (.A0(GND_net), .B0(AxB_se[16]), 
            .C0(\result_o[16] ), .D0(n242), .CI0(n242), .A1(GND_net), 
            .B1(AxB_se[17]), .C1(\result_o[17] ), .D1(n702), .CI1(n702), 
            .CO0(n702), .CO1(n244), .S0(result_o_32__N_1[16]), .S1(result_o_32__N_1[17]));
    defparam add_12_17.INIT0 = "0xc33c";
    defparam add_12_17.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_15 (.A0(GND_net), .B0(AxB_se[14]), 
            .C0(\result_o[14] ), .D0(n240), .CI0(n240), .A1(GND_net), 
            .B1(AxB_se[15]), .C1(\result_o[15] ), .D1(n699), .CI1(n699), 
            .CO0(n699), .CO1(n242), .S0(result_o_32__N_1[14]), .S1(result_o_32__N_1[15]));
    defparam add_12_15.INIT0 = "0xc33c";
    defparam add_12_15.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_25 (.A0(GND_net), .B0(AxB_se[24]), 
            .C0(\result_o[24] ), .D0(n250), .CI0(n250), .A1(GND_net), 
            .B1(AxB_se[25]), .C1(\result_o[25] ), .D1(n714), .CI1(n714), 
            .CO0(n714), .CO1(n252), .S0(result_o_32__N_1[24]), .S1(result_o_32__N_1[25]));
    defparam add_12_25.INIT0 = "0xc33c";
    defparam add_12_25.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_23 (.A0(GND_net), .B0(AxB_se[22]), 
            .C0(\result_o[22] ), .D0(n248), .CI0(n248), .A1(GND_net), 
            .B1(AxB_se[23]), .C1(\result_o[23] ), .D1(n711), .CI1(n711), 
            .CO0(n711), .CO1(n250), .S0(result_o_32__N_1[22]), .S1(result_o_32__N_1[23]));
    defparam add_12_23.INIT0 = "0xc33c";
    defparam add_12_23.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_3 (.A0(GND_net), .B0(AxB_se[2]), 
            .C0(\result_o[2] ), .D0(n228), .CI0(n228), .A1(GND_net), 
            .B1(AxB_se[3]), .C1(\result_o[3] ), .D1(n681), .CI1(n681), 
            .CO0(n681), .CO1(n230), .S0(result_o_32__N_1[2]), .S1(result_o_32__N_1[3]));
    defparam add_12_3.INIT0 = "0xc33c";
    defparam add_12_3.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(AxB_se[1]), .C1(\result_o[1] ), 
            .D1(n678), .CI1(n678), .CO0(n678), .CO1(n228), .S1(result_o_32__N_1[1]));
    defparam add_12_1.INIT0 = "0xc33c";
    defparam add_12_1.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_11 (.A0(GND_net), .B0(AxB_se[10]), 
            .C0(\result_o[10] ), .D0(n236), .CI0(n236), .A1(GND_net), 
            .B1(AxB_se[11]), .C1(\result_o[11] ), .D1(n693), .CI1(n693), 
            .CO0(n693), .CO1(n238), .S0(result_o_32__N_1[10]), .S1(result_o_32__N_1[11]));
    defparam add_12_11.INIT0 = "0xc33c";
    defparam add_12_11.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_9 (.A0(GND_net), .B0(AxB_se[8]), 
            .C0(\result_o[8] ), .D0(n234), .CI0(n234), .A1(GND_net), 
            .B1(AxB_se[9]), .C1(\result_o[9] ), .D1(n690), .CI1(n690), 
            .CO0(n690), .CO1(n236), .S0(result_o_32__N_1[8]), .S1(result_o_32__N_1[9]));
    defparam add_12_9.INIT0 = "0xc33c";
    defparam add_12_9.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_7 (.A0(GND_net), .B0(AxB_se[6]), 
            .C0(\result_o[6] ), .D0(n232), .CI0(n232), .A1(GND_net), 
            .B1(AxB_se[7]), .C1(\result_o[7] ), .D1(n687), .CI1(n687), 
            .CO0(n687), .CO1(n234), .S0(result_o_32__N_1[6]), .S1(result_o_32__N_1[7]));
    defparam add_12_7.INIT0 = "0xc33c";
    defparam add_12_7.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_5 (.A0(GND_net), .B0(AxB_se[4]), 
            .C0(\result_o[4] ), .D0(n230), .CI0(n230), .A1(GND_net), 
            .B1(AxB_se[5]), .C1(\result_o[5] ), .D1(n684), .CI1(n684), 
            .CO0(n684), .CO1(n232), .S0(result_o_32__N_1[4]), .S1(result_o_32__N_1[5]));
    defparam add_12_5.INIT0 = "0xc33c";
    defparam add_12_5.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_13 (.A0(GND_net), .B0(AxB_se[12]), 
            .C0(\result_o[12] ), .D0(n238), .CI0(n238), .A1(GND_net), 
            .B1(AxB_se[13]), .C1(\result_o[13] ), .D1(n696), .CI1(n696), 
            .CO0(n696), .CO1(n240), .S0(result_o_32__N_1[12]), .S1(result_o_32__N_1[13]));
    defparam add_12_13.INIT0 = "0xc33c";
    defparam add_12_13.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_21 (.A0(GND_net), .B0(AxB_se[20]), 
            .C0(\result_o[20] ), .D0(n246), .CI0(n246), .A1(GND_net), 
            .B1(AxB_se[21]), .C1(\result_o[21] ), .D1(n708), .CI1(n708), 
            .CO0(n708), .CO1(n248), .S0(result_o_32__N_1[20]), .S1(result_o_32__N_1[21]));
    defparam add_12_21.INIT0 = "0xc33c";
    defparam add_12_21.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_19 (.A0(GND_net), .B0(AxB_se[18]), 
            .C0(\result_o[18] ), .D0(n244), .CI0(n244), .A1(GND_net), 
            .B1(AxB_se[19]), .C1(\result_o[19] ), .D1(n705), .CI1(n705), 
            .CO0(n705), .CO1(n246), .S0(result_o_32__N_1[18]), .S1(result_o_32__N_1[19]));
    defparam add_12_19.INIT0 = "0xc33c";
    defparam add_12_19.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_33 (.A0(GND_net), .B0(AxB_se[31]), 
            .C0(\result_o[32] ), .D0(n258), .CI0(n258), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n726), .CI1(n726), .CO0(n726), 
            .S0(result_o_32__N_1[32]));
    defparam add_12_33.INIT0 = "0xc33c";
    defparam add_12_33.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_31 (.A0(GND_net), .B0(AxB_se[30]), 
            .C0(\result_o[30] ), .D0(n256), .CI0(n256), .A1(GND_net), 
            .B1(AxB_se[31]), .C1(\result_o[31] ), .D1(n723), .CI1(n723), 
            .CO0(n723), .CO1(n258), .S0(result_o_32__N_1[30]), .S1(result_o_32__N_1[31]));
    defparam add_12_31.INIT0 = "0xc33c";
    defparam add_12_31.INIT1 = "0xc33c";
    (* lineinfo="@2(146[45],146[64])" *) FA2 add_12_29 (.A0(GND_net), .B0(AxB_se[28]), 
            .C0(\result_o[28] ), .D0(n254), .CI0(n254), .A1(GND_net), 
            .B1(AxB_se[29]), .C1(\result_o[29] ), .D1(n720), .CI1(n720), 
            .CO0(n720), .CO1(n256), .S0(result_o_32__N_1[28]), .S1(result_o_32__N_1[29]));
    defparam add_12_29.INIT0 = "0xc33c";
    defparam add_12_29.INIT1 = "0xc33c";
    (* lineinfo="@2(175[26],180[32])" *) \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") u_lscc_multiplier (AxB_se[31], 
            clk_i, reset_c_N_34, AxB_se[1], AxB_se[30], AxB_se[29], 
            AxB_se[28], AxB_se[27], AxB_se[26], AxB_se[25], AxB_se[24], 
            AxB_se[23], AxB_se[22], AxB_se[21], AxB_se[20], AxB_se[19], 
            AxB_se[18], AxB_se[17], AxB_se[16], AxB_se[15], AxB_se[14], 
            AxB_se[13], AxB_se[12], AxB_se[11], AxB_se[10], AxB_se[9], 
            AxB_se[8], AxB_se[7], AxB_se[6], AxB_se[5], AxB_se[4], 
            AxB_se[3], AxB_se[2]);
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_7__i31 (.D(result_o_32__N_1[31]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\result_o[31] ));
    defparam result_o_7__i31.REGSET = "RESET";
    defparam result_o_7__i31.SRMODE = "ASYNC";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") 
//

module \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") (output \AxB_se[31] , 
            input clk_i, input reset_c_N_34, output \AxB_se[1] , output \AxB_se[30] , 
            output \AxB_se[29] , output \AxB_se[28] , output \AxB_se[27] , 
            output \AxB_se[26] , output \AxB_se[25] , output \AxB_se[24] , 
            output \AxB_se[23] , output \AxB_se[22] , output \AxB_se[21] , 
            output \AxB_se[20] , output \AxB_se[19] , output \AxB_se[18] , 
            output \AxB_se[17] , output \AxB_se[16] , output \AxB_se[15] , 
            output \AxB_se[14] , output \AxB_se[13] , output \AxB_se[12] , 
            output \AxB_se[11] , output \AxB_se[10] , output \AxB_se[9] , 
            output \AxB_se[8] , output \AxB_se[7] , output \AxB_se[6] , 
            output \AxB_se[5] , output \AxB_se[4] , output \AxB_se[3] , 
            output \AxB_se[2] );
    
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[31] ;
    (* is_clock=1, lineinfo="@3(27[78],27[83])" *) wire clk_i;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[1] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[30] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[29] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[28] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[27] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[26] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[25] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[24] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[23] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[22] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[21] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[20] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[19] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[18] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[17] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[16] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[15] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[14] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[13] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[12] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[11] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[10] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[9] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[8] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[7] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[6] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[5] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[4] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[3] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[2] ;
    
    (* lineinfo="@2(314[48],319[64])" *) \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") \genblk1.u_lscc_multiplier_dsp  (\AxB_se[31] , 
            clk_i, reset_c_N_34, \AxB_se[1] , \AxB_se[30] , \AxB_se[29] , 
            \AxB_se[28] , \AxB_se[27] , \AxB_se[26] , \AxB_se[25] , 
            \AxB_se[24] , \AxB_se[23] , \AxB_se[22] , \AxB_se[21] , 
            \AxB_se[20] , \AxB_se[19] , \AxB_se[18] , \AxB_se[17] , 
            \AxB_se[16] , \AxB_se[15] , \AxB_se[14] , \AxB_se[13] , 
            \AxB_se[12] , \AxB_se[11] , \AxB_se[10] , \AxB_se[9] , \AxB_se[8] , 
            \AxB_se[7] , \AxB_se[6] , \AxB_se[5] , \AxB_se[4] , \AxB_se[3] , 
            \AxB_se[2] );
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") 
//

module \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") (output \AxB_se[31] , 
            input clk_i, input reset_c_N_34, output \AxB_se[1] , output \AxB_se[30] , 
            output \AxB_se[29] , output \AxB_se[28] , output \AxB_se[27] , 
            output \AxB_se[26] , output \AxB_se[25] , output \AxB_se[24] , 
            output \AxB_se[23] , output \AxB_se[22] , output \AxB_se[21] , 
            output \AxB_se[20] , output \AxB_se[19] , output \AxB_se[18] , 
            output \AxB_se[17] , output \AxB_se[16] , output \AxB_se[15] , 
            output \AxB_se[14] , output \AxB_se[13] , output \AxB_se[12] , 
            output \AxB_se[11] , output \AxB_se[10] , output \AxB_se[9] , 
            output \AxB_se[8] , output \AxB_se[7] , output \AxB_se[6] , 
            output \AxB_se[5] , output \AxB_se[4] , output \AxB_se[3] , 
            output \AxB_se[2] );
    
    (* syn_multstyle="DSP", lineinfo="@2(723[70],723[77])" *) wire [31:0]\U_PIPELINES_GT_0.pp_pipe[0] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[31] ;
    (* is_clock=1, lineinfo="@3(27[78],27[83])" *) wire clk_i;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[1] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[30] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[29] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[28] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[27] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[26] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[25] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[24] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[23] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[22] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[21] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[20] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[19] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[18] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[17] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[16] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[15] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[14] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[13] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[12] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[11] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[10] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[9] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[8] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[7] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[6] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[5] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[4] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[3] ;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[2] ;
    
    wire GND_net, VCC_net;
    
    (* lineinfo="@2(764[46],764[71])" *) MAC16 mult_9 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
            .A7(GND_net), .A6(GND_net), .A5(GND_net), .A4(GND_net), 
            .A3(GND_net), .A2(GND_net), .A1(GND_net), .A0(VCC_net), 
            .B15(GND_net), .B14(GND_net), .B13(GND_net), .B12(GND_net), 
            .B11(GND_net), .B10(GND_net), .B9(GND_net), .B8(GND_net), 
            .B7(GND_net), .B6(GND_net), .B5(GND_net), .B4(GND_net), 
            .B3(GND_net), .B2(GND_net), .B1(VCC_net), .B0(VCC_net), 
            .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
            .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
            .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
            .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), 
            .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), 
            .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), 
            .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
            .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
            .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O30(\U_PIPELINES_GT_0.pp_pipe[0] [31]), 
            .O29(\U_PIPELINES_GT_0.pp_pipe[0] [30]), .O28(\U_PIPELINES_GT_0.pp_pipe[0] [29]), 
            .O27(\U_PIPELINES_GT_0.pp_pipe[0] [28]), .O26(\U_PIPELINES_GT_0.pp_pipe[0] [27]), 
            .O25(\U_PIPELINES_GT_0.pp_pipe[0] [26]), .O24(\U_PIPELINES_GT_0.pp_pipe[0] [25]), 
            .O23(\U_PIPELINES_GT_0.pp_pipe[0] [24]), .O22(\U_PIPELINES_GT_0.pp_pipe[0] [23]), 
            .O21(\U_PIPELINES_GT_0.pp_pipe[0] [22]), .O20(\U_PIPELINES_GT_0.pp_pipe[0] [21]), 
            .O19(\U_PIPELINES_GT_0.pp_pipe[0] [20]), .O18(\U_PIPELINES_GT_0.pp_pipe[0] [19]), 
            .O17(\U_PIPELINES_GT_0.pp_pipe[0] [18]), .O16(\U_PIPELINES_GT_0.pp_pipe[0] [17]), 
            .O15(\U_PIPELINES_GT_0.pp_pipe[0] [16]), .O14(\U_PIPELINES_GT_0.pp_pipe[0] [15]), 
            .O13(\U_PIPELINES_GT_0.pp_pipe[0] [14]), .O12(\U_PIPELINES_GT_0.pp_pipe[0] [13]), 
            .O11(\U_PIPELINES_GT_0.pp_pipe[0] [12]), .O10(\U_PIPELINES_GT_0.pp_pipe[0] [11]), 
            .O9(\U_PIPELINES_GT_0.pp_pipe[0] [10]), .O8(\U_PIPELINES_GT_0.pp_pipe[0] [9]), 
            .O7(\U_PIPELINES_GT_0.pp_pipe[0] [8]), .O6(\U_PIPELINES_GT_0.pp_pipe[0] [7]), 
            .O5(\U_PIPELINES_GT_0.pp_pipe[0] [6]), .O4(\U_PIPELINES_GT_0.pp_pipe[0] [5]), 
            .O3(\U_PIPELINES_GT_0.pp_pipe[0] [4]), .O2(\U_PIPELINES_GT_0.pp_pipe[0] [3]), 
            .O1(\U_PIPELINES_GT_0.pp_pipe[0] [2]), .O0(\U_PIPELINES_GT_0.pp_pipe[0] [1]));
    defparam mult_9.NEG_TRIGGER = "0b0";
    defparam mult_9.A_REG = "0b0";
    defparam mult_9.B_REG = "0b0";
    defparam mult_9.C_REG = "0b0";
    defparam mult_9.D_REG = "0b0";
    defparam mult_9.TOP_8x8_MULT_REG = "0b0";
    defparam mult_9.BOT_8x8_MULT_REG = "0b0";
    defparam mult_9.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_9.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_9.TOPOUTPUT_SELECT = "0b11";
    defparam mult_9.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_9.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_9.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_9.BOTOUTPUT_SELECT = "0b11";
    defparam mult_9.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_9.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_9.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_9.MODE_8x8 = "0b0";
    defparam mult_9.A_SIGNED = "0b1";
    defparam mult_9.B_SIGNED = "0b1";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [1]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[1] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i1 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [30]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[30] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i30 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [29]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[29] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i29 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [28]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[28] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i28 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [27]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[27] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i27 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [26]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[26] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i26 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [25]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[25] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i25 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i24  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [24]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[24] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i24 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i23  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [23]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[23] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i23 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i22  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [22]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[22] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i22 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i21  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [21]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[21] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i21 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i20  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [20]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[20] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i20 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i19  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [19]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[19] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i19 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i18  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [18]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[18] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i18 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i17  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [17]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[17] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i17 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i16  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [16]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[16] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i16 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [15]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[15] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i15 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [14]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[14] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i14 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [13]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[13] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i13 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [12]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[12] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i12 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [11]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[11] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i11 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [10]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[10] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i10 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [9]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[9] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i9 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [8]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[8] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i8 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [7]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[7] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i7 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [6]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[6] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i6 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [5]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[5] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i5 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [4]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[4] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i4 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [3]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[3] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i3 .SRMODE = "ASYNC";
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [2]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[2] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i2 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net));
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.pp_pipe[0] [31]), 
            .SP(VCC_net), .CK(clk_i), .SR(reset_c_N_34), .Q(\AxB_se[31] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i31 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule
