
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103910                       # Number of seconds simulated
sim_ticks                                103909534929                       # Number of ticks simulated
final_tick                               631986244431                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116025                       # Simulator instruction rate (inst/s)
host_op_rate                                   146542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5495009                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886788                       # Number of bytes of host memory used
host_seconds                                 18909.80                       # Real time elapsed on the host
sim_insts                                  2194016326                       # Number of instructions simulated
sim_ops                                    2771086961                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4940928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6248064                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11192448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2823040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2823040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38601                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        48813                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87441                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22055                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22055                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47550285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60129843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107713387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16014                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27168248                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27168248                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27168248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47550285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60129843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              134881635                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249183538                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21498668                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428869                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1977596                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8751859                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8141407                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333552                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93685                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186285135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119869420                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21498668                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10474959                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26382420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6028891                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6105861                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11508232                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222799212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.018627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196416792     88.16%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836730      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336188      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088841      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964900      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616329      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923709      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          954680      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12661043      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222799212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086276                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481049                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184372368                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8035552                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26319202                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46556                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4025533                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732848                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147134808                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4025533                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184845448                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1405879                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5533190                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25864577                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1124584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147012132                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        197907                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208530242                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684810133                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684810133                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36825720                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4122647                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82671                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597253                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146055579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137952324                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116118                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21996445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46217468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222799212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619178                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163310776     73.30%     73.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25185697     11.30%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13540243      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6864343      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8185141      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2649038      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483120      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438194      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142660      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222799212                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416684     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        142986     20.50%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137848     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116009970     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978311      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786526      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160610      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137952324                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553617                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697518                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499517495                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168086044                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134972022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138649842                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268814                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2669746                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92223                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4025533                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         999676                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       116020                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146089396                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863167                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183251                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2156305                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135963740                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337191                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1988583                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19497662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193373                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160471                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545637                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134972063                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134972022                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77880418                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216942289                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541657                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358991                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22960433                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2002732                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218773679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166920216     76.30%     76.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871081     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12378368      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981448      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464665      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836956      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057792      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938244      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2324909      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218773679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2324909                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362538536                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296205102                       # The number of ROB writes
system.switch_cpus0.timesIdled                2883896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26384326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.491835                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.491835                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.401311                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.401311                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611536559                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188881727                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135793106                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249183538                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19366008                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15831864                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1889770                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8067823                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7614774                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1986701                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85646                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186661730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108722513                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19366008                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9601475                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22662153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5225091                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8051561                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11434670                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1891368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220679100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.943201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198016947     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1090602      0.49%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1661982      0.75%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2270982      1.03%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2328608      1.06%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1947232      0.88%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1108520      0.50%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1629522      0.74%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10624705      4.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220679100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077718                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184511054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10220290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22600329                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44000                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3303418                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3197139                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133220219                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3303418                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185033006                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1817761                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7078462                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22132442                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1314002                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133138110                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2052                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        304736                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3426                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    185017598                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    619578383                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    619578383                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160090844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        24926692                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36866                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21236                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3800415                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12651001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6935168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122351                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1502716                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132956003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126191155                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24799                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14992037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35482647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220679100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.571831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167296780     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21775683      9.87%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11265532      5.10%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8473745      3.84%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6580896      2.98%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2644760      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1682910      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       852023      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       106771      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220679100                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22684     10.17%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81735     36.66%     46.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118520     53.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105723766     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1952613      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15628      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11616424      9.21%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6882724      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126191155                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506419                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222939                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473309148                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147985194                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124291392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126414094                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       293615                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2086613                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       163698                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          101                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3303418                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1548081                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       123799                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132992843                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12651001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6935168                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21212                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2174994                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124470926                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10953121                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1720229                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17834392                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17601982                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6881271                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499515                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124291604                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124291392                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71540936                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191607869                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.498795                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373372                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93757611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115231814                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17762216                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1920830                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217375682                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170259667     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23232071     10.69%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8830394      4.06%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4258426      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3526807      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2110362      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1784662      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       789677      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2583616      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217375682                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93757611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115231814                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17335837                       # Number of memory references committed
system.switch_cpus1.commit.loads             10564375                       # Number of loads committed
system.switch_cpus1.commit.membars              15628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16526700                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103866061                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2351204                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2583616                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347786096                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          269291782                       # The number of ROB writes
system.switch_cpus1.timesIdled                2916942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28504438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93757611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115231814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93757611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.657742                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.657742                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376259                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376259                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561002133                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172464703                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123990537                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31256                       # number of misc regfile writes
system.l20.replacements                         46901                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             335                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46965                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.007133                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.680935                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.017779                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    52.269014                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.032271                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.182515                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000278                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.816703                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000504                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          334                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    334                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8286                       # number of Writeback hits
system.l20.Writeback_hits::total                 8286                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          334                       # number of demand (read+write) hits
system.l20.demand_hits::total                     334                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          334                       # number of overall hits
system.l20.overall_hits::total                    334                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        38601                       # number of ReadReq misses
system.l20.ReadReq_misses::total                38615                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        38601                       # number of demand (read+write) misses
system.l20.demand_misses::total                 38615                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        38601                       # number of overall misses
system.l20.overall_misses::total                38615                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3018660                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7893542290                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7896560950                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3018660                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7893542290                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7896560950                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3018660                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7893542290                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7896560950                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38935                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38949                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8286                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8286                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38935                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38949                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38935                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38949                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.991422                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.991425                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.991422                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.991425                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.991422                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.991425                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204490.616564                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204494.651042                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204490.616564                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204494.651042                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204490.616564                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204494.651042                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7954                       # number of writebacks
system.l20.writebacks::total                     7954                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        38601                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           38615                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        38601                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            38615                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        38601                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           38615                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5578838183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5581018133                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5578838183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5581018133                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5578838183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5581018133                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.991422                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.991425                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.991422                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.991425                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.991422                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.991425                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144525.742416                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144529.797566                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144525.742416                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144529.797566                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144525.742416                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144529.797566                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         63372                       # number of replacements
system.l21.tagsinuse                        63.999550                       # Cycle average of tags in use
system.l21.total_refs                             453                       # Total number of references to valid blocks.
system.l21.sampled_refs                         63436                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.007141                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.147186                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.010703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    48.821540                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.020121                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.236675                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.762837                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000314                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          453                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    453                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14551                       # number of Writeback hits
system.l21.Writeback_hits::total                14551                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          453                       # number of demand (read+write) hits
system.l21.demand_hits::total                     453                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          453                       # number of overall hits
system.l21.overall_hits::total                    453                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        48809                       # number of ReadReq misses
system.l21.ReadReq_misses::total                48822                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        48814                       # number of demand (read+write) misses
system.l21.demand_misses::total                 48827                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        48814                       # number of overall misses
system.l21.overall_misses::total                48827                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2444221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9953193685                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9955637906                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       943249                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       943249                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2444221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9954136934                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9956581155                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2444221                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9954136934                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9956581155                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49262                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49275                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14551                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14551                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49267                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49280                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49267                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49280                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.990804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.990807                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.990805                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.990808                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.990805                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.990808                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       188017                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203921.278555                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203917.043669                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 188649.800000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 188649.800000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       188017                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203919.714303                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203915.480267                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       188017                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203919.714303                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203915.480267                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14101                       # number of writebacks
system.l21.writebacks::total                    14101                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        48809                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           48822                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        48814                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            48827                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        48814                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           48827                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7015763948                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7017424383                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       642530                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       642530                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7016406478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7018066913                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7016406478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7018066913                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.990804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.990807                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.990805                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.990808                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.990805                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.990808                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143739.145404                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143734.881467                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       128506                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       128506                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143737.585078                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143733.321994                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143737.585078                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143733.321994                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997065                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011515867                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184699.496760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997065                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11508216                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11508216                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11508216                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11508216                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11508216                       # number of overall hits
system.cpu0.icache.overall_hits::total       11508216                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3652371                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3652371                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3652371                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3652371                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3652371                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3652371                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11508232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11508232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11508232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11508232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11508232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11508232                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228273.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228273.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228273.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3134860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3134860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3134860                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223918.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38935                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168086202                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39191                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.898012                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.589233                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.410767                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908552                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091448                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268970                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268970                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327872                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327872                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117342                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117342                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117342                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117342                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26602848305                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26602848305                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26602848305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26602848305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26602848305                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26602848305                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9386312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9386312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16445214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16445214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16445214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16445214                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 226712.075003                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 226712.075003                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 226712.075003                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 226712.075003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 226712.075003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 226712.075003                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78407                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78407                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78407                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78407                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38935                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8246901191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8246901191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8246901191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8246901191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8246901191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8246901191                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 211812.024939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 211812.024939                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 211812.024939                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 211812.024939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 211812.024939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 211812.024939                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997489                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011700988                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052131.821501                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11434654                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11434654                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11434654                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11434654                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11434654                       # number of overall hits
system.cpu1.icache.overall_hits::total       11434654                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3092009                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3092009                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3092009                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3092009                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3092009                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3092009                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11434670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11434670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11434670                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11434670                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11434670                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11434670                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193250.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193250.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193250.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2552330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2552330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2552330                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 196333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49266                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170895205                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49522                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3450.894653                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.261591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.738409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911178                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088822                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8038033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8038033                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6736562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6736562                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16477                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16477                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14774595                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14774595                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14774595                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14774595                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141271                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141271                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2693                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143964                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143964                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31883908066                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31883908066                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    478792213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    478792213                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32362700279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32362700279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32362700279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32362700279                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8179304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8179304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6739255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6739255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14918559                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14918559                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14918559                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14918559                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009650                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009650                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009650                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009650                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225693.228377                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225693.228377                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 177791.389900                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177791.389900                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 224797.173453                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 224797.173453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 224797.173453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 224797.173453                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1073476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 107347.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14551                       # number of writebacks
system.cpu1.dcache.writebacks::total            14551                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92009                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2688                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94697                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94697                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49262                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49267                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10411956682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10411956682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       984749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       984749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10412941431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10412941431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10412941431                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10412941431                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003302                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003302                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003302                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003302                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211358.789371                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 211358.789371                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 196949.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 196949.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 211357.327034                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 211357.327034                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 211357.327034                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 211357.327034                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
