Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 20 17:35:33 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cputop_timing_summary_routed.rpt -rpx cputop_timing_summary_routed.rpx -warn_on_violation
| Design       : cputop
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.261     -267.058                    532                 3919        0.063        0.000                      0                 3919        2.633        0.000                       0                  1322  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk                {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk       -1.139      -40.807                     84                 3490        0.217        0.000                      0                 3490       21.239        0.000                       0                  1146  
  clk_out2_cpuclk       93.502        0.000                      0                  301        0.063        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.261     -264.414                    531                  656        0.335        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           84  Failing Endpoints,  Worst Slack       -1.139ns,  Total Violation      -40.807ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.739ns  (logic 4.688ns (21.565%)  route 17.051ns (78.435%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 22.756 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          0.717    11.091    ifetch/registers_reg[27][26]
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.215 f  ifetch/ram_i_598/O
                         net (fo=2, routed)           0.967    12.182    ifetch/registers_reg[4][2]_6
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.152    12.334 r  ifetch/ram_i_609/O
                         net (fo=3, routed)           0.468    12.802    decoder/registers_reg[27][3]_7
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.326    13.128 f  decoder/ram_i_444/O
                         net (fo=4, routed)           0.791    13.919    decoder/ram_i_444_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.043 f  decoder/ram_i_459/O
                         net (fo=1, routed)           0.832    14.875    decoder/ram_i_459_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.999 r  decoder/ram_i_252/O
                         net (fo=1, routed)           0.420    15.418    ifetch/registers_reg[27][1]_31
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.542 r  ifetch/ram_i_122/O
                         net (fo=1, routed)           0.632    16.175    ifetch/ram_i_122_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.299 r  ifetch/ram_i_60/O
                         net (fo=9, routed)           1.498    17.797    ifetch/ALU_Result[5]
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.921 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.726    22.647    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.635    22.756    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.248    
                         clock uncertainty           -0.175    22.074    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.508    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.729ns  (logic 4.684ns (21.557%)  route 17.045ns (78.443%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 22.746 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          1.001    11.375    ifetch/registers_reg[27][26]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.499 f  ifetch/ram_i_622/O
                         net (fo=2, routed)           0.659    12.158    decoder/registers_reg[27][4]_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.282 f  decoder/ram_i_462/O
                         net (fo=5, routed)           0.438    12.720    decoder/ram_i_462_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.844 f  decoder/ram_i_445/O
                         net (fo=3, routed)           1.208    14.052    decoder/ram_i_445_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.146    14.198 f  decoder/ram_i_436/O
                         net (fo=2, routed)           0.494    14.692    ifetch/registers_reg[27][1]_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.328    15.020 r  ifetch/ram_i_234/O
                         net (fo=1, routed)           0.670    15.690    ifetch/ram_i_234_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I1_O)        0.124    15.814 r  ifetch/ram_i_112/O
                         net (fo=2, routed)           0.514    16.329    ifetch/ram_i_112_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.453 r  ifetch/ram_i_57/O
                         net (fo=9, routed)           1.362    17.815    ifetch/ALU_Result[8]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.939 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          4.697    22.636    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.625    22.746    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.238    
                         clock uncertainty           -0.175    22.064    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.498    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.729ns  (logic 4.684ns (21.557%)  route 17.045ns (78.443%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 22.755 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          1.001    11.375    ifetch/registers_reg[27][26]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.499 f  ifetch/ram_i_622/O
                         net (fo=2, routed)           0.659    12.158    decoder/registers_reg[27][4]_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.282 f  decoder/ram_i_462/O
                         net (fo=5, routed)           0.438    12.720    decoder/ram_i_462_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.844 f  decoder/ram_i_445/O
                         net (fo=3, routed)           1.208    14.052    decoder/ram_i_445_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.146    14.198 f  decoder/ram_i_436/O
                         net (fo=2, routed)           0.494    14.692    ifetch/registers_reg[27][1]_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.328    15.020 r  ifetch/ram_i_234/O
                         net (fo=1, routed)           0.670    15.690    ifetch/ram_i_234_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I1_O)        0.124    15.814 r  ifetch/ram_i_112/O
                         net (fo=2, routed)           0.514    16.329    ifetch/ram_i_112_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.453 r  ifetch/ram_i_57/O
                         net (fo=9, routed)           1.362    17.815    ifetch/ALU_Result[8]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.939 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          4.697    22.636    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.634    22.755    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.247    
                         clock uncertainty           -0.175    22.073    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.507    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.565ns  (logic 4.688ns (21.739%)  route 16.877ns (78.261%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 22.667 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          0.717    11.091    ifetch/registers_reg[27][26]
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.215 f  ifetch/ram_i_598/O
                         net (fo=2, routed)           0.967    12.182    ifetch/registers_reg[4][2]_6
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.152    12.334 r  ifetch/ram_i_609/O
                         net (fo=3, routed)           0.468    12.802    decoder/registers_reg[27][3]_7
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.326    13.128 f  decoder/ram_i_444/O
                         net (fo=4, routed)           0.791    13.919    decoder/ram_i_444_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.043 f  decoder/ram_i_459/O
                         net (fo=1, routed)           0.832    14.875    decoder/ram_i_459_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.999 r  decoder/ram_i_252/O
                         net (fo=1, routed)           0.420    15.418    ifetch/registers_reg[27][1]_31
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.542 r  ifetch/ram_i_122/O
                         net (fo=1, routed)           0.632    16.175    ifetch/ram_i_122_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.299 r  ifetch/ram_i_60/O
                         net (fo=9, routed)           1.498    17.797    ifetch/ALU_Result[5]
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.921 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.552    22.473    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.546    22.667    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.159    
                         clock uncertainty           -0.175    21.985    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.419    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -22.473    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.565ns  (logic 4.688ns (21.739%)  route 16.877ns (78.261%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 22.672 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          0.717    11.091    ifetch/registers_reg[27][26]
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.215 f  ifetch/ram_i_598/O
                         net (fo=2, routed)           0.967    12.182    ifetch/registers_reg[4][2]_6
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.152    12.334 r  ifetch/ram_i_609/O
                         net (fo=3, routed)           0.468    12.802    decoder/registers_reg[27][3]_7
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.326    13.128 f  decoder/ram_i_444/O
                         net (fo=4, routed)           0.791    13.919    decoder/ram_i_444_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.043 f  decoder/ram_i_459/O
                         net (fo=1, routed)           0.832    14.875    decoder/ram_i_459_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.999 r  decoder/ram_i_252/O
                         net (fo=1, routed)           0.420    15.418    ifetch/registers_reg[27][1]_31
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.542 r  ifetch/ram_i_122/O
                         net (fo=1, routed)           0.632    16.175    ifetch/ram_i_122_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.299 r  ifetch/ram_i_60/O
                         net (fo=9, routed)           1.498    17.797    ifetch/ALU_Result[5]
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.921 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.552    22.473    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.551    22.672    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.164    
                         clock uncertainty           -0.175    21.990    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.424    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.424    
                         arrival time                         -22.473    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.739ns  (logic 4.688ns (21.565%)  route 17.051ns (78.435%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 22.887 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          0.717    11.091    ifetch/registers_reg[27][26]
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.215 f  ifetch/ram_i_598/O
                         net (fo=2, routed)           0.967    12.182    ifetch/registers_reg[4][2]_6
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.152    12.334 r  ifetch/ram_i_609/O
                         net (fo=3, routed)           0.468    12.802    decoder/registers_reg[27][3]_7
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.326    13.128 f  decoder/ram_i_444/O
                         net (fo=4, routed)           0.791    13.919    decoder/ram_i_444_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.043 f  decoder/ram_i_459/O
                         net (fo=1, routed)           0.832    14.875    decoder/ram_i_459_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.999 r  decoder/ram_i_252/O
                         net (fo=1, routed)           0.420    15.418    ifetch/registers_reg[27][1]_31
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.542 r  ifetch/ram_i_122/O
                         net (fo=1, routed)           0.632    16.175    ifetch/ram_i_122_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.299 r  ifetch/ram_i_60/O
                         net (fo=9, routed)           1.498    17.797    ifetch/ALU_Result[5]
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.921 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.726    22.647    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.766    22.887    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.380    
                         clock uncertainty           -0.175    22.205    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.639    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.639    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.729ns  (logic 4.684ns (21.557%)  route 17.045ns (78.443%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 22.888 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          1.001    11.375    ifetch/registers_reg[27][26]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.499 f  ifetch/ram_i_622/O
                         net (fo=2, routed)           0.659    12.158    decoder/registers_reg[27][4]_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.282 f  decoder/ram_i_462/O
                         net (fo=5, routed)           0.438    12.720    decoder/ram_i_462_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.844 f  decoder/ram_i_445/O
                         net (fo=3, routed)           1.208    14.052    decoder/ram_i_445_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.146    14.198 f  decoder/ram_i_436/O
                         net (fo=2, routed)           0.494    14.692    ifetch/registers_reg[27][1]_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.328    15.020 r  ifetch/ram_i_234/O
                         net (fo=1, routed)           0.670    15.690    ifetch/ram_i_234_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I1_O)        0.124    15.814 r  ifetch/ram_i_112/O
                         net (fo=2, routed)           0.514    16.329    ifetch/ram_i_112_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.453 r  ifetch/ram_i_57/O
                         net (fo=9, routed)           1.362    17.815    ifetch/ALU_Result[8]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.939 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          4.697    22.636    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.767    22.888    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.381    
                         clock uncertainty           -0.175    22.206    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.640    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.640    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.438ns  (logic 4.688ns (21.868%)  route 16.750ns (78.132%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.923ns = ( 22.662 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          0.717    11.091    ifetch/registers_reg[27][26]
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.215 f  ifetch/ram_i_598/O
                         net (fo=2, routed)           0.967    12.182    ifetch/registers_reg[4][2]_6
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.152    12.334 r  ifetch/ram_i_609/O
                         net (fo=3, routed)           0.468    12.802    decoder/registers_reg[27][3]_7
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.326    13.128 f  decoder/ram_i_444/O
                         net (fo=4, routed)           0.791    13.919    decoder/ram_i_444_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.043 f  decoder/ram_i_459/O
                         net (fo=1, routed)           0.832    14.875    decoder/ram_i_459_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.999 r  decoder/ram_i_252/O
                         net (fo=1, routed)           0.420    15.418    ifetch/registers_reg[27][1]_31
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.542 r  ifetch/ram_i_122/O
                         net (fo=1, routed)           0.632    16.175    ifetch/ram_i_122_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.299 r  ifetch/ram_i_60/O
                         net (fo=9, routed)           1.498    17.797    ifetch/ALU_Result[5]
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.921 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.425    22.346    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.541    22.662    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.154    
                         clock uncertainty           -0.175    21.980    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.414    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.414    
                         arrival time                         -22.346    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.498ns  (logic 4.684ns (21.788%)  route 16.814ns (78.212%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 22.763 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          1.001    11.375    ifetch/registers_reg[27][26]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.499 f  ifetch/ram_i_622/O
                         net (fo=2, routed)           0.659    12.158    decoder/registers_reg[27][4]_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.282 f  decoder/ram_i_462/O
                         net (fo=5, routed)           0.438    12.720    decoder/ram_i_462_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.844 f  decoder/ram_i_445/O
                         net (fo=3, routed)           1.208    14.052    decoder/ram_i_445_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.146    14.198 f  decoder/ram_i_436/O
                         net (fo=2, routed)           0.494    14.692    ifetch/registers_reg[27][1]_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.328    15.020 r  ifetch/ram_i_234/O
                         net (fo=1, routed)           0.670    15.690    ifetch/ram_i_234_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I1_O)        0.124    15.814 r  ifetch/ram_i_112/O
                         net (fo=2, routed)           0.514    16.329    ifetch/ram_i_112_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.453 r  ifetch/ram_i_57/O
                         net (fo=9, routed)           1.362    17.815    ifetch/ALU_Result[8]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.939 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          4.467    22.406    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.642    22.763    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.255    
                         clock uncertainty           -0.175    22.081    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.515    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                         -22.406    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.463ns  (logic 4.684ns (21.823%)  route 16.779ns (78.177%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 22.764 - 21.739 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.893     0.908    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.362 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.958     5.320    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.396     6.840    decoder/douta[8]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  decoder/p_3_out__0_carry__6_i_53/O
                         net (fo=1, routed)           0.000     6.964    decoder/p_3_out__0_carry__6_i_53_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     7.181 r  decoder/p_3_out__0_carry__6_i_27/O
                         net (fo=1, routed)           0.809     7.990    decoder/p_3_out__0_carry__6_i_27_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.289 r  decoder/p_3_out__0_carry__6_i_12/O
                         net (fo=3, routed)           0.633     8.922    decoder/read_data_1[31]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.046 f  decoder/ram_i_385/O
                         net (fo=15, routed)          1.204    10.250    decoder/ram_i_385_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  decoder/ram_i_191/O
                         net (fo=79, routed)          1.001    11.375    ifetch/registers_reg[27][26]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.499 f  ifetch/ram_i_622/O
                         net (fo=2, routed)           0.659    12.158    decoder/registers_reg[27][4]_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.282 f  decoder/ram_i_462/O
                         net (fo=5, routed)           0.438    12.720    decoder/ram_i_462_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124    12.844 f  decoder/ram_i_445/O
                         net (fo=3, routed)           1.208    14.052    decoder/ram_i_445_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.146    14.198 f  decoder/ram_i_436/O
                         net (fo=2, routed)           0.494    14.692    ifetch/registers_reg[27][1]_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.328    15.020 r  ifetch/ram_i_234/O
                         net (fo=1, routed)           0.670    15.690    ifetch/ram_i_234_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I1_O)        0.124    15.814 r  ifetch/ram_i_112/O
                         net (fo=2, routed)           0.514    16.329    ifetch/ram_i_112_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.453 r  ifetch/ram_i_57/O
                         net (fo=9, routed)           1.362    17.815    ifetch/ALU_Result[8]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.124    17.939 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          4.432    22.371    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856    20.112    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121    20.233 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634    20.867    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    21.121 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.643    22.764    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.256    
                         clock uncertainty           -0.175    22.082    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.516    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.516    
                         arrival time                         -22.371    
  -------------------------------------------------------------------
                         slack                                 -0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 decoder/registers_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.630    -0.420    decoder/clk_out1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  decoder/registers_reg[3][6]/Q
                         net (fo=3, routed)           0.123    -0.156    ifetch/registers_reg[3][6]_0[0]
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.111 r  ifetch/registers[3][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    decoder/registers_reg[3][6]_1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.905    -0.186    decoder/clk_out1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[3][6]/C
                         clock pessimism             -0.234    -0.420    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.092    -0.328    decoder/registers_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 decoder/registers_reg[28][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[28][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.563    -0.488    decoder/clk_out1
    SLICE_X51Y56         FDRE                                         r  decoder/registers_reg[28][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  decoder/registers_reg[28][10]/Q
                         net (fo=3, routed)           0.157    -0.190    ifetch/registers_reg[28][10]_0[0]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  ifetch/registers[28][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    decoder/registers_reg[28][10]_1
    SLICE_X51Y56         FDRE                                         r  decoder/registers_reg[28][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.833    -0.258    decoder/clk_out1
    SLICE_X51Y56         FDRE                                         r  decoder/registers_reg[28][10]/C
                         clock pessimism             -0.229    -0.488    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.092    -0.396    decoder/registers_reg[28][10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 decoder/registers_reg[24][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[24][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.758%)  route 0.166ns (44.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.565    -0.486    decoder/clk_out1
    SLICE_X58Y51         FDRE                                         r  decoder/registers_reg[24][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  decoder/registers_reg[24][26]/Q
                         net (fo=3, routed)           0.166    -0.156    ifetch/registers_reg[24][26]_0[1]
    SLICE_X58Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.111 r  ifetch/registers[24][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    decoder/registers_reg[24][26]_1
    SLICE_X58Y51         FDRE                                         r  decoder/registers_reg[24][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.836    -0.255    decoder/clk_out1
    SLICE_X58Y51         FDRE                                         r  decoder/registers_reg[24][26]/C
                         clock pessimism             -0.230    -0.486    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.121    -0.365    decoder/registers_reg[24][26]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[24][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[24][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.565    -0.486    decoder/clk_out1
    SLICE_X59Y52         FDRE                                         r  decoder/registers_reg[24][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  decoder/registers_reg[24][17]/Q
                         net (fo=3, routed)           0.168    -0.176    ifetch/registers_reg[24][26]_0[0]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  ifetch/registers[24][17]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    decoder/registers_reg[24][17]_0
    SLICE_X59Y52         FDRE                                         r  decoder/registers_reg[24][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.836    -0.255    decoder/clk_out1
    SLICE_X59Y52         FDRE                                         r  decoder/registers_reg[24][17]/C
                         clock pessimism             -0.230    -0.486    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.091    -0.395    decoder/registers_reg[24][17]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[20][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[20][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.565    -0.486    decoder/clk_out1
    SLICE_X59Y50         FDRE                                         r  decoder/registers_reg[20][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  decoder/registers_reg[20][26]/Q
                         net (fo=3, routed)           0.168    -0.176    ifetch/registers_reg[20][26]_0[1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  ifetch/registers[20][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    decoder/registers_reg[20][26]_1
    SLICE_X59Y50         FDRE                                         r  decoder/registers_reg[20][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.836    -0.255    decoder/clk_out1
    SLICE_X59Y50         FDRE                                         r  decoder/registers_reg[20][26]/C
                         clock pessimism             -0.230    -0.486    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.091    -0.395    decoder/registers_reg[20][26]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[27][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[27][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.633    -0.417    decoder/clk_out1
    SLICE_X63Y48         FDRE                                         r  decoder/registers_reg[27][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  decoder/registers_reg[27][11]/Q
                         net (fo=3, routed)           0.168    -0.108    ifetch/registers_reg[27][11]_0[1]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  ifetch/registers[27][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    decoder/registers_reg[27][11]_1
    SLICE_X63Y48         FDRE                                         r  decoder/registers_reg[27][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.908    -0.183    decoder/clk_out1
    SLICE_X63Y48         FDRE                                         r  decoder/registers_reg[27][11]/C
                         clock pessimism             -0.234    -0.417    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.091    -0.326    decoder/registers_reg[27][11]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.628    -0.422    decoder/clk_out1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  decoder/registers_reg[15][6]/Q
                         net (fo=3, routed)           0.168    -0.113    ifetch/registers_reg[15][6]_0[0]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.068 r  ifetch/registers[15][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    decoder/registers_reg[15][6]_1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.902    -0.189    decoder/clk_out1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[15][6]/C
                         clock pessimism             -0.233    -0.422    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.091    -0.331    decoder/registers_reg[15][6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.630    -0.420    decoder/clk_out1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  decoder/registers_reg[1][6]/Q
                         net (fo=3, routed)           0.168    -0.111    ifetch/registers_reg[1][6]_0[0]
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.066 r  ifetch/registers[1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    decoder/registers_reg[1][6]_1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.905    -0.186    decoder/clk_out1
    SLICE_X61Y44         FDRE                                         r  decoder/registers_reg[1][6]/C
                         clock pessimism             -0.234    -0.420    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.091    -0.329    decoder/registers_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.628    -0.422    decoder/clk_out1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  decoder/registers_reg[9][6]/Q
                         net (fo=3, routed)           0.170    -0.111    ifetch/registers_reg[9][6]_0[0]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.066 r  ifetch/registers[9][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    decoder/registers_reg[9][6]_1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.902    -0.189    decoder/clk_out1
    SLICE_X57Y42         FDRE                                         r  decoder/registers_reg[9][6]/C
                         clock pessimism             -0.233    -0.422    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.092    -0.330    decoder/registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[10][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.563    -0.488    decoder/clk_out1
    SLICE_X50Y56         FDRE                                         r  decoder/registers_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  decoder/registers_reg[10][10]/Q
                         net (fo=3, routed)           0.175    -0.148    ifetch/registers_reg[10][10]_0[1]
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.103 r  ifetch/registers[10][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    decoder/registers_reg[10][10]_1
    SLICE_X50Y56         FDRE                                         r  decoder/registers_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        0.833    -0.258    decoder/clk_out1
    SLICE_X50Y56         FDRE                                         r  decoder/registers_reg[10][10]/C
                         clock pessimism             -0.229    -0.488    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.120    -0.368    decoder/registers_reg[10][10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y46    decoder/registers_reg[16][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y53    decoder/registers_reg[16][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X58Y50    decoder/registers_reg[16][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y43    decoder/registers_reg[16][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X47Y47    decoder/registers_reg[16][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y47    decoder/registers_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X47Y47    decoder/registers_reg[16][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y53    decoder/registers_reg[16][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y47    decoder/registers_reg[16][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y41    decoder/registers_reg[16][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y56    ifetch/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y56    ifetch/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X56Y57    ifetch/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y57    ifetch/link_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y55    ifetch/link_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y56    ifetch/link_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y56    ifetch/link_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y57    ifetch/link_addr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y54    ifetch/link_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X56Y57    ifetch/link_addr_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.502ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.244ns (20.546%)  route 4.811ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 98.020 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.901     3.686    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503    98.020    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.428    97.592    
                         clock uncertainty           -0.199    97.393    
    SLICE_X48Y66         FDCE (Setup_fdce_C_CE)      -0.205    97.188    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 93.502    

Slack (MET) :             93.502ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.244ns (20.546%)  route 4.811ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 98.020 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.901     3.686    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503    98.020    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.428    97.592    
                         clock uncertainty           -0.199    97.393    
    SLICE_X48Y66         FDCE (Setup_fdce_C_CE)      -0.205    97.188    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 93.502    

Slack (MET) :             93.502ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.244ns (20.546%)  route 4.811ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 98.020 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.901     3.686    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503    98.020    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.428    97.592    
                         clock uncertainty           -0.199    97.393    
    SLICE_X48Y66         FDCE (Setup_fdce_C_CE)      -0.205    97.188    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 93.502    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.244ns (20.613%)  route 4.791ns (79.387%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.577     2.441    uart/inst/upg_inst/uart_wen5_out
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.565 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.101     3.666    uart/inst/upg_inst/s_axi_wdata
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.412    97.610    
                         clock uncertainty           -0.199    97.411    
    SLICE_X44Y66         FDRE (Setup_fdre_C_CE)      -0.205    97.206    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.206    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.244ns (20.613%)  route 4.791ns (79.387%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.577     2.441    uart/inst/upg_inst/uart_wen5_out
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.565 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.101     3.666    uart/inst/upg_inst/s_axi_wdata
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.412    97.610    
                         clock uncertainty           -0.199    97.411    
    SLICE_X44Y66         FDRE (Setup_fdre_C_CE)      -0.205    97.206    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         97.206    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.244ns (20.613%)  route 4.791ns (79.387%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.577     2.441    uart/inst/upg_inst/uart_wen5_out
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.565 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.101     3.666    uart/inst/upg_inst/s_axi_wdata
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.412    97.610    
                         clock uncertainty           -0.199    97.411    
    SLICE_X44Y66         FDRE (Setup_fdre_C_CE)      -0.205    97.206    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         97.206    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.837ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.244ns (21.678%)  route 4.495ns (78.322%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.577     2.441    uart/inst/upg_inst/uart_wen5_out
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.565 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.805     3.370    uart/inst/upg_inst/s_axi_wdata
    SLICE_X43Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.412    97.610    
                         clock uncertainty           -0.199    97.411    
    SLICE_X43Y66         FDRE (Setup_fdre_C_CE)      -0.205    97.206    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         97.206    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                 93.837    

Slack (MET) :             93.869ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.244ns (21.587%)  route 4.519ns (78.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.609     3.394    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.388    97.631    
                         clock uncertainty           -0.199    97.432    
    SLICE_X42Y68         FDCE (Setup_fdce_C_CE)      -0.169    97.263    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 93.869    

Slack (MET) :             93.869ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.244ns (21.587%)  route 4.519ns (78.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.609     3.394    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.388    97.631    
                         clock uncertainty           -0.199    97.432    
    SLICE_X42Y68         FDCE (Setup_fdce_C_CE)      -0.169    97.263    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 93.869    

Slack (MET) :             93.869ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.244ns (21.587%)  route 4.519ns (78.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -2.369    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.539    -0.312    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.152    -0.160 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.308     0.148    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.326     0.474 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.267     1.740    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.797     2.661    uart/inst/upg_inst/uart_wen5_out
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.785 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.609     3.394    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.388    97.631    
                         clock uncertainty           -0.199    97.432    
    SLICE_X42Y68         FDCE (Setup_fdce_C_CE)      -0.169    97.263    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 93.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.138    -0.207    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X34Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.271    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.802%)  route 0.126ns (47.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.220    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X34Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.345    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.839%)  route 0.136ns (49.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.136    -0.209    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X34Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.283    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X28Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.262    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.227    -0.490    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.415    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.783%)  route 0.160ns (53.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.160    -0.188    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.080%)  route 0.165ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.184    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.345    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.164    -0.185    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y66         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.352    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.488    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X37Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.347 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.103    -0.244    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.199    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X36Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.259    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X36Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.215    -0.475    
    SLICE_X36Y66         FDSE (Hold_fdse_C_D)         0.092    -0.383    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.185%)  route 0.104ns (35.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.488    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X37Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.347 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.104    -0.243    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X36Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.259    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X36Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.215    -0.475    
    SLICE_X36Y66         FDSE (Hold_fdse_C_D)         0.091    -0.384    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.489    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X37Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=2, routed)           0.109    -0.239    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X36Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.215    -0.476    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.091    -0.385    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X43Y68    uart/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X44Y70    uart/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X44Y70    uart/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X40Y70    uart/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y70    uart/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y70    uart/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X37Y68    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X36Y68    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5   CLK/clk__0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          531  Failing Endpoints,  Worst Slack       -1.261ns,  Total Violation     -264.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.210ns  (logic 0.670ns (9.293%)  route 6.540ns (90.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 305.260 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 297.626 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   297.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   298.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.044   300.188    ifetch/upg_done_o
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.152   300.340 r  ifetch/instmem_i_13/O
                         net (fo=15, routed)          4.496   304.836    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   302.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.100   302.820 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.640   303.460    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   303.551 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.708   305.260    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.668    
                         clock uncertainty           -0.319   304.349    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774   303.575    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.575    
                         arrival time                        -304.836    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.340ns  (logic 0.642ns (8.746%)  route 6.698ns (91.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 805.372 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.257   800.401    decoder/upg_done_o
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124   800.525 r  decoder/ram_i_33/O
                         net (fo=4, routed)           4.441   804.967    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.642   805.372    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.780    
                         clock uncertainty           -0.319   804.461    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   803.724    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.724    
                         arrival time                        -804.967    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.255ns  (logic 0.642ns (8.849%)  route 6.613ns (91.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 805.372 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.514    decoder/upg_done_o
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124   800.638 r  decoder/ram_i_27/O
                         net (fo=4, routed)           4.243   804.881    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.642   805.372    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.780    
                         clock uncertainty           -0.319   804.461    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   803.724    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.724    
                         arrival time                        -804.881    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.237ns  (logic 0.642ns (8.871%)  route 6.595ns (91.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 805.359 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.356   800.500    decoder/upg_done_o
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.124   800.624 r  decoder/ram_i_28/O
                         net (fo=4, routed)           4.239   804.863    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.630   805.360    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.768    
                         clock uncertainty           -0.319   804.449    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737   803.712    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.712    
                         arrival time                        -804.863    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.373ns  (logic 0.642ns (8.707%)  route 6.731ns (91.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 805.496 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.195   800.339    decoder/upg_done_o
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.124   800.463 r  decoder/ram_i_25/O
                         net (fo=4, routed)           4.536   804.999    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.766   805.496    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.904    
                         clock uncertainty           -0.319   804.585    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   803.848    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.848    
                         arrival time                        -804.999    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.412ns  (logic 0.642ns (8.662%)  route 6.770ns (91.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 805.365 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.044   800.188    ifetch/upg_done_o
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124   800.312 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.726   805.038    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.635   805.365    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.773    
                         clock uncertainty           -0.319   804.454    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   803.888    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.888    
                         arrival time                        -805.038    
  -------------------------------------------------------------------
                         slack                                 -1.150    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.054ns  (logic 0.635ns (9.003%)  route 6.419ns (90.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 305.268 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 297.626 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   297.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   298.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.732   299.876    ifetch/upg_done_o
    SLICE_X56Y57         LUT4 (Prop_lut4_I2_O)        0.117   299.993 r  ifetch/instmem_i_5/O
                         net (fo=15, routed)          4.686   304.680    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clk (IN)
                         net (fo=0)                   0.000   304.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   302.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.100   302.820 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.640   303.460    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   303.551 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.716   305.268    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.676    
                         clock uncertainty           -0.319   304.357    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.773   303.584    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.584    
                         arrival time                        -304.680    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.238ns  (logic 0.642ns (8.870%)  route 6.596ns (91.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 805.276 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.044   800.188    ifetch/upg_done_o
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124   800.312 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.552   804.864    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.546   805.276    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.684    
                         clock uncertainty           -0.319   804.365    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   803.799    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.799    
                         arrival time                        -804.864    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.238ns  (logic 0.642ns (8.870%)  route 6.596ns (91.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 805.281 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.044   800.188    ifetch/upg_done_o
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124   800.312 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          4.552   804.864    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.551   805.281    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.689    
                         clock uncertainty           -0.319   804.370    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   803.804    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.804    
                         arrival time                        -804.864    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.438ns  (logic 0.642ns (8.631%)  route 6.796ns (91.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 805.496 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 797.626 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617   797.626    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.518   798.144 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.784   799.929    ifetch/upg_done_o
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.124   800.053 r  ifetch/ram_i_8/O
                         net (fo=15, routed)          5.012   805.064    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk (IN)
                         net (fo=0)                   0.000   804.348    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.856   802.720    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.121   802.841 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.634   803.476    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   803.730 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.766   805.496    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.904    
                         clock uncertainty           -0.319   804.585    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   804.019    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.019    
                         arrival time                        -805.064    
  -------------------------------------------------------------------
                         slack                                 -1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.209ns (7.493%)  route 2.580ns (92.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.494    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.330 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.392     1.062    ifetch/upg_done_o
    SLICE_X63Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.107 r  ifetch/instmem_i_30/O
                         net (fo=4, routed)           1.189     2.295    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010    -0.080    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.056    -0.024 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.302     0.278    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.307 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.257    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.346    
                         clock uncertainty            0.319     1.665    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.961    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.518ns (10.852%)  route 4.255ns (89.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    -5.200 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    -3.575    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    -1.987    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.418    -1.569 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.281     0.712    ifetch/upg_done_o
    SLICE_X63Y55         LUT3 (Prop_lut3_I1_O)        0.100     0.812 r  ifetch/instmem_i_28/O
                         net (fo=4, routed)           1.974     2.786    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064    -1.927    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    -1.803 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.722    -1.081    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.985 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          1.843     0.858    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592     1.450    
                         clock uncertainty            0.319     1.768    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.667     2.435    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.930ns  (logic 0.209ns (7.134%)  route 2.721ns (92.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 501.365 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 499.506 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   499.506    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164   499.670 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.844   500.514    decoder/upg_done_o
    SLICE_X61Y53         LUT4 (Prop_lut4_I2_O)        0.045   500.559 r  decoder/ram_i_18/O
                         net (fo=4, routed)           1.877   502.436    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010   499.920    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.057   499.977 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.311   500.288    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.395 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          0.970   501.365    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.454    
                         clock uncertainty            0.319   501.773    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   502.069    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.069    
                         arrival time                         502.436    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.847ns  (logic 0.209ns (7.340%)  route 2.638ns (92.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 501.274 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 499.506 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   499.506    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164   499.670 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.432   501.102    decoder/upg_done_o
    SLICE_X60Y50         LUT4 (Prop_lut4_I2_O)        0.045   501.147 r  decoder/ram_i_22/O
                         net (fo=4, routed)           1.206   502.354    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010   499.920    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.057   499.977 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.311   500.288    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.395 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          0.879   501.274    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.363    
                         clock uncertainty            0.319   501.682    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.978    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.978    
                         arrival time                         502.354    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        5.072ns  (logic 0.518ns (10.213%)  route 4.554ns (89.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 501.131 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.987ns = ( 498.013 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   494.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496   498.013    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.418   498.431 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.346   500.777    decoder/upg_done_o
    SLICE_X62Y51         LUT4 (Prop_lut4_I2_O)        0.100   500.877 r  decoder/ram_i_20/O
                         net (fo=4, routed)           2.207   503.084    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   502.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   494.208 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   495.913    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   496.009 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064   498.073    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.150   498.223 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.713   498.936    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   499.234 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.897   501.131    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   501.723    
                         clock uncertainty            0.319   502.042    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.667   502.709    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.709    
                         arrival time                         503.084    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        4.913ns  (logic 0.518ns (10.544%)  route 4.395ns (89.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns = ( 500.972 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.987ns = ( 498.013 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   494.800 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496   498.013    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.418   498.431 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.030   500.461    decoder/upg_done_o
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.100   500.561 r  decoder/ram_i_48/O
                         net (fo=1, routed)           2.364   502.926    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X2Y28         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   502.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   494.208 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   495.913    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   496.009 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        2.064   498.073    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.150   498.223 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.713   498.936    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   499.234 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          1.738   500.972    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.592   501.564    
                         clock uncertainty            0.319   501.883    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.667   502.550    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -502.550    
                         arrival time                         502.926    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.883ns  (logic 0.209ns (7.249%)  route 2.674ns (92.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 501.304 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 499.506 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   499.506    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164   499.670 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.202   500.873    decoder/upg_done_o
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.045   500.918 r  decoder/ram_i_46/O
                         net (fo=1, routed)           1.472   502.389    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010   499.920    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.057   499.977 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.311   500.288    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.395 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          0.909   501.304    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.393    
                         clock uncertainty            0.319   501.712    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   502.008    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.008    
                         arrival time                         502.389    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.209ns (7.317%)  route 2.647ns (92.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.494    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.330 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.440     1.110    ifetch/upg_done_o
    SLICE_X62Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.155 r  ifetch/instmem_i_33/O
                         net (fo=4, routed)           1.208     2.363    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010    -0.080    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.056    -0.024 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.302     0.278    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.307 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          0.968     1.275    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.364    
                         clock uncertainty            0.319     1.683    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.979    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.209ns (7.493%)  route 2.580ns (92.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.494    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.330 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.748     0.419    ifetch/upg_done_o
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.464 r  ifetch/instmem_i_43/O
                         net (fo=4, routed)           1.832     2.296    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010    -0.080    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.056    -0.024 r  CLK/instmem_i_1/O
                         net (fo=1, routed)           0.302     0.278    CLK/PC_reg[28]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.307 r  CLK/PC_reg[28]_BUFG_inst/O
                         net (fo=32, routed)          0.895     1.202    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.291    
                         clock uncertainty            0.319     1.610    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.906    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.899ns  (logic 0.209ns (7.209%)  route 2.690ns (92.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 501.309 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 499.506 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   499.506    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.164   499.670 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.329   500.999    decoder/upg_done_o
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.045   501.044 r  decoder/ram_i_40/O
                         net (fo=4, routed)           1.361   502.405    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1080, routed)        1.010   499.920    CLK/clk_out1
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.057   499.977 r  CLK/ram_i_1/O
                         net (fo=1, routed)           0.311   500.288    CLK/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.395 r  CLK/clka_BUFG_inst/O
                         net (fo=32, routed)          0.914   501.309    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.398    
                         clock uncertainty            0.319   501.717    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   502.013    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.013    
                         arrival time                         502.405    
  -------------------------------------------------------------------
                         slack                                  0.392    





