# Hardware Pooling Designs for CNNs on FPGA 
## **ES 204: Digital Systems Project**

## Team Members

### Arjun Anand Mallya

- Roll No: 23110039
- Github ID: ArjunAnandMallya

### Vivek Raj

- Roll No: 23110362
- Github ID: VivekRaj2005


## Links

- **Github Repo Link**: <a href="https://github.com/ArjunAnandMallya/Digital-Systems-Project">https://github.com/ArjunAnandMallya/Digital-Systems-Project</a>

- **Video Link**: <a href="https://iitgnacin-my.sharepoint.com/:v:/g/personal/23110362_iitgn_ac_in/EUyYeVOFENZLgfJCnyZZixEBjRhKEr3Et0tte__TPPp3IQ?nav=eyJyZWZlcnJhbEluZm8iOnsicmVmZXJyYWxBcHAiOiJPbmVEcml2ZUZvckJ1c2luZXNzIiwicmVmZXJyYWxBcHBQbGF0Zm9ybSI6IldlYiIsInJlZmVycmFsTW9kZSI6InZpZXciLCJyZWZlcnJhbFZpZXciOiJNeUZpbGVzTGlua0NvcHkifX0&e=Bh1bHk ">Video Link</a>

## Final Hardware Pipeline

![image](https://github.com/user-attachments/assets/051b691f-6eb5-4a85-ba25-90a40c56b892)


## Hardware Implemetation

![alt text](Doc/image-1.png)

# Pooling

## Visualisation of Pooling

![alt text](Doc/image-2.png)

## MAX Pooling

![alt text](Doc/image-3.png)

## Absolute Maximum Deviation Pooling

![alt text](Doc/image-4.png)

## Binary Weighted Absolute Deviation

![alt text](Doc/image-5.png)

## Absolute Average Deviation

![alt text](Doc/image-6.png)

## Utilisation Metrics

![alt text](Doc/image-8.png)

# BRAM Contol Flow

![alt text](Doc/image-7.png)

# UART Control Flow

![image](https://github.com/user-attachments/assets/56ec665d-cf04-42e1-b01c-fc7c0c1e1cc7)


# Power Utilisation

![alt text](Doc/image-10.png)











