<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3` writer"><title>W in esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s3/index.html">esp32s3</a><span class="version">0.24.0</span></h2></div><h2 class="location"><a href="#">W</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.bits">bits</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_0">core_x_iram0_sram_line_1_category_0</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_1">core_x_iram0_sram_line_1_category_1</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_2">core_x_iram0_sram_line_1_category_2</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_3">core_x_iram0_sram_line_1_category_3</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_4">core_x_iram0_sram_line_1_category_4</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_5">core_x_iram0_sram_line_1_category_5</a></li><li><a href="#method.core_x_iram0_sram_line_1_category_6">core_x_iram0_sram_line_1_category_6</a></li><li><a href="#method.core_x_iram0_sram_line_1_splitaddr">core_x_iram0_sram_line_1_splitaddr</a></li></ul></section><h2><a href="index.html">In esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s3/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32s3</a>::<wbr><a href="../index.html">sensitive</a>::<wbr><a href="index.html">core_x_iram0_dram0_dma_split_line_constrain_3</a>::<wbr><a class="type" href="#">W</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#4">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type esp32s3::generic::W">W</a>&lt;<a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CCORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#124-207">source</a><a href="#impl-W%3CCORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_0" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#128-133">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_0" class="fn">core_x_iram0_sram_line_1_category_0</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 0:1 - category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_1" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#137-142">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_1" class="fn">core_x_iram0_sram_line_1_category_1</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 2:3 - category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_2" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#146-151">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_2" class="fn">core_x_iram0_sram_line_1_category_2</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 4:5 - category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_3" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#155-160">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_3" class="fn">core_x_iram0_sram_line_1_category_3</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 6:7 - category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_4" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#164-169">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_4" class="fn">core_x_iram0_sram_line_1_category_4</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 8:9 - category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_5" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#173-178">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_5" class="fn">core_x_iram0_sram_line_1_category_5</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 10:11 - category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_category_6" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#182-187">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_category_6" class="fn">core_x_iram0_sram_line_1_category_6</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6_W">CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 12:13 - category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.core_x_iram0_sram_line_1_splitaddr" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#191-196">source</a><h4 class="code-header">pub fn <a href="#method.core_x_iram0_sram_line_1_splitaddr" class="fn">core_x_iram0_sram_line_1_splitaddr</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_W.html" title="type esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_W">CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_W</a>&lt;'_, <a class="struct" href="struct.CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC.html" title="struct esp32s3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3::CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC">CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 14:21 - splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/esp32s3/sensitive/core_x_iram0_dram0_dma_split_line_constrain_3.rs.html#203-206">source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: u32) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a href="#safety">Safety</a></h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>