// Code your testbench here
// or browse Examples
module day13_tb();
  reg [4:0] in;
  reg reset;
  wire [31:0] out;
  integer i;
  day14 DUT(in,out,reset);
  initial 
    begin
      $monitor("out = %b",out);
      reset = 1'b1;
      #5 reset = 1'b0;
      for(i =0;i<32;i=i+1)
        begin
          in = i;
          #5;
        end
    end
  initial 
    begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
    end
  
endmodule
