#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 26 01:29:29 2022
# Process ID: 14460
# Current directory: E:/Study/vivado_project/new/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13432 E:\Study\vivado_project\new\FPGA\adda_lcd.xpr
# Log file: E:/Study/vivado_project/new/FPGA/vivado.log
# Journal file: E:/Study/vivado_project/new/FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Study/vivado_project/new/FPGA/adda_lcd.xpr
INFO: [Project 1-313] Project file moved from 'E:/BaiduNetDiskdownload/adda_hdmi_test' since last save.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Study/vivado_project/Study/vivado_project/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin.coe', nor could it be found using path 'E:/Study/vivado_project/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin.coe'.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/video_define.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe' instead.
WARNING: [Project 1-312] File not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc' instead.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'E:/Study/vivado_project/new/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files'; using path 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Study/vivado_project/new/FPGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 837.301 ; gain = 218.055
update_compile_order -fileset sources_1
reset_run sin_rom_synth_1
launch_runs sin_rom_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sin_rom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'sin_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'sin_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'sin_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 


INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe' provided. It will be converted relative to IP Instance files '../../../../an108_adda_lcd.srcs/sources_1/saw8192.coe'
set_property -dict [list CONFIG.Coe_File {E:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe}] [get_ips sin_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe' provided. It will be converted relative to IP Instance files '../../../../../../Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe'
generate_target all [get_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sin_rom'...
export_ip_user_files -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci] -no_script -sync -force -quiet
launch_runs -jobs 6 sin_rom_synth_1
[Sat Feb 26 01:31:11 2022] Launched sin_rom_synth_1...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/sin_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci] -directory E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files -ipstatic_source_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/modelsim} {questa=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/questa} {riviera=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/riviera} {activehdl=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/tri9182.coe' provided. It will be converted relative to IP Instance files '../../../../an108_adda_lcd.srcs/sources_1/tri9182.coe'
set_property -dict [list CONFIG.Coe_File {E:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/tri9182.coe}] [get_ips tri_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/tri9182.coe' provided. It will be converted relative to IP Instance files '../../../../../../Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/tri9182.coe'
generate_target all [get_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tri_rom'...
export_ip_user_files -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci] -no_script -sync -force -quiet
reset_run tri_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Study/vivado_project/new/FPGA/adda_lcd.runs/tri_rom_synth_1

launch_runs -jobs 6 tri_rom_synth_1
[Sat Feb 26 01:32:15 2022] Launched tri_rom_synth_1...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/tri_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.xci] -directory E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files -ipstatic_source_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/modelsim} {questa=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/questa} {riviera=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/riviera} {activehdl=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe' provided. It will be converted relative to IP Instance files '../../../../an108_adda_lcd.srcs/sources_1/saw8192.coe'
set_property -dict [list CONFIG.Coe_File {E:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe}] [get_ips saw_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe' provided. It will be converted relative to IP Instance files '../../../../../../Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/saw8192.coe'
generate_target all [get_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'saw_rom'...
export_ip_user_files -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci] -no_script -sync -force -quiet
reset_run saw_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1

launch_runs -jobs 6 saw_rom_synth_1
[Sat Feb 26 01:33:10 2022] Launched saw_rom_synth_1...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.xci] -directory E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files -ipstatic_source_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/modelsim} {questa=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/questa} {riviera=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/riviera} {activehdl=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run saw_rom_synth_1
[Sat Feb 26 01:33:24 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:33:29 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:33:34 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:33:39 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:33:49 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:34:00 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:34:10 2022] Waiting for saw_rom_synth_1 to finish...
[Sat Feb 26 01:34:20 2022] Waiting for saw_rom_synth_1 to finish...

*** Running vivado
    with args -log saw_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source saw_rom.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source saw_rom.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Study/vivado_project/new/FPGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top saw_rom -part xc7a35tfgg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 469.352 ; gain = 102.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'saw_rom' [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/synth/saw_rom.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: saw_rom.mif - type: string 
	Parameter C_INIT_FILE bound to: saw_rom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.326399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/synth/saw_rom.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'saw_rom' (11#1) [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/synth/saw_rom.vhd:68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 736.285 ; gain = 369.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 736.285 ; gain = 369.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 736.285 ; gain = 369.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.965 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 783.434 ; gain = 1.469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 783.434 ; gain = 416.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 783.434 ; gain = 416.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 783.434 ; gain = 416.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 783.434 ; gain = 416.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 783.434 ; gain = 416.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 849.445 ; gain = 482.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 849.520 ; gain = 482.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT3       |    10|
|3     |RAMB36E1   |     1|
|4     |RAMB36E1_1 |     1|
|5     |FDRE       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+----------------------------------------------+------+
|      |Instance                                     |Module                                        |Cells |
+------+---------------------------------------------+----------------------------------------------+------+
|1     |top                                          |                                              |    16|
|2     |  U0                                         |blk_mem_gen_v8_4_2                            |    16|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                      |    16|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                               |    16|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                      |    16|
|6     |          \bindec_a.bindec_inst_a            |bindec                                        |     2|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                               |    12|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                        |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                 |     1|
|10    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0        |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0 |     1|
+------+---------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 859.105 ; gain = 445.094
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 859.105 ; gain = 492.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 869.969 ; gain = 514.621
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Study/vivado_project/new/FPGA/adda_lcd.runs/saw_rom_synth_1/saw_rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file saw_rom_utilization_synth.rpt -pb saw_rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 01:34:24 2022...
[Sat Feb 26 01:34:25 2022] saw_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1161.066 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.363 ; gain = 19.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'video_pll' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_pll' (1#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adda_pll' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adda_pll' (2#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sin_rom' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/sin_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sin_rom' (3#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/sin_rom_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (13) of module 'sin_rom' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:110]
INFO: [Synth 8-6157] synthesizing module 'tri_rom' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/tri_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_rom' (4#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/tri_rom_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (13) of module 'tri_rom' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:117]
INFO: [Synth 8-6157] synthesizing module 'saw_rom' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/saw_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'saw_rom' (5#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/saw_rom_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (13) of module 'saw_rom' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:124]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v:2]
	Parameter H_ACTIVE bound to: 16'b0000010100000000 
	Parameter H_FP bound to: 16'b0000000001101110 
	Parameter H_SYNC bound to: 16'b0000000000101000 
	Parameter H_BP bound to: 16'b0000000011011100 
	Parameter V_ACTIVE bound to: 16'b0000001011010000 
	Parameter V_FP bound to: 16'b0000000000000101 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000010100 
	Parameter HS_POL bound to: 1'b1 
	Parameter VS_POL bound to: 1'b1 
	Parameter H_TOTAL bound to: 16'b0000011001110010 
	Parameter V_TOTAL bound to: 16'b0000001011101110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element active_x_reg was removed.  [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v:187]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (6#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (7#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'grid_display' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:1]
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (8#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:1]
INFO: [Synth 8-6155] done synthesizing module 'grid_display' (9#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'ad9280_sample' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_SAMPLE bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_data_d1_reg was removed.  [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ad9280_sample' (10#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'ad9280_sample' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:179]
INFO: [Synth 8-6157] synthesizing module 'wav_display' [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'dpram2048x8' [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dpram2048x8' (11#1) [E:/Study/vivado_project/new/FPGA/.Xil/Vivado-14460-Colourful/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wav_display' (12#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:1]
WARNING: [Synth 8-3331] design wav_display has unconnected port adc_buf_addr[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.773 ; gain = 56.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.773 ; gain = 56.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.773 ; gain = 56.707
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.dcp' for cell 'video_pll'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.dcp' for cell 'adda_pll'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.dcp' for cell 'sin_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/tri_rom/tri_rom.dcp' for cell 'tri_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/saw_rom/saw_rom.dcp' for cell 'saw_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/dpram2048x8/dpram2048x8.dcp' for cell 'wav_display/buffer'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll_board.xdc] for cell 'adda_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll_board.xdc] for cell 'adda_pll/inst'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xdc] for cell 'adda_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll.xdc] for cell 'adda_pll/inst'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll/inst'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xdc] for cell 'video_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll.xdc] for cell 'video_pll/inst'
Parsing XDC File [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'TMDS_data_p[0]' of a differential pair cannot be placed on a negative package pin 'V20' (IOBS). [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'TMDS_data_p[1]' of a differential pair cannot be placed on a negative package pin 'T20' (IOBS). [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'G19' is not a valid site or package pin name. [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'J18' is not a valid site or package pin name. [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: 'L17' is not a valid site or package pin name. [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc:32]
Finished Parsing XDC File [E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc]
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll_late.xdc] for cell 'adda_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/adda_pll/adda_pll_late.xdc] for cell 'adda_pll/inst'
Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll_late.xdc] for cell 'video_pll/inst'
Finished Parsing XDC File [e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/video_pll/video_pll_late.xdc] for cell 'video_pll/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1371.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.098 ; gain = 258.031
41 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.098 ; gain = 258.031
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sat Feb 26 01:35:14 2022] Launched synth_2...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/synth_2/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/sin8192.coe' provided. It will be converted relative to IP Instance files '../../../../an108_adda_lcd.srcs/sources_1/sin8192.coe'
set_property -dict [list CONFIG.Coe_File {E:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/sin8192.coe}] [get_ips sin_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/sin8192.coe' provided. It will be converted relative to IP Instance files '../../../../../../Study/vivado_project/new/FPGA/an108_adda_lcd.srcs/sources_1/sin8192.coe'
generate_target all [get_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sin_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sin_rom'...
export_ip_user_files -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci] -no_script -sync -force -quiet
reset_run sin_rom_synth_1
launch_runs -jobs 6 sin_rom_synth_1
[Sat Feb 26 01:37:38 2022] Launched sin_rom_synth_1...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/sin_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/sin_rom/sin_rom.xci] -directory E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files -ipstatic_source_dir E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/modelsim} {questa=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/questa} {riviera=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/riviera} {activehdl=E:/Study/vivado_project/new/FPGA/adda_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Study/vivado_project/new/FPGA/adda_lcd.runs/synth_2

launch_runs synth_2 -jobs 6
[Sat Feb 26 01:38:03 2022] Launched sin_rom_synth_1...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/sin_rom_synth_1/runme.log
[Sat Feb 26 01:38:03 2022] Launched synth_2...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/synth_2/runme.log
export_ip_user_files -of_objects  [get_files E:/Study/vivado_project/Study/vivado_project/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin.coe] -no_script -reset -force -quiet
remove_files  E:/Study/vivado_project/Study/vivado_project/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin.coe
export_ip_user_files -of_objects  [get_files e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/saw8192.coe] -no_script -reset -force -quiet
remove_files  e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/saw8192.coe
export_ip_user_files -of_objects  [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe] -no_script -reset -force -quiet
remove_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe
remove_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe
WARNING: [Vivado 12-818] No files matched 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sawtooth_wave.coe'
export_ip_user_files -of_objects  [get_files e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin8192.coe] -no_script -reset -force -quiet
remove_files  e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin8192.coe
export_ip_user_files -of_objects  [get_files e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/tri9182.coe] -no_script -reset -force -quiet
remove_files  e:/BaiduNetDiskdownload/adda_hdmi_test/an108_adda_lcd.srcs/sources_1/tri9182.coe
export_ip_user_files -of_objects  [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe] -no_script -reset -force -quiet
remove_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe
remove_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe
WARNING: [Vivado 12-818] No files matched 'E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/sin512.coe'
export_ip_user_files -of_objects  [get_files E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe] -no_script -reset -force -quiet
remove_files  E:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/triangular_wave.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sat Feb 26 01:42:03 2022] Launched synth_2...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/synth_2/runme.log
launch_runs impl_2 -jobs 6
[Sat Feb 26 01:42:44 2022] Launched impl_2...
Run output will be captured here: E:/Study/vivado_project/new/FPGA/adda_lcd.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 01:45:33 2022...
