#Timing report of worst 35 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_27.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_27.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_26.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 3
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000    14.249
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    15.554
delay_dff_Q_4.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 4
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_6.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 5
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_20.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 6
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_21.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 7
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_23.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 8
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_24.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 9
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                  0.000    14.249
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                   1.305    15.554
delay_dff_Q_25.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 10
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_22.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 11
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_7.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 12
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_9.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 13
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_10.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 14
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_14.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 15
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_15.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 16
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_17.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 17
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_18.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 18
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_19.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 19
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_16.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 20
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                     0.000    14.249
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.305    15.554
delay_dff_Q_28.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 21
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_3.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_5.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 23
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_8.QD[0] (Q_FRAG)                                                      0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 24
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_11.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_12.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 26
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                   0.000    14.249
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                    1.305    15.554
delay_dff_Q_13.QD[0] (Q_FRAG)                                                     0.000    15.555
data arrival time                                                                          15.555

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                   0.105     0.105
data required time                                                                          0.105
-------------------------------------------------------------------------------------------------
data required time                                                                          0.105
data arrival time                                                                         -15.555
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -15.449


#Path 27
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mclk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                    0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     4.290
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     6.281
delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                        0.000     7.587
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         1.437     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                        0.000     9.024
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                         1.305    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                        0.000    10.329
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                         1.462    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    11.792
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      0.000    13.254
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    14.249
mclk_dffe_Q.QEN[0] (Q_FRAG)                                                       0.000    14.249
data arrival time                                                                          14.249

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                                       0.000     0.000
clock uncertainty                                                                 0.000     0.000
cell setup time                                                                  -0.591    -0.591
data required time                                                                         -0.591
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.591
data arrival time                                                                         -14.249
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -14.840


#Path 28
Startpoint: q2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d0_dff_Q.QD[0] (Q_FRAG clocked by d0_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q2.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q2.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q2.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                            0.000    10.958
q2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                             1.462    12.420
d0_dff_Q.QD[0] (Q_FRAG)                                                      0.000    12.420
data arrival time                                                                     12.420

clock d0_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d0_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d0_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                            0.000     0.000
cell setup time                                                              0.105     0.105
data required time                                                                     0.105
--------------------------------------------------------------------------------------------
data required time                                                                     0.105
data arrival time                                                                    -12.420
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -12.315


#Path 29
Startpoint: mclk_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:cl.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
mclk_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$helloworldfpga.cl.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.cl.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:cl.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                     11.510

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -11.510
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -11.510


#Path 30
Startpoint: d2_dff_Q.QZ[0] (Q_FRAG clocked by d2_dff_Q_CLK)
Endpoint  : out:d2.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d2_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d2_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
d2_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.d2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.d2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d2.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                     11.510

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -11.510
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -11.510


#Path 31
Startpoint: d1_dff_Q.QZ[0] (Q_FRAG clocked by d1_dff_Q_CLK)
Endpoint  : out:d1.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d1_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d1_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
d1_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.d1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.d1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d1.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                     11.510

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -11.510
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -11.510


#Path 32
Startpoint: d0_dff_Q.QZ[0] (Q_FRAG clocked by d0_dff_Q_CLK)
Endpoint  : out:d0.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d0_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d0_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d0_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
d0_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.d0.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.d0.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d0.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                     11.510

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -11.510
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -11.510


#Path 33
Startpoint: q0.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d1_dff_Q.QD[0] (Q_FRAG clocked by d1_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q0.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q0.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q0.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
d1_dff_Q.QD[0] (Q_FRAG)                                                      0.000    10.958
data arrival time                                                                     10.958

clock d1_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d1_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                            0.000     0.000
cell setup time                                                              0.105     0.105
data required time                                                                     0.105
--------------------------------------------------------------------------------------------
data required time                                                                     0.105
data arrival time                                                                    -10.958
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -10.853


#Path 34
Startpoint: q1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d2_dff_Q.QD[0] (Q_FRAG clocked by d2_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q1.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
d2_dff_Q.QD[0] (Q_FRAG)                                                      0.000    10.958
data arrival time                                                                     10.958

clock d2_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d2_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                            0.000     0.000
cell setup time                                                              0.105     0.105
data required time                                                                     0.105
--------------------------------------------------------------------------------------------
data required time                                                                     0.105
data arrival time                                                                    -10.958
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -10.853


#Path 35
Startpoint: mclk_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mclk_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
mclk_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
mclk_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       0.000     1.701
mclk_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612     2.313
mclk_dffe_Q.QD[0] (Q_FRAG)                                       0.000     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -2.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.208


#End of timing report
