Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 12 11:43:07 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_methodology -file n_bit_LFSR_methodology_drc_routed.rpt -pb n_bit_LFSR_methodology_drc_routed.pb -rpx n_bit_LFSR_methodology_drc_routed.rpx
| Design       : n_bit_LFSR
| Device       : xc7a35tcpg236-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 5
+-----------+------------------+-----------------------------+--------+
| Rule      | Severity         | Description                 | Checks |
+-----------+------------------+-----------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 5      |
+-----------+------------------+-----------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin DFF_first/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin DFFs[0].DFF/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin DFFs[0].DFF/Q_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin DFFs[1].DFF/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin DFFs[2].DFF/Q_reg/C is not reached by a timing clock
Related violations: <none>


