/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [10:0] _04_;
  wire [30:0] _05_;
  wire [5:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [40:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [37:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [54:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[5] | celloutsig_0_0z[4];
  assign celloutsig_0_65z = celloutsig_0_8z[5] | celloutsig_0_29z;
  assign celloutsig_1_2z = celloutsig_1_1z[1] | in_data[139];
  assign celloutsig_0_9z = celloutsig_0_8z[2] | in_data[32];
  assign celloutsig_0_12z = celloutsig_0_11z[0] | _01_;
  assign celloutsig_0_20z = celloutsig_0_14z[0] | celloutsig_0_8z[2];
  assign celloutsig_0_33z = celloutsig_0_5z[3:1] + { celloutsig_0_0z[3:2], celloutsig_0_29z };
  assign celloutsig_0_64z = celloutsig_0_40z[13:3] + { _03_[2], _02_, _04_[8:1], _00_ };
  assign celloutsig_1_7z = celloutsig_1_0z[3:0] + celloutsig_1_4z[7:4];
  assign celloutsig_1_8z = { celloutsig_1_4z[8:3], celloutsig_1_0z, celloutsig_1_0z } + in_data[188:173];
  assign celloutsig_1_9z = { celloutsig_1_4z[6], celloutsig_1_0z } + { celloutsig_1_6z[19:15], celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_3z + { celloutsig_1_13z[0], celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_2z[8:3] + { in_data[86:82], celloutsig_0_4z };
  assign celloutsig_0_16z = in_data[57:48] + celloutsig_0_10z[12:3];
  assign celloutsig_0_26z = in_data[50:39] + { celloutsig_0_11z[31:24], celloutsig_0_22z };
  reg [5:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _22_ <= 6'h00;
    else _22_ <= in_data[72:67];
  assign { _01_, _06_[4:0] } = _22_;
  reg [30:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _23_ <= 31'h00000000;
    else _23_ <= { celloutsig_0_2z[7:4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _05_[30:26], _03_[2], _02_, _04_[8:1], _00_, _05_[14:0] } = _23_;
  assign celloutsig_0_29z = celloutsig_0_21z[5:2] === celloutsig_0_8z[4:1];
  assign celloutsig_1_0z = in_data[109:105] % { 1'h1, in_data[132:129] };
  assign celloutsig_1_18z = celloutsig_1_14z % { 1'h1, celloutsig_1_7z[2], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_1z[12:0] % { 1'h1, celloutsig_0_1z[7:1], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z[12], celloutsig_0_8z } % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_40z = { celloutsig_0_31z[6:1], celloutsig_0_31z } % { 1'h1, celloutsig_0_16z[5:1], _01_, _06_[4:0], celloutsig_0_33z };
  assign celloutsig_1_1z = in_data[182:179] % { 1'h1, in_data[155:153] };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[8:6] % { 1'h1, in_data[97:96] };
  assign celloutsig_1_6z = { celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[177:124] };
  assign celloutsig_0_14z = in_data[24:20] % { 1'h1, celloutsig_0_11z[30:28], celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_16z[8:6], celloutsig_0_20z } % { 1'h1, celloutsig_0_16z[5:3] };
  assign celloutsig_0_0z = ~ in_data[26:22];
  assign celloutsig_0_1z = ~ in_data[92:76];
  assign celloutsig_0_15z = ~ celloutsig_0_11z[14:4];
  assign celloutsig_0_21z = ~ celloutsig_0_19z[7:2];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[167:163], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[170:155], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z } ^ { celloutsig_1_6z[23:11], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_10z[9:7], celloutsig_1_3z } ^ { celloutsig_1_7z[2:0], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_1z[11:0] ^ { _03_[2], _02_, _04_[8:1], _00_, _05_[14] };
  assign celloutsig_0_11z = { celloutsig_0_1z[13:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } ^ { celloutsig_0_1z[15:13], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[72:62] ^ in_data[67:57];
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_12z } ^ { celloutsig_0_11z[2], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_4z, _01_, _06_[4:0], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_16z[8:0] ^ celloutsig_0_26z[11:3];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[64]) celloutsig_0_5z = { celloutsig_0_2z[6:2], celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_1_19z = 9'h000;
    else if (!clkin_data[96]) celloutsig_1_19z = celloutsig_1_8z[10:2];
  assign _03_[1] = _02_;
  assign { _04_[10:9], _04_[0] } = { _03_[2], _02_, _00_ };
  assign _05_[25:15] = { _03_[2], _02_, _04_[8:1], _00_ };
  assign _06_[5] = _01_;
  assign { out_data[134:128], out_data[104:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
