
../repos/prog2/2.2:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	1051c <abort@plt+0x3c>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <printf@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <printf@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r0, r1, r8, lsr #23

0001045c <printf@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #16, 20	; 0x10000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <free@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #16, 20	; 0x10000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <fgets@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #16, 20	; 0x10000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <getchar@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #16, 20	; 0x10000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <realloc@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #16, 20	; 0x10000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <strcpy@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #16, 20	; 0x10000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <malloc@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #16, 20	; 0x10000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__libc_start_main@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #16, 20	; 0x10000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <scanf@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #16, 20	; 0x10000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__gmon_start__@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #16, 20	; 0x10000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <strlen@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #16, 20	; 0x10000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #16, 20	; 0x10000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104ec <.text>:
   104ec:	bleq	4c630 <stdin@@GLIBC_2.4+0x2b5e8>
   104f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   104f4:	strbtmi	fp, [sl], -r2, lsl #24
   104f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   104fc:			; <UNDEFINED> instruction: 0xc010f8df
   10500:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   10504:	blmi	122518 <stdin@@GLIBC_2.4+0x1014d0>
   10508:	svc	0x00d2f7ff
   1050c:	svc	0x00e8f7ff
   10510:	andeq	r0, r1, r5, lsl #15
   10514:	andeq	r0, r1, ip, lsr #11
   10518:	andeq	r0, r1, r5, asr #14
   1051c:	ldr	r3, [pc, #20]	; 10538 <abort@plt+0x58>
   10520:	ldr	r2, [pc, #20]	; 1053c <abort@plt+0x5c>
   10524:	add	r3, pc, r3
   10528:	ldr	r2, [r3, r2]
   1052c:	cmp	r2, #0
   10530:	bxeq	lr
   10534:	b	104c8 <__gmon_start__@plt>
   10538:	ldrdeq	r0, [r1], -r4
   1053c:	andeq	r0, r0, ip, lsr r0
   10540:	subeq	pc, r8, r1, asr #4
   10544:	andeq	pc, r2, r0, asr #5
   10548:	movteq	pc, #33345	; 0x8241	; <UNPREDICTABLE>
   1054c:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10550:	andle	r4, r5, r3, lsl #5
   10554:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   10558:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1055c:	ldrmi	fp, [r8, -r3, lsl #2]
   10560:	svclt	0x00004770
   10564:	subeq	pc, r8, r1, asr #4
   10568:	andeq	pc, r2, r0, asr #5
   1056c:	cmpeq	r8, r1, asr #4	; <UNPREDICTABLE>
   10570:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   10574:	svceq	0x00d91a0b
   10578:			; <UNDEFINED> instruction: 0x01a3eb01
   1057c:	andle	r1, r5, r9, asr #32
   10580:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   10584:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   10588:	ldrmi	fp, [r8, -r3, lsl #2]
   1058c:	svclt	0x00004770
   10590:	vqrshl.s8	d27, d0, d1
   10594:	vmls.i<illegal width 8>	d16, d0, d0[3]
   10598:	stmdavc	r3!, {r1, sl}
   1059c:			; <UNDEFINED> instruction: 0xf7ffb91b
   105a0:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   105a4:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   105a8:	svclt	0x0000e7dc
   105ac:	mov	ip, sp
   105b0:	sub	sp, sp, #104	; 0x68
   105b4:	str	ip, [sp]
   105b8:	str	lr, [sp, #4]
   105bc:	str	r4, [sp, #8]
   105c0:	str	r5, [sp, #12]
   105c4:	mov	r0, #12
   105c8:	bl	104a4 <malloc@plt>
   105cc:	mov	r4, r0
   105d0:	mov	r0, #0
   105d4:	mov	r1, #0
   105d8:	str	r1, [r4, r0, lsl #2]
   105dc:	add	r0, r0, #1
   105e0:	cmp	r0, #3
   105e4:	blt	105d4 <abort@plt+0xf4>
   105e8:	mov	r5, #0
   105ec:	ldr	r0, [pc, #316]	; 10730 <abort@plt+0x250>
   105f0:	add	r1, r5, #1
   105f4:	bl	1045c <printf@plt>
   105f8:	ldr	r1, [r4, r5, lsl #2]
   105fc:	cmp	r1, #0
   10600:	beq	10610 <abort@plt+0x130>
   10604:	ldr	r0, [pc, #300]	; 10738 <abort@plt+0x258>
   10608:	bl	1045c <printf@plt>
   1060c:	b	10618 <abort@plt+0x138>
   10610:	ldr	r0, [pc, #272]	; 10728 <abort@plt+0x248>
   10614:	bl	1045c <printf@plt>
   10618:	add	r5, r5, #1
   1061c:	cmp	r5, #3
   10620:	blt	105ec <abort@plt+0x10c>
   10624:	ldr	r0, [pc, #276]	; 10740 <abort@plt+0x260>
   10628:	mov	r1, #3
   1062c:	bl	1045c <printf@plt>
   10630:	ldr	r0, [pc, #252]	; 10734 <abort@plt+0x254>
   10634:	add	r1, sp, #16
   10638:	bl	104bc <scanf@plt>
   1063c:	bl	10480 <getchar@plt>
   10640:	ldr	r1, [sp, #16]
   10644:	cmp	r1, #0
   10648:	blt	10624 <abort@plt+0x144>
   1064c:	cmp	r1, #3
   10650:	bgt	10624 <abort@plt+0x144>
   10654:	cmp	r1, #0
   10658:	beq	106f0 <abort@plt+0x210>
   1065c:	ldr	r0, [pc, #216]	; 1073c <abort@plt+0x25c>
   10660:	bl	1045c <printf@plt>
   10664:	add	r0, sp, #24
   10668:	mov	r1, #80	; 0x50
   1066c:	ldr	r2, [pc, #184]	; 1072c <abort@plt+0x24c>
   10670:	ldr	r2, [r2]
   10674:	bl	10474 <fgets@plt>
   10678:	add	r0, sp, #24
   1067c:	bl	104d4 <strlen@plt>
   10680:	add	ip, sp, #24
   10684:	add	ip, ip, r0
   10688:	mov	r2, #0
   1068c:	sub	lr, ip, #4096	; 0x1000
   10690:	strb	r2, [lr, #4095]	; 0xfff
   10694:	add	r0, sp, #24
   10698:	bl	104d4 <strlen@plt>
   1069c:	ldr	r2, [sp, #16]
   106a0:	lsl	r3, r2, #2
   106a4:	add	r2, r4, r3
   106a8:	sub	lr, r2, #4096	; 0x1000
   106ac:	ldr	r2, [lr, #4092]	; 0xffc
   106b0:	add	r1, r0, #1
   106b4:	mov	r0, r2
   106b8:	bl	1048c <realloc@plt>
   106bc:	ldr	r3, [sp, #16]
   106c0:	lsl	r3, r3, #2
   106c4:	add	r2, r4, r3
   106c8:	sub	lr, r2, #4096	; 0x1000
   106cc:	str	r0, [lr, #4092]	; 0xffc
   106d0:	ldr	r0, [sp, #16]
   106d4:	lsl	r2, r0, #2
   106d8:	add	r1, r4, r2
   106dc:	sub	lr, r1, #4096	; 0x1000
   106e0:	ldr	r0, [lr, #4092]	; 0xffc
   106e4:	add	r1, sp, #24
   106e8:	bl	10498 <strcpy@plt>
   106ec:	b	105e8 <abort@plt+0x108>
   106f0:	mov	r5, #0
   106f4:	ldr	r0, [r4, r5, lsl #2]
   106f8:	bl	10468 <free@plt>
   106fc:	add	r5, r5, #1
   10700:	cmp	r5, #3
   10704:	blt	106f4 <abort@plt+0x214>
   10708:	mov	r0, r4
   1070c:	bl	10468 <free@plt>
   10710:	mov	r0, #0
   10714:	ldr	r4, [sp, #8]
   10718:	ldr	r5, [sp, #12]
   1071c:	ldr	lr, [sp, #4]
   10720:	add	sp, sp, #104	; 0x68
   10724:	bx	lr
   10728:	andeq	r0, r1, fp, lsr r8
   1072c:	andeq	r1, r2, r8, asr #32
   10730:	andeq	r0, r1, r5, lsr r8
   10734:	andeq	r0, r1, r2, lsr r8
   10738:	andeq	r0, r1, r8, ror #16
   1073c:	andeq	r0, r1, r4, lsr #16
   10740:	andeq	r0, r1, r4, asr #16
   10744:	mvnsmi	lr, #737280	; 0xb4000
   10748:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1074c:	strmi	r4, [r8], ip, lsl #26
   10750:			; <UNDEFINED> instruction: 0x4691447e
   10754:			; <UNDEFINED> instruction: 0xf7ff447d
   10758:	blne	1dcc128 <stdin@@GLIBC_2.4+0x1dab0e0>
   1075c:	strhle	r1, [sl], -r6
   10760:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   10764:	svccc	0x0004f855
   10768:	strbmi	r4, [r1], -sl, asr #12
   1076c:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   10770:	adcmi	r4, r6, #152, 14	; 0x2600000
   10774:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10778:	svclt	0x000083f8
   1077c:	andeq	r0, r1, r0, asr #15
   10780:			; <UNDEFINED> instruction: 0x000107b8
   10784:	svclt	0x00004770

Disassembly of section .fini:

00010788 <.fini>:
   10788:	push	{r3, lr}
   1078c:	pop	{r3, pc}
