
stm32_h7_encoder_plus_can_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af70  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800b210  0800b210  0001b210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b75c  0800b75c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b75c  0800b75c  0001b75c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b764  0800b764  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b764  0800b764  0001b764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b768  0800b768  0001b768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  24000000  0800b76c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  240001e4  0800b950  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240003ec  0800b950  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae92  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aa9  00000000  00000000  0003b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0003db50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003f000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c12f  00000000  00000000  000403a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018883  00000000  00000000  0007c4d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018fe4a  00000000  00000000  00094d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00224ba4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006da0  00000000  00000000  00224bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e4 	.word	0x240001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b1f8 	.word	0x0800b1f8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e8 	.word	0x240001e8
 80002dc:	0800b1f8 	.word	0x0800b1f8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9ac 	b.w	8000a78 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468e      	mov	lr, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d14d      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b6:	428a      	cmp	r2, r1
 80007b8:	4694      	mov	ip, r2
 80007ba:	d969      	bls.n	8000890 <__udivmoddi4+0xe8>
 80007bc:	fab2 f282 	clz	r2, r2
 80007c0:	b152      	cbz	r2, 80007d8 <__udivmoddi4+0x30>
 80007c2:	fa01 f302 	lsl.w	r3, r1, r2
 80007c6:	f1c2 0120 	rsb	r1, r2, #32
 80007ca:	fa20 f101 	lsr.w	r1, r0, r1
 80007ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d2:	ea41 0e03 	orr.w	lr, r1, r3
 80007d6:	4094      	lsls	r4, r2
 80007d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007dc:	0c21      	lsrs	r1, r4, #16
 80007de:	fbbe f6f8 	udiv	r6, lr, r8
 80007e2:	fa1f f78c 	uxth.w	r7, ip
 80007e6:	fb08 e316 	mls	r3, r8, r6, lr
 80007ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80007ee:	fb06 f107 	mul.w	r1, r6, r7
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80007fe:	f080 811f 	bcs.w	8000a40 <__udivmoddi4+0x298>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 811c 	bls.w	8000a40 <__udivmoddi4+0x298>
 8000808:	3e02      	subs	r6, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a5b      	subs	r3, r3, r1
 800080e:	b2a4      	uxth	r4, r4
 8000810:	fbb3 f0f8 	udiv	r0, r3, r8
 8000814:	fb08 3310 	mls	r3, r8, r0, r3
 8000818:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800081c:	fb00 f707 	mul.w	r7, r0, r7
 8000820:	42a7      	cmp	r7, r4
 8000822:	d90a      	bls.n	800083a <__udivmoddi4+0x92>
 8000824:	eb1c 0404 	adds.w	r4, ip, r4
 8000828:	f100 33ff 	add.w	r3, r0, #4294967295
 800082c:	f080 810a 	bcs.w	8000a44 <__udivmoddi4+0x29c>
 8000830:	42a7      	cmp	r7, r4
 8000832:	f240 8107 	bls.w	8000a44 <__udivmoddi4+0x29c>
 8000836:	4464      	add	r4, ip
 8000838:	3802      	subs	r0, #2
 800083a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800083e:	1be4      	subs	r4, r4, r7
 8000840:	2600      	movs	r6, #0
 8000842:	b11d      	cbz	r5, 800084c <__udivmoddi4+0xa4>
 8000844:	40d4      	lsrs	r4, r2
 8000846:	2300      	movs	r3, #0
 8000848:	e9c5 4300 	strd	r4, r3, [r5]
 800084c:	4631      	mov	r1, r6
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d909      	bls.n	800086a <__udivmoddi4+0xc2>
 8000856:	2d00      	cmp	r5, #0
 8000858:	f000 80ef 	beq.w	8000a3a <__udivmoddi4+0x292>
 800085c:	2600      	movs	r6, #0
 800085e:	e9c5 0100 	strd	r0, r1, [r5]
 8000862:	4630      	mov	r0, r6
 8000864:	4631      	mov	r1, r6
 8000866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086a:	fab3 f683 	clz	r6, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d14a      	bne.n	8000908 <__udivmoddi4+0x160>
 8000872:	428b      	cmp	r3, r1
 8000874:	d302      	bcc.n	800087c <__udivmoddi4+0xd4>
 8000876:	4282      	cmp	r2, r0
 8000878:	f200 80f9 	bhi.w	8000a6e <__udivmoddi4+0x2c6>
 800087c:	1a84      	subs	r4, r0, r2
 800087e:	eb61 0303 	sbc.w	r3, r1, r3
 8000882:	2001      	movs	r0, #1
 8000884:	469e      	mov	lr, r3
 8000886:	2d00      	cmp	r5, #0
 8000888:	d0e0      	beq.n	800084c <__udivmoddi4+0xa4>
 800088a:	e9c5 4e00 	strd	r4, lr, [r5]
 800088e:	e7dd      	b.n	800084c <__udivmoddi4+0xa4>
 8000890:	b902      	cbnz	r2, 8000894 <__udivmoddi4+0xec>
 8000892:	deff      	udf	#255	; 0xff
 8000894:	fab2 f282 	clz	r2, r2
 8000898:	2a00      	cmp	r2, #0
 800089a:	f040 8092 	bne.w	80009c2 <__udivmoddi4+0x21a>
 800089e:	eba1 010c 	sub.w	r1, r1, ip
 80008a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008a6:	fa1f fe8c 	uxth.w	lr, ip
 80008aa:	2601      	movs	r6, #1
 80008ac:	0c20      	lsrs	r0, r4, #16
 80008ae:	fbb1 f3f7 	udiv	r3, r1, r7
 80008b2:	fb07 1113 	mls	r1, r7, r3, r1
 80008b6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008ba:	fb0e f003 	mul.w	r0, lr, r3
 80008be:	4288      	cmp	r0, r1
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x12c>
 80008c2:	eb1c 0101 	adds.w	r1, ip, r1
 80008c6:	f103 38ff 	add.w	r8, r3, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x12a>
 80008cc:	4288      	cmp	r0, r1
 80008ce:	f200 80cb 	bhi.w	8000a68 <__udivmoddi4+0x2c0>
 80008d2:	4643      	mov	r3, r8
 80008d4:	1a09      	subs	r1, r1, r0
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80008dc:	fb07 1110 	mls	r1, r7, r0, r1
 80008e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80008e4:	fb0e fe00 	mul.w	lr, lr, r0
 80008e8:	45a6      	cmp	lr, r4
 80008ea:	d908      	bls.n	80008fe <__udivmoddi4+0x156>
 80008ec:	eb1c 0404 	adds.w	r4, ip, r4
 80008f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80008f4:	d202      	bcs.n	80008fc <__udivmoddi4+0x154>
 80008f6:	45a6      	cmp	lr, r4
 80008f8:	f200 80bb 	bhi.w	8000a72 <__udivmoddi4+0x2ca>
 80008fc:	4608      	mov	r0, r1
 80008fe:	eba4 040e 	sub.w	r4, r4, lr
 8000902:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000906:	e79c      	b.n	8000842 <__udivmoddi4+0x9a>
 8000908:	f1c6 0720 	rsb	r7, r6, #32
 800090c:	40b3      	lsls	r3, r6
 800090e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000912:	ea4c 0c03 	orr.w	ip, ip, r3
 8000916:	fa20 f407 	lsr.w	r4, r0, r7
 800091a:	fa01 f306 	lsl.w	r3, r1, r6
 800091e:	431c      	orrs	r4, r3
 8000920:	40f9      	lsrs	r1, r7
 8000922:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000926:	fa00 f306 	lsl.w	r3, r0, r6
 800092a:	fbb1 f8f9 	udiv	r8, r1, r9
 800092e:	0c20      	lsrs	r0, r4, #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fb09 1118 	mls	r1, r9, r8, r1
 8000938:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800093c:	fb08 f00e 	mul.w	r0, r8, lr
 8000940:	4288      	cmp	r0, r1
 8000942:	fa02 f206 	lsl.w	r2, r2, r6
 8000946:	d90b      	bls.n	8000960 <__udivmoddi4+0x1b8>
 8000948:	eb1c 0101 	adds.w	r1, ip, r1
 800094c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000950:	f080 8088 	bcs.w	8000a64 <__udivmoddi4+0x2bc>
 8000954:	4288      	cmp	r0, r1
 8000956:	f240 8085 	bls.w	8000a64 <__udivmoddi4+0x2bc>
 800095a:	f1a8 0802 	sub.w	r8, r8, #2
 800095e:	4461      	add	r1, ip
 8000960:	1a09      	subs	r1, r1, r0
 8000962:	b2a4      	uxth	r4, r4
 8000964:	fbb1 f0f9 	udiv	r0, r1, r9
 8000968:	fb09 1110 	mls	r1, r9, r0, r1
 800096c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000970:	fb00 fe0e 	mul.w	lr, r0, lr
 8000974:	458e      	cmp	lr, r1
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x1e2>
 8000978:	eb1c 0101 	adds.w	r1, ip, r1
 800097c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000980:	d26c      	bcs.n	8000a5c <__udivmoddi4+0x2b4>
 8000982:	458e      	cmp	lr, r1
 8000984:	d96a      	bls.n	8000a5c <__udivmoddi4+0x2b4>
 8000986:	3802      	subs	r0, #2
 8000988:	4461      	add	r1, ip
 800098a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800098e:	fba0 9402 	umull	r9, r4, r0, r2
 8000992:	eba1 010e 	sub.w	r1, r1, lr
 8000996:	42a1      	cmp	r1, r4
 8000998:	46c8      	mov	r8, r9
 800099a:	46a6      	mov	lr, r4
 800099c:	d356      	bcc.n	8000a4c <__udivmoddi4+0x2a4>
 800099e:	d053      	beq.n	8000a48 <__udivmoddi4+0x2a0>
 80009a0:	b15d      	cbz	r5, 80009ba <__udivmoddi4+0x212>
 80009a2:	ebb3 0208 	subs.w	r2, r3, r8
 80009a6:	eb61 010e 	sbc.w	r1, r1, lr
 80009aa:	fa01 f707 	lsl.w	r7, r1, r7
 80009ae:	fa22 f306 	lsr.w	r3, r2, r6
 80009b2:	40f1      	lsrs	r1, r6
 80009b4:	431f      	orrs	r7, r3
 80009b6:	e9c5 7100 	strd	r7, r1, [r5]
 80009ba:	2600      	movs	r6, #0
 80009bc:	4631      	mov	r1, r6
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	f1c2 0320 	rsb	r3, r2, #32
 80009c6:	40d8      	lsrs	r0, r3
 80009c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009cc:	fa21 f303 	lsr.w	r3, r1, r3
 80009d0:	4091      	lsls	r1, r2
 80009d2:	4301      	orrs	r1, r0
 80009d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009d8:	fa1f fe8c 	uxth.w	lr, ip
 80009dc:	fbb3 f0f7 	udiv	r0, r3, r7
 80009e0:	fb07 3610 	mls	r6, r7, r0, r3
 80009e4:	0c0b      	lsrs	r3, r1, #16
 80009e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80009ea:	fb00 f60e 	mul.w	r6, r0, lr
 80009ee:	429e      	cmp	r6, r3
 80009f0:	fa04 f402 	lsl.w	r4, r4, r2
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x260>
 80009f6:	eb1c 0303 	adds.w	r3, ip, r3
 80009fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80009fe:	d22f      	bcs.n	8000a60 <__udivmoddi4+0x2b8>
 8000a00:	429e      	cmp	r6, r3
 8000a02:	d92d      	bls.n	8000a60 <__udivmoddi4+0x2b8>
 8000a04:	3802      	subs	r0, #2
 8000a06:	4463      	add	r3, ip
 8000a08:	1b9b      	subs	r3, r3, r6
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a10:	fb07 3316 	mls	r3, r7, r6, r3
 8000a14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a18:	fb06 f30e 	mul.w	r3, r6, lr
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x28a>
 8000a20:	eb1c 0101 	adds.w	r1, ip, r1
 8000a24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a28:	d216      	bcs.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	d914      	bls.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2e:	3e02      	subs	r6, #2
 8000a30:	4461      	add	r1, ip
 8000a32:	1ac9      	subs	r1, r1, r3
 8000a34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a38:	e738      	b.n	80008ac <__udivmoddi4+0x104>
 8000a3a:	462e      	mov	r6, r5
 8000a3c:	4628      	mov	r0, r5
 8000a3e:	e705      	b.n	800084c <__udivmoddi4+0xa4>
 8000a40:	4606      	mov	r6, r0
 8000a42:	e6e3      	b.n	800080c <__udivmoddi4+0x64>
 8000a44:	4618      	mov	r0, r3
 8000a46:	e6f8      	b.n	800083a <__udivmoddi4+0x92>
 8000a48:	454b      	cmp	r3, r9
 8000a4a:	d2a9      	bcs.n	80009a0 <__udivmoddi4+0x1f8>
 8000a4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a54:	3801      	subs	r0, #1
 8000a56:	e7a3      	b.n	80009a0 <__udivmoddi4+0x1f8>
 8000a58:	4646      	mov	r6, r8
 8000a5a:	e7ea      	b.n	8000a32 <__udivmoddi4+0x28a>
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	e794      	b.n	800098a <__udivmoddi4+0x1e2>
 8000a60:	4640      	mov	r0, r8
 8000a62:	e7d1      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a64:	46d0      	mov	r8, sl
 8000a66:	e77b      	b.n	8000960 <__udivmoddi4+0x1b8>
 8000a68:	3b02      	subs	r3, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	e732      	b.n	80008d4 <__udivmoddi4+0x12c>
 8000a6e:	4630      	mov	r0, r6
 8000a70:	e709      	b.n	8000886 <__udivmoddi4+0xde>
 8000a72:	4464      	add	r4, ip
 8000a74:	3802      	subs	r0, #2
 8000a76:	e742      	b.n	80008fe <__udivmoddi4+0x156>

08000a78 <__aeabi_idiv0>:
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a80:	4b3d      	ldr	r3, [pc, #244]	; (8000b78 <SystemInit+0xfc>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a86:	4a3c      	ldr	r2, [pc, #240]	; (8000b78 <SystemInit+0xfc>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a90:	4b39      	ldr	r3, [pc, #228]	; (8000b78 <SystemInit+0xfc>)
 8000a92:	691b      	ldr	r3, [r3, #16]
 8000a94:	4a38      	ldr	r2, [pc, #224]	; (8000b78 <SystemInit+0xfc>)
 8000a96:	f043 0310 	orr.w	r3, r3, #16
 8000a9a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a9c:	4b37      	ldr	r3, [pc, #220]	; (8000b7c <SystemInit+0x100>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f003 030f 	and.w	r3, r3, #15
 8000aa4:	2b06      	cmp	r3, #6
 8000aa6:	d807      	bhi.n	8000ab8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000aa8:	4b34      	ldr	r3, [pc, #208]	; (8000b7c <SystemInit+0x100>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f023 030f 	bic.w	r3, r3, #15
 8000ab0:	4a32      	ldr	r2, [pc, #200]	; (8000b7c <SystemInit+0x100>)
 8000ab2:	f043 0307 	orr.w	r3, r3, #7
 8000ab6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ab8:	4b31      	ldr	r3, [pc, #196]	; (8000b80 <SystemInit+0x104>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a30      	ldr	r2, [pc, #192]	; (8000b80 <SystemInit+0x104>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <SystemInit+0x104>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000aca:	4b2d      	ldr	r3, [pc, #180]	; (8000b80 <SystemInit+0x104>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	492c      	ldr	r1, [pc, #176]	; (8000b80 <SystemInit+0x104>)
 8000ad0:	4b2c      	ldr	r3, [pc, #176]	; (8000b84 <SystemInit+0x108>)
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ad6:	4b29      	ldr	r3, [pc, #164]	; (8000b7c <SystemInit+0x100>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0308 	and.w	r3, r3, #8
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d007      	beq.n	8000af2 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ae2:	4b26      	ldr	r3, [pc, #152]	; (8000b7c <SystemInit+0x100>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f023 030f 	bic.w	r3, r3, #15
 8000aea:	4a24      	ldr	r2, [pc, #144]	; (8000b7c <SystemInit+0x100>)
 8000aec:	f043 0307 	orr.w	r3, r3, #7
 8000af0:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000af2:	4b23      	ldr	r3, [pc, #140]	; (8000b80 <SystemInit+0x104>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <SystemInit+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000afe:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <SystemInit+0x104>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b04:	4b1e      	ldr	r3, [pc, #120]	; (8000b80 <SystemInit+0x104>)
 8000b06:	4a20      	ldr	r2, [pc, #128]	; (8000b88 <SystemInit+0x10c>)
 8000b08:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <SystemInit+0x104>)
 8000b0c:	4a1f      	ldr	r2, [pc, #124]	; (8000b8c <SystemInit+0x110>)
 8000b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <SystemInit+0x104>)
 8000b12:	4a1f      	ldr	r2, [pc, #124]	; (8000b90 <SystemInit+0x114>)
 8000b14:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <SystemInit+0x104>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <SystemInit+0x104>)
 8000b1e:	4a1c      	ldr	r2, [pc, #112]	; (8000b90 <SystemInit+0x114>)
 8000b20:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <SystemInit+0x104>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <SystemInit+0x104>)
 8000b2a:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <SystemInit+0x114>)
 8000b2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <SystemInit+0x104>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <SystemInit+0x104>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a11      	ldr	r2, [pc, #68]	; (8000b80 <SystemInit+0x104>)
 8000b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <SystemInit+0x104>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b46:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <SystemInit+0x118>)
 8000b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <SystemInit+0x118>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <SystemInit+0x11c>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <SystemInit+0x120>)
 8000b58:	4013      	ands	r3, r2
 8000b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b5e:	d202      	bcs.n	8000b66 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <SystemInit+0x124>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <SystemInit+0x128>)
 8000b68:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000b6c:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000b6e:	bf00      	nop
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00
 8000b7c:	52002000 	.word	0x52002000
 8000b80:	58024400 	.word	0x58024400
 8000b84:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b88:	02020200 	.word	0x02020200
 8000b8c:	01ff0000 	.word	0x01ff0000
 8000b90:	01010280 	.word	0x01010280
 8000b94:	580000c0 	.word	0x580000c0
 8000b98:	5c001000 	.word	0x5c001000
 8000b9c:	ffff0000 	.word	0xffff0000
 8000ba0:	51008108 	.word	0x51008108
 8000ba4:	52004000 	.word	0x52004000

08000ba8 <HAL_TIM_IC_CaptureCallback>:

int16_t speed = 0;
uint32_t timer_counter = 0;
int16_t counter = 0;
int16_t position = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	timer_counter = __HAL_TIM_GET_COUNTER(&htim4);
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <HAL_TIM_IC_CaptureCallback+0x34>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb6:	4a0a      	ldr	r2, [pc, #40]	; (8000be0 <HAL_TIM_IC_CaptureCallback+0x38>)
 8000bb8:	6013      	str	r3, [r2, #0]
	counter = (int16_t) timer_counter;
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_TIM_IC_CaptureCallback+0x38>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	b21a      	sxth	r2, r3
 8000bc0:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8000bc2:	801a      	strh	r2, [r3, #0]
	position = counter; //this is just for format purposes
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8000bc6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000bcc:	801a      	strh	r2, [r3, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	240002a0 	.word	0x240002a0
 8000be0:	240003c4 	.word	0x240003c4
 8000be4:	240003c8 	.word	0x240003c8
 8000be8:	240003ca 	.word	0x240003ca
 8000bec:	00000000 	.word	0x00000000

08000bf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8000bf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bfa:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
 8000bfc:	bf00      	nop
 8000bfe:	4b42      	ldr	r3, [pc, #264]	; (8000d08 <main+0x118>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d004      	beq.n	8000c14 <main+0x24>
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	1e5a      	subs	r2, r3, #1
 8000c0e:	617a      	str	r2, [r7, #20]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	dcf4      	bgt.n	8000bfe <main+0xe>
		;
	if (timeout < 0) {
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	da01      	bge.n	8000c1e <main+0x2e>
		Error_Handler();
 8000c1a:	f000 fadd 	bl	80011d8 <Error_Handler>
	}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1e:	f000 fd81 	bl	8001724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c22:	f000 f87d 	bl	8000d20 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000c26:	4b38      	ldr	r3, [pc, #224]	; (8000d08 <main+0x118>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2c:	4a36      	ldr	r2, [pc, #216]	; (8000d08 <main+0x118>)
 8000c2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c36:	4b34      	ldr	r3, [pc, #208]	; (8000d08 <main+0x118>)
 8000c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000c44:	2000      	movs	r0, #0
 8000c46:	f001 fe6b 	bl	8002920 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f001 fe81 	bl	8002954 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8000c52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c56:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 8000c58:	bf00      	nop
 8000c5a:	4b2b      	ldr	r3, [pc, #172]	; (8000d08 <main+0x118>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d104      	bne.n	8000c70 <main+0x80>
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	1e5a      	subs	r2, r3, #1
 8000c6a:	617a      	str	r2, [r7, #20]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	dcf4      	bgt.n	8000c5a <main+0x6a>
		;
	if (timeout < 0) {
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	da01      	bge.n	8000c7a <main+0x8a>
		Error_Handler();
 8000c76:	f000 faaf 	bl	80011d8 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7a:	f000 fa2b 	bl	80010d4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c7e:	f000 f9dd 	bl	800103c <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000c82:	f000 f8c9 	bl	8000e18 <MX_FDCAN1_Init>
  MX_TIM4_Init();
 8000c86:	f000 f97f 	bl	8000f88 <MX_TIM4_Init>
		//1100 ticks per turn approximately
				//Diameter 62mm
				//Circumference 195mm

//		printf("%f %d %f \r\n", ((float)timer_counter/1100)*19.5, counter, (float)speed*(19.5/1100));
		fb.floatValue = (float)speed*(19.5/1100);
 8000c8a:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <main+0x11c>)
 8000c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c90:	ee07 3a90 	vmov	s15, r3
 8000c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c98:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c9c:	ed9f 6b18 	vldr	d6, [pc, #96]	; 8000d00 <main+0x110>
 8000ca0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ca4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ca8:	edc7 7a03 	vstr	s15, [r7, #12]
//     	HAL_Delay(100); /AAO-/

		// Access the individual bytes
//		printf("Sent float value: %f\r\n", fb.floatValue);
//		printf("Byte values: \r\n");
		uint8_t TxData[8] = {};
 8000cac:	2300      	movs	r3, #0
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	607b      	str	r3, [r7, #4]
//		uint8_t RxData[8] = {};


		// Print each byte
		for (size_t i = 0; i < sizeof(float); i++) {
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	e015      	b.n	8000ce6 <main+0xf6>
			printf("%02X ", fb.byteValue[i]);
 8000cba:	f107 020c 	add.w	r2, r7, #12
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4812      	ldr	r0, [pc, #72]	; (8000d10 <main+0x120>)
 8000cc8:	f006 fd6a 	bl	80077a0 <iprintf>
			TxData[i]=fb.byteValue[i];
 8000ccc:	f107 020c 	add.w	r2, r7, #12
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	7819      	ldrb	r1, [r3, #0]
 8000cd6:	463a      	mov	r2, r7
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	4413      	add	r3, r2
 8000cdc:	460a      	mov	r2, r1
 8000cde:	701a      	strb	r2, [r3, #0]
		for (size_t i = 0; i < sizeof(float); i++) {
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d9e6      	bls.n	8000cba <main+0xca>
		}


		TxHeader.Identifier = 0x00FF14A3;
 8000cec:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <main+0x124>)
 8000cee:	4a0a      	ldr	r2, [pc, #40]	; (8000d18 <main+0x128>)
 8000cf0:	601a      	str	r2, [r3, #0]
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4907      	ldr	r1, [pc, #28]	; (8000d14 <main+0x124>)
 8000cf8:	4808      	ldr	r0, [pc, #32]	; (8000d1c <main+0x12c>)
 8000cfa:	f001 f96d 	bl	8001fd8 <HAL_FDCAN_AddMessageToTxFifoQ>
	while (1) {
 8000cfe:	e7c4      	b.n	8000c8a <main+0x9a>
 8000d00:	22719227 	.word	0x22719227
 8000d04:	3f922719 	.word	0x3f922719
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	240003c0 	.word	0x240003c0
 8000d10:	0800b210 	.word	0x0800b210
 8000d14:	2400039c 	.word	0x2400039c
 8000d18:	00ff14a3 	.word	0x00ff14a3
 8000d1c:	24000200 	.word	0x24000200

08000d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b09c      	sub	sp, #112	; 0x70
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2a:	224c      	movs	r2, #76	; 0x4c
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f005 fee6 	bl	8006b00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2220      	movs	r2, #32
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f005 fee0 	bl	8006b00 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d40:	2004      	movs	r0, #4
 8000d42:	f001 fe1b 	bl	800297c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b31      	ldr	r3, [pc, #196]	; (8000e10 <SystemClock_Config+0xf0>)
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	4a30      	ldr	r2, [pc, #192]	; (8000e10 <SystemClock_Config+0xf0>)
 8000d50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d54:	6193      	str	r3, [r2, #24]
 8000d56:	4b2e      	ldr	r3, [pc, #184]	; (8000e10 <SystemClock_Config+0xf0>)
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	4b2c      	ldr	r3, [pc, #176]	; (8000e14 <SystemClock_Config+0xf4>)
 8000d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d64:	4a2b      	ldr	r2, [pc, #172]	; (8000e14 <SystemClock_Config+0xf4>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d6c:	4b29      	ldr	r3, [pc, #164]	; (8000e14 <SystemClock_Config+0xf4>)
 8000d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	603b      	str	r3, [r7, #0]
 8000d76:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d78:	bf00      	nop
 8000d7a:	4b25      	ldr	r3, [pc, #148]	; (8000e10 <SystemClock_Config+0xf0>)
 8000d7c:	699b      	ldr	r3, [r3, #24]
 8000d7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d86:	d1f8      	bne.n	8000d7a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d90:	2340      	movs	r3, #64	; 0x40
 8000d92:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d94:	2302      	movs	r3, #2
 8000d96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000da0:	233c      	movs	r3, #60	; 0x3c
 8000da2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000da4:	2302      	movs	r3, #2
 8000da6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 24;
 8000da8:	2318      	movs	r3, #24
 8000daa:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dac:	2302      	movs	r3, #2
 8000dae:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000db0:	230c      	movs	r3, #12
 8000db2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f001 fe35 	bl	8002a30 <HAL_RCC_OscConfig>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000dcc:	f000 fa04 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd0:	233f      	movs	r3, #63	; 0x3f
 8000dd2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000de0:	2340      	movs	r3, #64	; 0x40
 8000de2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000de4:	2340      	movs	r3, #64	; 0x40
 8000de6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000dee:	2340      	movs	r3, #64	; 0x40
 8000df0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2104      	movs	r1, #4
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 fa48 	bl	800328c <HAL_RCC_ClockConfig>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000e02:	f000 f9e9 	bl	80011d8 <Error_Handler>
  }
}
 8000e06:	bf00      	nop
 8000e08:	3770      	adds	r7, #112	; 0x70
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	58024800 	.word	0x58024800
 8000e14:	58000400 	.word	0x58000400

08000e18 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000e1e:	4b55      	ldr	r3, [pc, #340]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e20:	4a55      	ldr	r2, [pc, #340]	; (8000f78 <MX_FDCAN1_Init+0x160>)
 8000e22:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000e24:	4b53      	ldr	r3, [pc, #332]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000e2a:	4b52      	ldr	r3, [pc, #328]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000e30:	4b50      	ldr	r3, [pc, #320]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000e36:	4b4f      	ldr	r3, [pc, #316]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000e3c:	4b4d      	ldr	r3, [pc, #308]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000e42:	4b4c      	ldr	r3, [pc, #304]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e44:	2202      	movs	r2, #2
 8000e46:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000e48:	4b4a      	ldr	r3, [pc, #296]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e4a:	2208      	movs	r2, #8
 8000e4c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x3F;
 8000e4e:	4b49      	ldr	r3, [pc, #292]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e50:	223f      	movs	r2, #63	; 0x3f
 8000e52:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 8000e54:	4b47      	ldr	r3, [pc, #284]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e56:	2210      	movs	r2, #16
 8000e58:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e5a:	4b46      	ldr	r3, [pc, #280]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e60:	4b44      	ldr	r3, [pc, #272]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e66:	4b43      	ldr	r3, [pc, #268]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e6c:	4b41      	ldr	r3, [pc, #260]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e72:	4b40      	ldr	r3, [pc, #256]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e78:	4b3e      	ldr	r3, [pc, #248]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000e7e:	4b3d      	ldr	r3, [pc, #244]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000e84:	4b3b      	ldr	r3, [pc, #236]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e8a:	4b3a      	ldr	r3, [pc, #232]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e8c:	2204      	movs	r2, #4
 8000e8e:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000e90:	4b38      	ldr	r3, [pc, #224]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e96:	4b37      	ldr	r3, [pc, #220]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e98:	2204      	movs	r2, #4
 8000e9a:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e9c:	4b35      	ldr	r3, [pc, #212]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000ea2:	4b34      	ldr	r3, [pc, #208]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000ea4:	2204      	movs	r2, #4
 8000ea6:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000ea8:	4b32      	ldr	r3, [pc, #200]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000eae:	4b31      	ldr	r3, [pc, #196]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000eba:	4b2e      	ldr	r3, [pc, #184]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ec0:	4b2c      	ldr	r3, [pc, #176]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000ec2:	2204      	movs	r2, #4
 8000ec4:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ec6:	482b      	ldr	r0, [pc, #172]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000ec8:	f000 fdda 	bl	8001a80 <HAL_FDCAN_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000ed2:	f000 f981 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

	/* Configure Rx filter */
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000ed6:	4b29      	ldr	r3, [pc, #164]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 0;
 8000edc:	4b27      	ldr	r3, [pc, #156]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000ee2:	4b26      	ldr	r3, [pc, #152]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ee8:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	60da      	str	r2, [r3, #12]
//    sFilterConfig.FilterID1 = 0x321;
//    sFilterConfig.FilterID2 = 0x7FF;
	sFilterConfig.FilterID1 = 0x610; //Testing
 8000eee:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000ef0:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 8000ef4:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterID2 = 0xFFF;
 8000ef6:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000ef8:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000efc:	615a      	str	r2, [r3, #20]

	/* Configure global filter to reject all non-matching frames */
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000efe:	2301      	movs	r3, #1
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	2301      	movs	r3, #1
 8000f04:	2202      	movs	r2, #2
 8000f06:	2102      	movs	r1, #2
 8000f08:	481a      	ldr	r0, [pc, #104]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000f0a:	f001 f80d 	bl	8001f28 <HAL_FDCAN_ConfigGlobalFilter>
			FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000f0e:	491b      	ldr	r1, [pc, #108]	; (8000f7c <MX_FDCAN1_Init+0x164>)
 8000f10:	4818      	ldr	r0, [pc, #96]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000f12:	f000 ff93 	bl	8001e3c <HAL_FDCAN_ConfigFilter>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_FDCAN1_Init+0x108>
		/* Filter configuration Error */
		Error_Handler();
 8000f1c:	f000 f95c 	bl	80011d8 <Error_Handler>
	}
	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000f20:	4814      	ldr	r0, [pc, #80]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000f22:	f001 f82e 	bl	8001f82 <HAL_FDCAN_Start>
	}
	/* Start Error */
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000f26:	2200      	movs	r2, #0
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4812      	ldr	r0, [pc, #72]	; (8000f74 <MX_FDCAN1_Init+0x15c>)
 8000f2c:	f001 f8b0 	bl	8002090 <HAL_FDCAN_ActivateNotification>
			0) != HAL_OK) {
	}
	/* Notification Error */

	/* Configure Tx buffer message */
	TxHeader.Identifier = 0x00FF14A3;
 8000f30:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f32:	4a14      	ldr	r2, [pc, #80]	; (8000f84 <MX_FDCAN1_Init+0x16c>)
 8000f34:	601a      	str	r2, [r3, #0]
//    TxHeader.IdType = FDCAN_STANDARD_ID;
	TxHeader.IdType = FDCAN_EXTENDED_ID;
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f3c:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000f3e:	4b10      	ldr	r3, [pc, #64]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	609a      	str	r2, [r3, #8]
//    TxHeader.DataLength = FDCAN_DLC_BYTES_12;
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000f44:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f4a:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f54:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000f58:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_FD_CAN;
 8000f5a:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f5c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000f60:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000f62:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0x00;
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <MX_FDCAN1_Init+0x168>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	621a      	str	r2, [r3, #32]

  /* USER CODE END FDCAN1_Init 2 */

}
 8000f6e:	bf00      	nop
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	24000200 	.word	0x24000200
 8000f78:	4000a000 	.word	0x4000a000
 8000f7c:	2400037c 	.word	0x2400037c
 8000f80:	2400039c 	.word	0x2400039c
 8000f84:	00ff14a3 	.word	0x00ff14a3

08000f88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	; 0x30
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	2224      	movs	r2, #36	; 0x24
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f005 fdb2 	bl	8006b00 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000fa6:	4b23      	ldr	r3, [pc, #140]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fa8:	4a23      	ldr	r2, [pc, #140]	; (8001038 <MX_TIM4_Init+0xb0>)
 8000faa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000fac:	4b21      	ldr	r3, [pc, #132]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb2:	4b20      	ldr	r3, [pc, #128]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fbe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <MX_TIM4_Init+0xac>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000fec:	230a      	movs	r3, #10
 8000fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	480f      	ldr	r0, [pc, #60]	; (8001034 <MX_TIM4_Init+0xac>)
 8000ff8:	f004 f83c 	bl	8005074 <HAL_TIM_Encoder_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001002:	f000 f8e9 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001006:	2300      	movs	r3, #0
 8001008:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800100e:	463b      	mov	r3, r7
 8001010:	4619      	mov	r1, r3
 8001012:	4808      	ldr	r0, [pc, #32]	; (8001034 <MX_TIM4_Init+0xac>)
 8001014:	f004 fb8a 	bl	800572c <HAL_TIMEx_MasterConfigSynchronization>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800101e:	f000 f8db 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001022:	213c      	movs	r1, #60	; 0x3c
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <MX_TIM4_Init+0xac>)
 8001026:	f004 f8cb 	bl	80051c0 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM4_Init 2 */

}
 800102a:	bf00      	nop
 800102c:	3730      	adds	r7, #48	; 0x30
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	240002a0 	.word	0x240002a0
 8001038:	40000800 	.word	0x40000800

0800103c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001040:	4b22      	ldr	r3, [pc, #136]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001042:	4a23      	ldr	r2, [pc, #140]	; (80010d0 <MX_USART3_UART_Init+0x94>)
 8001044:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001048:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800104c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001054:	4b1d      	ldr	r3, [pc, #116]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800105a:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <MX_USART3_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001060:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001062:	220c      	movs	r2, #12
 8001064:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001066:	4b19      	ldr	r3, [pc, #100]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800106c:	4b17      	ldr	r3, [pc, #92]	; (80010cc <MX_USART3_UART_Init+0x90>)
 800106e:	2200      	movs	r2, #0
 8001070:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001072:	4b16      	ldr	r3, [pc, #88]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <MX_USART3_UART_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800107e:	4b13      	ldr	r3, [pc, #76]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001084:	4811      	ldr	r0, [pc, #68]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001086:	f004 fbfd 	bl	8005884 <HAL_UART_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001090:	f000 f8a2 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001094:	2100      	movs	r1, #0
 8001096:	480d      	ldr	r0, [pc, #52]	; (80010cc <MX_USART3_UART_Init+0x90>)
 8001098:	f005 fc30 	bl	80068fc <HAL_UARTEx_SetTxFifoThreshold>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80010a2:	f000 f899 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010a6:	2100      	movs	r1, #0
 80010a8:	4808      	ldr	r0, [pc, #32]	; (80010cc <MX_USART3_UART_Init+0x90>)
 80010aa:	f005 fc65 	bl	8006978 <HAL_UARTEx_SetRxFifoThreshold>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80010b4:	f000 f890 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010b8:	4804      	ldr	r0, [pc, #16]	; (80010cc <MX_USART3_UART_Init+0x90>)
 80010ba:	f005 fbe6 	bl	800688a <HAL_UARTEx_DisableFifoMode>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010c4:	f000 f888 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	240002ec 	.word	0x240002ec
 80010d0:	40004800 	.word	0x40004800

080010d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	4b38      	ldr	r3, [pc, #224]	; (80011cc <MX_GPIO_Init+0xf8>)
 80010ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f0:	4a36      	ldr	r2, [pc, #216]	; (80011cc <MX_GPIO_Init+0xf8>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010fa:	4b34      	ldr	r3, [pc, #208]	; (80011cc <MX_GPIO_Init+0xf8>)
 80010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001108:	4b30      	ldr	r3, [pc, #192]	; (80011cc <MX_GPIO_Init+0xf8>)
 800110a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800110e:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001114:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <MX_GPIO_Init+0xf8>)
 800111a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800111e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	4b29      	ldr	r3, [pc, #164]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800112c:	4a27      	ldr	r2, [pc, #156]	; (80011cc <MX_GPIO_Init+0xf8>)
 800112e:	f043 0302 	orr.w	r3, r3, #2
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001136:	4b25      	ldr	r3, [pc, #148]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800114a:	4a20      	ldr	r2, [pc, #128]	; (80011cc <MX_GPIO_Init+0xf8>)
 800114c:	f043 0308 	orr.w	r3, r3, #8
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001154:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800115a:	f003 0308 	and.w	r3, r3, #8
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001168:	4a18      	ldr	r2, [pc, #96]	; (80011cc <MX_GPIO_Init+0xf8>)
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <MX_GPIO_Init+0xf8>)
 8001174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	603b      	str	r3, [r7, #0]
 800117e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f244 0101 	movw	r1, #16385	; 0x4001
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <MX_GPIO_Init+0xfc>)
 8001188:	f001 fbb0 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800118c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001192:	2300      	movs	r3, #0
 8001194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	4619      	mov	r1, r3
 80011a0:	480c      	ldr	r0, [pc, #48]	; (80011d4 <MX_GPIO_Init+0x100>)
 80011a2:	f001 f9f3 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 80011a6:	f244 0301 	movw	r3, #16385	; 0x4001
 80011aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ac:	2301      	movs	r3, #1
 80011ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	4804      	ldr	r0, [pc, #16]	; (80011d0 <MX_GPIO_Init+0xfc>)
 80011c0:	f001 f9e4 	bl	800258c <HAL_GPIO_Init>

}
 80011c4:	bf00      	nop
 80011c6:	3728      	adds	r7, #40	; 0x28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	58024400 	.word	0x58024400
 80011d0:	58020400 	.word	0x58020400
 80011d4:	58020800 	.word	0x58020800

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011e0:	e7fe      	b.n	80011e0 <Error_Handler+0x8>
	...

080011e4 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80011ec:	1d39      	adds	r1, r7, #4
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	2201      	movs	r2, #1
 80011f4:	4803      	ldr	r0, [pc, #12]	; (8001204 <__io_putchar+0x20>)
 80011f6:	f004 fb95 	bl	8005924 <HAL_UART_Transmit>
  return ch;
 80011fa:	687b      	ldr	r3, [r7, #4]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	240002ec 	.word	0x240002ec

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <HAL_MspInit+0x30>)
 8001210:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001214:	4a08      	ldr	r2, [pc, #32]	; (8001238 <HAL_MspInit+0x30>)
 8001216:	f043 0302 	orr.w	r3, r3, #2
 800121a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_MspInit+0x30>)
 8001220:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	58024400 	.word	0x58024400

0800123c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b0b8      	sub	sp, #224	; 0xe0
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	22bc      	movs	r2, #188	; 0xbc
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f005 fc4f 	bl	8006b00 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a25      	ldr	r2, [pc, #148]	; (80012fc <HAL_FDCAN_MspInit+0xc0>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d142      	bne.n	80012f2 <HAL_FDCAN_MspInit+0xb6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800126c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001270:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001272:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001276:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4618      	mov	r0, r3
 800127e:	f002 fb91 	bl	80039a4 <HAL_RCCEx_PeriphCLKConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001288:	f7ff ffa6 	bl	80011d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800128c:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 800128e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001292:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 8001294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001298:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800129c:	4b18      	ldr	r3, [pc, #96]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 800129e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80012a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012aa:	4b15      	ldr	r3, [pc, #84]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 80012ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b0:	4a13      	ldr	r2, [pc, #76]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 80012b2:	f043 0308 	orr.w	r3, r3, #8
 80012b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <HAL_FDCAN_MspInit+0xc4>)
 80012bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c0:	f003 0308 	and.w	r3, r3, #8
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin|FDCAN1_TX_Pin;
 80012c8:	2303      	movs	r3, #3
 80012ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80012e0:	2309      	movs	r3, #9
 80012e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012e6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	; (8001304 <HAL_FDCAN_MspInit+0xc8>)
 80012ee:	f001 f94d 	bl	800258c <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80012f2:	bf00      	nop
 80012f4:	37e0      	adds	r7, #224	; 0xe0
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	4000a000 	.word	0x4000a000
 8001300:	58024400 	.word	0x58024400
 8001304:	58020c00 	.word	0x58020c00

08001308 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	; 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a1e      	ldr	r2, [pc, #120]	; (80013a0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d136      	bne.n	8001398 <HAL_TIM_Encoder_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 800132c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001330:	4a1c      	ldr	r2, [pc, #112]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 8001332:	f043 0304 	orr.w	r3, r3, #4
 8001336:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 800133c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001340:	f003 0304 	and.w	r3, r3, #4
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800134e:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 8001350:	f043 0308 	orr.w	r3, r3, #8
 8001354:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_TIM_Encoder_MspInit+0x9c>)
 800135a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001366:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001378:	2302      	movs	r3, #2
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4809      	ldr	r0, [pc, #36]	; (80013a8 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001384:	f001 f902 	bl	800258c <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001388:	2200      	movs	r2, #0
 800138a:	2100      	movs	r1, #0
 800138c:	201e      	movs	r0, #30
 800138e:	f000 fb42 	bl	8001a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001392:	201e      	movs	r0, #30
 8001394:	f000 fb59 	bl	8001a4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001398:	bf00      	nop
 800139a:	3728      	adds	r7, #40	; 0x28
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40000800 	.word	0x40000800
 80013a4:	58024400 	.word	0x58024400
 80013a8:	58020c00 	.word	0x58020c00

080013ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b0b8      	sub	sp, #224	; 0xe0
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013c4:	f107 0310 	add.w	r3, r7, #16
 80013c8:	22bc      	movs	r2, #188	; 0xbc
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f005 fb97 	bl	8006b00 <memset>
  if(huart->Instance==USART3)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a25      	ldr	r2, [pc, #148]	; (800146c <HAL_UART_MspInit+0xc0>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d142      	bne.n	8001462 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013dc:	2302      	movs	r3, #2
 80013de:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e6:	f107 0310 	add.w	r3, r7, #16
 80013ea:	4618      	mov	r0, r3
 80013ec:	f002 fada 	bl	80039a4 <HAL_RCCEx_PeriphCLKConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013f6:	f7ff feef 	bl	80011d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80013fa:	4b1d      	ldr	r3, [pc, #116]	; (8001470 <HAL_UART_MspInit+0xc4>)
 80013fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001400:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <HAL_UART_MspInit+0xc4>)
 8001402:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001406:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800140a:	4b19      	ldr	r3, [pc, #100]	; (8001470 <HAL_UART_MspInit+0xc4>)
 800140c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001410:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001418:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_UART_MspInit+0xc4>)
 800141a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800141e:	4a14      	ldr	r2, [pc, #80]	; (8001470 <HAL_UART_MspInit+0xc4>)
 8001420:	f043 0308 	orr.w	r3, r3, #8
 8001424:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_UART_MspInit+0xc4>)
 800142a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001436:	f44f 7340 	mov.w	r3, #768	; 0x300
 800143a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2300      	movs	r3, #0
 800144c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001450:	2307      	movs	r3, #7
 8001452:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001456:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	; (8001474 <HAL_UART_MspInit+0xc8>)
 800145e:	f001 f895 	bl	800258c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001462:	bf00      	nop
 8001464:	37e0      	adds	r7, #224	; 0xe0
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40004800 	.word	0x40004800
 8001470:	58024400 	.word	0x58024400
 8001474:	58020c00 	.word	0x58020c00

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800147c:	e7fe      	b.n	800147c <NMI_Handler+0x4>

0800147e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001482:	e7fe      	b.n	8001482 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	e7fe      	b.n	8001488 <MemManage_Handler+0x4>

0800148a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800148e:	e7fe      	b.n	800148e <BusFault_Handler+0x4>

08001490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001494:	e7fe      	b.n	8001494 <UsageFault_Handler+0x4>

08001496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  indx++;
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <SysTick_Handler+0x60>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <SysTick_Handler+0x60>)
 80014ce:	6013      	str	r3, [r2, #0]
  if (indx == 50) {
 80014d0:	4b13      	ldr	r3, [pc, #76]	; (8001520 <SysTick_Handler+0x60>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b32      	cmp	r3, #50	; 0x32
 80014d6:	d11c      	bne.n	8001512 <SysTick_Handler+0x52>
    int16_t newPos = position;
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <SysTick_Handler+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	80fb      	strh	r3, [r7, #6]

    // Check for position change to avoid division by zero
    if (newPos != oldpos) {
 80014de:	4b12      	ldr	r3, [pc, #72]	; (8001528 <SysTick_Handler+0x68>)
 80014e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d009      	beq.n	8001500 <SysTick_Handler+0x40>
      speed = ((newPos - oldpos) * 2); // speed in clicks
 80014ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014f0:	4a0d      	ldr	r2, [pc, #52]	; (8001528 <SysTick_Handler+0x68>)
 80014f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014f6:	1a9b      	subs	r3, r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4a0c      	ldr	r2, [pc, #48]	; (800152c <SysTick_Handler+0x6c>)
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	e002      	b.n	8001506 <SysTick_Handler+0x46>
    } else {
      speed = 0; // Handle division by zero, set speed to zero
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <SysTick_Handler+0x6c>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
    }

    oldpos = newPos;
 8001506:	4a08      	ldr	r2, [pc, #32]	; (8001528 <SysTick_Handler+0x68>)
 8001508:	88fb      	ldrh	r3, [r7, #6]
 800150a:	8013      	strh	r3, [r2, #0]
    indx = 0;
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <SysTick_Handler+0x60>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001512:	f000 f979 	bl	8001808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	240003d0 	.word	0x240003d0
 8001524:	240003ca 	.word	0x240003ca
 8001528:	240003cc 	.word	0x240003cc
 800152c:	240003c0 	.word	0x240003c0

08001530 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <TIM4_IRQHandler+0x10>)
 8001536:	f003 fef1 	bl	800531c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	240002a0 	.word	0x240002a0

08001544 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	return 1;
 8001548:	2301      	movs	r3, #1
}
 800154a:	4618      	mov	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <_kill>:

int _kill(int pid, int sig)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800155e:	f005 fa97 	bl	8006a90 <__errno>
 8001562:	4603      	mov	r3, r0
 8001564:	2216      	movs	r2, #22
 8001566:	601a      	str	r2, [r3, #0]
	return -1;
 8001568:	f04f 33ff 	mov.w	r3, #4294967295
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <_exit>:

void _exit (int status)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800157c:	f04f 31ff 	mov.w	r1, #4294967295
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ffe7 	bl	8001554 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001586:	e7fe      	b.n	8001586 <_exit+0x12>

08001588 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	e00a      	b.n	80015b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800159a:	f3af 8000 	nop.w
 800159e:	4601      	mov	r1, r0
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	1c5a      	adds	r2, r3, #1
 80015a4:	60ba      	str	r2, [r7, #8]
 80015a6:	b2ca      	uxtb	r2, r1
 80015a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	3301      	adds	r3, #1
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	dbf0      	blt.n	800159a <_read+0x12>
	}

return len;
 80015b8:	687b      	ldr	r3, [r7, #4]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b086      	sub	sp, #24
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	60f8      	str	r0, [r7, #12]
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e009      	b.n	80015e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	1c5a      	adds	r2, r3, #1
 80015d8:	60ba      	str	r2, [r7, #8]
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fe01 	bl	80011e4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	3301      	adds	r3, #1
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	dbf1      	blt.n	80015d4 <_write+0x12>
	}
	return len;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_close>:

int _close(int file)
{
 80015fa:	b480      	push	{r7}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
	return -1;
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001606:	4618      	mov	r0, r3
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001622:	605a      	str	r2, [r3, #4]
	return 0;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <_isatty>:

int _isatty(int file)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
	return 1;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
	return 0;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
	...

08001664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800166c:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <_sbrk+0x5c>)
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <_sbrk+0x60>)
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001678:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <_sbrk+0x64>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <_sbrk+0x64>)
 8001682:	4a12      	ldr	r2, [pc, #72]	; (80016cc <_sbrk+0x68>)
 8001684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	429a      	cmp	r2, r3
 8001692:	d207      	bcs.n	80016a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001694:	f005 f9fc 	bl	8006a90 <__errno>
 8001698:	4603      	mov	r3, r0
 800169a:	220c      	movs	r2, #12
 800169c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
 80016a2:	e009      	b.n	80016b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <_sbrk+0x64>)
 80016b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	24080000 	.word	0x24080000
 80016c4:	00000400 	.word	0x00000400
 80016c8:	240003d4 	.word	0x240003d4
 80016cc:	240003f0 	.word	0x240003f0

080016d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001708 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016d4:	f7ff f9d2 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d8:	480c      	ldr	r0, [pc, #48]	; (800170c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016da:	490d      	ldr	r1, [pc, #52]	; (8001710 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016dc:	4a0d      	ldr	r2, [pc, #52]	; (8001714 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e0:	e002      	b.n	80016e8 <LoopCopyDataInit>

080016e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e6:	3304      	adds	r3, #4

080016e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ec:	d3f9      	bcc.n	80016e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f0:	4c0a      	ldr	r4, [pc, #40]	; (800171c <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f4:	e001      	b.n	80016fa <LoopFillZerobss>

080016f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f8:	3204      	adds	r2, #4

080016fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016fc:	d3fb      	bcc.n	80016f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fe:	f005 f9cd 	bl	8006a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001702:	f7ff fa75 	bl	8000bf0 <main>
  bx  lr
 8001706:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001708:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800170c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001710:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 8001714:	0800b76c 	.word	0x0800b76c
  ldr r2, =_sbss
 8001718:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 800171c:	240003ec 	.word	0x240003ec

08001720 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC3_IRQHandler>
	...

08001724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800172a:	2003      	movs	r0, #3
 800172c:	f000 f968 	bl	8001a00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001730:	f001 ff62 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8001734:	4602      	mov	r2, r0
 8001736:	4b15      	ldr	r3, [pc, #84]	; (800178c <HAL_Init+0x68>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	0a1b      	lsrs	r3, r3, #8
 800173c:	f003 030f 	and.w	r3, r3, #15
 8001740:	4913      	ldr	r1, [pc, #76]	; (8001790 <HAL_Init+0x6c>)
 8001742:	5ccb      	ldrb	r3, [r1, r3]
 8001744:	f003 031f 	and.w	r3, r3, #31
 8001748:	fa22 f303 	lsr.w	r3, r2, r3
 800174c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800174e:	4b0f      	ldr	r3, [pc, #60]	; (800178c <HAL_Init+0x68>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <HAL_Init+0x6c>)
 8001758:	5cd3      	ldrb	r3, [r2, r3]
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	fa22 f303 	lsr.w	r3, r2, r3
 8001764:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <HAL_Init+0x70>)
 8001766:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001768:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <HAL_Init+0x74>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800176e:	200f      	movs	r0, #15
 8001770:	f000 f814 	bl	800179c <HAL_InitTick>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e002      	b.n	8001784 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800177e:	f7ff fd43 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	58024400 	.word	0x58024400
 8001790:	0800b264 	.word	0x0800b264
 8001794:	24000004 	.word	0x24000004
 8001798:	24000000 	.word	0x24000000

0800179c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80017a4:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_InitTick+0x60>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e021      	b.n	80017f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <HAL_InitTick+0x64>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <HAL_InitTick+0x60>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017be:	fbb3 f3f1 	udiv	r3, r3, r1
 80017c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 f94d 	bl	8001a66 <HAL_SYSTICK_Config>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e00e      	b.n	80017f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b0f      	cmp	r3, #15
 80017da:	d80a      	bhi.n	80017f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017dc:	2200      	movs	r2, #0
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	f000 f917 	bl	8001a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e8:	4a06      	ldr	r2, [pc, #24]	; (8001804 <HAL_InitTick+0x68>)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
 80017f0:	e000      	b.n	80017f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	2400000c 	.word	0x2400000c
 8001800:	24000000 	.word	0x24000000
 8001804:	24000008 	.word	0x24000008

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	; (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	2400000c 	.word	0x2400000c
 800182c:	240003d8 	.word	0x240003d8

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	; (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	240003d8 	.word	0x240003d8

08001848 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800184c:	4b03      	ldr	r3, [pc, #12]	; (800185c <HAL_GetREVID+0x14>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	0c1b      	lsrs	r3, r3, #16
}
 8001852:	4618      	mov	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	5c001000 	.word	0x5c001000

08001860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001870:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001876:	68ba      	ldr	r2, [r7, #8]
 8001878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800187c:	4013      	ands	r3, r2
 800187e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	4313      	orrs	r3, r2
 800188c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188e:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	60d3      	str	r3, [r2, #12]
}
 8001894:	bf00      	nop
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	e000ed00 	.word	0xe000ed00
 80018a4:	05fa0000 	.word	0x05fa0000

080018a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ac:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	0a1b      	lsrs	r3, r3, #8
 80018b2:	f003 0307 	and.w	r3, r3, #7
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	db0b      	blt.n	80018ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	f003 021f 	and.w	r2, r3, #31
 80018dc:	4907      	ldr	r1, [pc, #28]	; (80018fc <__NVIC_EnableIRQ+0x38>)
 80018de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e2:	095b      	lsrs	r3, r3, #5
 80018e4:	2001      	movs	r0, #1
 80018e6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	e000e100 	.word	0xe000e100

08001900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	6039      	str	r1, [r7, #0]
 800190a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800190c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001910:	2b00      	cmp	r3, #0
 8001912:	db0a      	blt.n	800192a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	b2da      	uxtb	r2, r3
 8001918:	490c      	ldr	r1, [pc, #48]	; (800194c <__NVIC_SetPriority+0x4c>)
 800191a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	b2d2      	uxtb	r2, r2
 8001922:	440b      	add	r3, r1
 8001924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001928:	e00a      	b.n	8001940 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	b2da      	uxtb	r2, r3
 800192e:	4908      	ldr	r1, [pc, #32]	; (8001950 <__NVIC_SetPriority+0x50>)
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	3b04      	subs	r3, #4
 8001938:	0112      	lsls	r2, r2, #4
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	440b      	add	r3, r1
 800193e:	761a      	strb	r2, [r3, #24]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	e000e100 	.word	0xe000e100
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001954:	b480      	push	{r7}
 8001956:	b089      	sub	sp, #36	; 0x24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f1c3 0307 	rsb	r3, r3, #7
 800196e:	2b04      	cmp	r3, #4
 8001970:	bf28      	it	cs
 8001972:	2304      	movcs	r3, #4
 8001974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3304      	adds	r3, #4
 800197a:	2b06      	cmp	r3, #6
 800197c:	d902      	bls.n	8001984 <NVIC_EncodePriority+0x30>
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3b03      	subs	r3, #3
 8001982:	e000      	b.n	8001986 <NVIC_EncodePriority+0x32>
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	f04f 32ff 	mov.w	r2, #4294967295
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43da      	mvns	r2, r3
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	401a      	ands	r2, r3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800199c:	f04f 31ff 	mov.w	r1, #4294967295
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	43d9      	mvns	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	4313      	orrs	r3, r2
         );
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3724      	adds	r7, #36	; 0x24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
	...

080019bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019cc:	d301      	bcc.n	80019d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ce:	2301      	movs	r3, #1
 80019d0:	e00f      	b.n	80019f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019d2:	4a0a      	ldr	r2, [pc, #40]	; (80019fc <SysTick_Config+0x40>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019da:	210f      	movs	r1, #15
 80019dc:	f04f 30ff 	mov.w	r0, #4294967295
 80019e0:	f7ff ff8e 	bl	8001900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <SysTick_Config+0x40>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ea:	4b04      	ldr	r3, [pc, #16]	; (80019fc <SysTick_Config+0x40>)
 80019ec:	2207      	movs	r2, #7
 80019ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	e000e010 	.word	0xe000e010

08001a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff ff29 	bl	8001860 <__NVIC_SetPriorityGrouping>
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b086      	sub	sp, #24
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a24:	f7ff ff40 	bl	80018a8 <__NVIC_GetPriorityGrouping>
 8001a28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	68b9      	ldr	r1, [r7, #8]
 8001a2e:	6978      	ldr	r0, [r7, #20]
 8001a30:	f7ff ff90 	bl	8001954 <NVIC_EncodePriority>
 8001a34:	4602      	mov	r2, r0
 8001a36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff5f 	bl	8001900 <__NVIC_SetPriority>
}
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	4603      	mov	r3, r0
 8001a52:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff33 	bl	80018c4 <__NVIC_EnableIRQ>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ffa4 	bl	80019bc <SysTick_Config>
 8001a74:	4603      	mov	r3, r0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b098      	sub	sp, #96	; 0x60
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001a88:	4a84      	ldr	r2, [pc, #528]	; (8001c9c <HAL_FDCAN_Init+0x21c>)
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	4611      	mov	r1, r2
 8001a90:	224c      	movs	r2, #76	; 0x4c
 8001a92:	4618      	mov	r0, r3
 8001a94:	f005 f826 	bl	8006ae4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e1c6      	b.n	8001e30 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a7e      	ldr	r2, [pc, #504]	; (8001ca0 <HAL_FDCAN_Init+0x220>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d106      	bne.n	8001aba <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d106      	bne.n	8001ad4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff fbb4 	bl	800123c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	699a      	ldr	r2, [r3, #24]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f022 0210 	bic.w	r2, r2, #16
 8001ae2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ae4:	f7ff fea4 	bl	8001830 <HAL_GetTick>
 8001ae8:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001aea:	e014      	b.n	8001b16 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001aec:	f7ff fea0 	bl	8001830 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b0a      	cmp	r3, #10
 8001af8:	d90d      	bls.n	8001b16 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e18c      	b.n	8001e30 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0308 	and.w	r3, r3, #8
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d0e3      	beq.n	8001aec <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	699a      	ldr	r2, [r3, #24]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0201 	orr.w	r2, r2, #1
 8001b32:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b34:	f7ff fe7c 	bl	8001830 <HAL_GetTick>
 8001b38:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001b3a:	e014      	b.n	8001b66 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001b3c:	f7ff fe78 	bl	8001830 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b0a      	cmp	r3, #10
 8001b48:	d90d      	bls.n	8001b66 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e164      	b.n	8001e30 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0e3      	beq.n	8001b3c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	699a      	ldr	r2, [r3, #24]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0202 	orr.w	r2, r2, #2
 8001b82:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	7c1b      	ldrb	r3, [r3, #16]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d108      	bne.n	8001b9e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	699a      	ldr	r2, [r3, #24]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b9a:	619a      	str	r2, [r3, #24]
 8001b9c:	e007      	b.n	8001bae <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	699a      	ldr	r2, [r3, #24]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bac:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	7c5b      	ldrb	r3, [r3, #17]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d108      	bne.n	8001bc8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699a      	ldr	r2, [r3, #24]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001bc4:	619a      	str	r2, [r3, #24]
 8001bc6:	e007      	b.n	8001bd8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	699a      	ldr	r2, [r3, #24]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001bd6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7c9b      	ldrb	r3, [r3, #18]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d108      	bne.n	8001bf2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	699a      	ldr	r2, [r3, #24]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001bee:	619a      	str	r2, [r3, #24]
 8001bf0:	e007      	b.n	8001c02 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699a      	ldr	r2, [r3, #24]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c00:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	430a      	orrs	r2, r1
 8001c16:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699a      	ldr	r2, [r3, #24]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001c26:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691a      	ldr	r2, [r3, #16]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0210 	bic.w	r2, r2, #16
 8001c36:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d108      	bne.n	8001c52 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	699a      	ldr	r2, [r3, #24]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0204 	orr.w	r2, r2, #4
 8001c4e:	619a      	str	r2, [r3, #24]
 8001c50:	e030      	b.n	8001cb4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d02c      	beq.n	8001cb4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d020      	beq.n	8001ca4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	699a      	ldr	r2, [r3, #24]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c70:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	691a      	ldr	r2, [r3, #16]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f042 0210 	orr.w	r2, r2, #16
 8001c80:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d114      	bne.n	8001cb4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	699a      	ldr	r2, [r3, #24]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0220 	orr.w	r2, r2, #32
 8001c98:	619a      	str	r2, [r3, #24]
 8001c9a:	e00b      	b.n	8001cb4 <HAL_FDCAN_Init+0x234>
 8001c9c:	0800b218 	.word	0x0800b218
 8001ca0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	699a      	ldr	r2, [r3, #24]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0220 	orr.w	r2, r2, #32
 8001cb2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001cc4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001ccc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001cdc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001cde:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ce8:	d115      	bne.n	8001d16 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cee:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001cf8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8001d02:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001d12:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001d14:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00a      	beq.n	8001d34 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3c:	4413      	add	r3, r2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d011      	beq.n	8001d66 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001d4a:	f023 0107 	bic.w	r1, r3, #7
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	3360      	adds	r3, #96	; 0x60
 8001d56:	443b      	add	r3, r7
 8001d58:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d011      	beq.n	8001d92 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001d76:	f023 0107 	bic.w	r1, r3, #7
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	3360      	adds	r3, #96	; 0x60
 8001d82:	443b      	add	r3, r7
 8001d84:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d012      	beq.n	8001dc0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001da2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	3360      	adds	r3, #96	; 0x60
 8001dae:	443b      	add	r3, r7
 8001db0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001db4:	011a      	lsls	r2, r3, #4
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d012      	beq.n	8001dee <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001dd0:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	3360      	adds	r3, #96	; 0x60
 8001ddc:	443b      	add	r3, r7
 8001dde:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001de2:	021a      	lsls	r2, r3, #8
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a11      	ldr	r2, [pc, #68]	; (8001e38 <HAL_FDCAN_Init+0x3b8>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d107      	bne.n	8001e08 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f022 0203 	bic.w	r2, r2, #3
 8001e06:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f9af 	bl	8002184 <FDCAN_CalcultateRamBlockAddresses>
 8001e26:	4603      	mov	r3, r0
 8001e28:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8001e2c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3760      	adds	r7, #96	; 0x60
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	4000a000 	.word	0x4000a000

08001e3c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001e4c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d002      	beq.n	8001e5a <HAL_FDCAN_ConfigFilter+0x1e>
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d157      	bne.n	8001f0a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d12b      	bne.n	8001eba <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b07      	cmp	r3, #7
 8001e68:	d10d      	bne.n	8001e86 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001e76:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001e7c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001e7e:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	e00e      	b.n	8001ea4 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001e92:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001e9a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	697a      	ldr	r2, [r7, #20]
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	e025      	b.n	8001f06 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	075a      	lsls	r2, r3, #29
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2b07      	cmp	r3, #7
 8001ece:	d103      	bne.n	8001ed8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	e006      	b.n	8001ee6 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	079a      	lsls	r2, r3, #30
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	4413      	add	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3304      	adds	r3, #4
 8001efe:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	e008      	b.n	8001f1c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f10:	f043 0202 	orr.w	r2, r3, #2
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
  }
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	371c      	adds	r7, #28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d110      	bne.n	8001f64 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001f4a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001f50:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001f5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	e008      	b.n	8001f76 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f6a:	f043 0204 	orr.w	r2, r3, #4
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
  }
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d111      	bne.n	8001fba <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2202      	movs	r2, #2
 8001f9a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699a      	ldr	r2, [r3, #24]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0201 	bic.w	r2, r2, #1
 8001fac:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	e008      	b.n	8001fcc <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001fc0:	f043 0204 	orr.w	r2, r3, #4
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
  }
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d141      	bne.n	8002074 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ff8:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002006:	f043 0220 	orr.w	r2, r3, #32
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e038      	b.n	8002086 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800201c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d009      	beq.n	8002038 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800202a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e026      	b.n	8002086 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002040:	0c1b      	lsrs	r3, r3, #16
 8002042:	f003 031f 	and.w	r3, r3, #31
 8002046:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 fa1e 	bl	8002490 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2101      	movs	r1, #1
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	fa01 f202 	lsl.w	r2, r1, r2
 8002060:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002064:	2201      	movs	r2, #1
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	409a      	lsls	r2, r3
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 8002070:	2300      	movs	r3, #0
 8002072:	e008      	b.n	8002086 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800207a:	f043 0208 	orr.w	r2, r3, #8
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
  }
}
 8002086:	4618      	mov	r0, r3
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8002090:	b480      	push	{r7}
 8002092:	b087      	sub	sp, #28
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80020a2:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d002      	beq.n	80020b0 <HAL_FDCAN_ActivateNotification+0x20>
 80020aa:	7dfb      	ldrb	r3, [r7, #23]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d155      	bne.n	800215c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d108      	bne.n	80020d0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f042 0201 	orr.w	r2, r2, #1
 80020cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80020ce:	e014      	b.n	80020fa <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	4013      	ands	r3, r2
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d108      	bne.n	80020f2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0202 	orr.w	r2, r2, #2
 80020ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80020f0:	e003      	b.n	80020fa <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2203      	movs	r2, #3
 80020f8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002100:	2b00      	cmp	r3, #0
 8002102:	d009      	beq.n	8002118 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	430a      	orrs	r2, r1
 8002114:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211e:	2b00      	cmp	r3, #0
 8002120:	d009      	beq.n	8002136 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	430a      	orrs	r2, r1
 8002132:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800213c:	68ba      	ldr	r2, [r7, #8]
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <HAL_FDCAN_ActivateNotification+0xec>)
 8002140:	4013      	ands	r3, r2
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	430b      	orrs	r3, r1
 8002148:	6553      	str	r3, [r2, #84]	; 0x54
 800214a:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <HAL_FDCAN_ActivateNotification+0xf0>)
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	0f9b      	lsrs	r3, r3, #30
 8002152:	490b      	ldr	r1, [pc, #44]	; (8002180 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002154:	4313      	orrs	r3, r2
 8002156:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	e008      	b.n	800216e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002162:	f043 0202 	orr.w	r2, r3, #2
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
  }
}
 800216e:	4618      	mov	r0, r3
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	3fcfffff 	.word	0x3fcfffff
 8002180:	4000a800 	.word	0x4000a800

08002184 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002190:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800219a:	4ba7      	ldr	r3, [pc, #668]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800219c:	4013      	ands	r3, r2
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	0091      	lsls	r1, r2, #2
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	430b      	orrs	r3, r1
 80021a8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021b4:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	4413      	add	r3, r2
 80021d0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80021da:	4b97      	ldr	r3, [pc, #604]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80021dc:	4013      	ands	r3, r2
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	0091      	lsls	r1, r2, #2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	430b      	orrs	r3, r1
 80021e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f4:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fc:	041a      	lsls	r2, r3, #16
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	4413      	add	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800221c:	4b86      	ldr	r3, [pc, #536]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800221e:	4013      	ands	r3, r2
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	0091      	lsls	r1, r2, #2
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6812      	ldr	r2, [r2, #0]
 8002228:	430b      	orrs	r3, r1
 800222a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002236:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	041a      	lsls	r2, r3, #16
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002252:	fb02 f303 	mul.w	r3, r2, r3
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	4413      	add	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002264:	4b74      	ldr	r3, [pc, #464]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002266:	4013      	ands	r3, r2
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	0091      	lsls	r1, r2, #2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6812      	ldr	r2, [r2, #0]
 8002270:	430b      	orrs	r3, r1
 8002272:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800227e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002286:	041a      	lsls	r2, r3, #16
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	4413      	add	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80022ac:	4b62      	ldr	r3, [pc, #392]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	0091      	lsls	r1, r2, #2
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80022c6:	fb02 f303 	mul.w	r3, r2, r3
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	4413      	add	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80022d8:	4b57      	ldr	r3, [pc, #348]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80022da:	4013      	ands	r3, r2
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	0091      	lsls	r1, r2, #2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	430b      	orrs	r3, r1
 80022e6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80022f2:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022fa:	041a      	lsls	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	430a      	orrs	r2, r1
 8002302:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	68ba      	ldr	r2, [r7, #8]
 800230e:	4413      	add	r3, r2
 8002310:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800231a:	4b47      	ldr	r3, [pc, #284]	; (8002438 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800231c:	4013      	ands	r3, r2
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	0091      	lsls	r1, r2, #2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	430b      	orrs	r3, r1
 8002328:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002334:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233c:	041a      	lsls	r2, r3, #16
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002350:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002358:	061a      	lsls	r2, r3, #24
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002368:	4b34      	ldr	r3, [pc, #208]	; (800243c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800236a:	4413      	add	r3, r2
 800236c:	009a      	lsls	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	441a      	add	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	441a      	add	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800239e:	fb01 f303 	mul.w	r3, r1, r3
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	441a      	add	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80023b6:	fb01 f303 	mul.w	r3, r1, r3
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	441a      	add	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80023ce:	fb01 f303 	mul.w	r3, r1, r3
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	441a      	add	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	441a      	add	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80023fe:	fb01 f303 	mul.w	r3, r1, r3
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	441a      	add	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800241a:	fb01 f303 	mul.w	r3, r1, r3
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	441a      	add	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800242e:	4a04      	ldr	r2, [pc, #16]	; (8002440 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d915      	bls.n	8002460 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002434:	e006      	b.n	8002444 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002436:	bf00      	nop
 8002438:	ffff0003 	.word	0xffff0003
 800243c:	10002b00 	.word	0x10002b00
 8002440:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800244a:	f043 0220 	orr.w	r2, r3, #32
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2203      	movs	r2, #3
 8002458:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e010      	b.n	8002482 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	e005      	b.n	8002474 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3304      	adds	r3, #4
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	429a      	cmp	r2, r3
 800247e:	d3f3      	bcc.n	8002468 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop

08002490 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 8002490:	b480      	push	{r7}
 8002492:	b089      	sub	sp, #36	; 0x24
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10a      	bne.n	80024bc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80024ae:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	e00a      	b.n	80024d2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80024c4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80024ca:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80024cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80024d0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80024dc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80024e2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80024e8:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80024ee:	4313      	orrs	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024fc:	6839      	ldr	r1, [r7, #0]
 80024fe:	fb01 f303 	mul.w	r3, r1, r3
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	69fa      	ldr	r2, [r7, #28]
 800250c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	3304      	adds	r3, #4
 8002512:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	3304      	adds	r3, #4
 800251e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
 8002524:	e020      	b.n	8002568 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	3303      	adds	r3, #3
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	3302      	adds	r3, #2
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	440b      	add	r3, r1
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800253e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	3301      	adds	r3, #1
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	440b      	add	r3, r1
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 800254c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	440a      	add	r2, r1
 8002554:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8002556:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	3304      	adds	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3304      	adds	r3, #4
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	0c1b      	lsrs	r3, r3, #16
 800256e:	4a06      	ldr	r2, [pc, #24]	; (8002588 <FDCAN_CopyMessageToRAM+0xf8>)
 8002570:	5cd3      	ldrb	r3, [r2, r3]
 8002572:	461a      	mov	r2, r3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	4293      	cmp	r3, r2
 8002578:	d3d5      	bcc.n	8002526 <FDCAN_CopyMessageToRAM+0x96>
  }
}
 800257a:	bf00      	nop
 800257c:	bf00      	nop
 800257e:	3724      	adds	r7, #36	; 0x24
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	0800b274 	.word	0x0800b274

0800258c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	; 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800259a:	4b89      	ldr	r3, [pc, #548]	; (80027c0 <HAL_GPIO_Init+0x234>)
 800259c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800259e:	e194      	b.n	80028ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2101      	movs	r1, #1
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8186 	beq.w	80028c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d005      	beq.n	80025d0 <HAL_GPIO_Init+0x44>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d130      	bne.n	8002632 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	2203      	movs	r2, #3
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002606:	2201      	movs	r2, #1
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	4013      	ands	r3, r2
 8002614:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	091b      	lsrs	r3, r3, #4
 800261c:	f003 0201 	and.w	r2, r3, #1
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	4313      	orrs	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	2b03      	cmp	r3, #3
 800263c:	d017      	beq.n	800266e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	2203      	movs	r2, #3
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43db      	mvns	r3, r3
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	4013      	ands	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d123      	bne.n	80026c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	08da      	lsrs	r2, r3, #3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3208      	adds	r2, #8
 8002682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002686:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	220f      	movs	r2, #15
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	08da      	lsrs	r2, r3, #3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3208      	adds	r2, #8
 80026bc:	69b9      	ldr	r1, [r7, #24]
 80026be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	2203      	movs	r2, #3
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 0203 	and.w	r2, r3, #3
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80e0 	beq.w	80028c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002704:	4b2f      	ldr	r3, [pc, #188]	; (80027c4 <HAL_GPIO_Init+0x238>)
 8002706:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800270a:	4a2e      	ldr	r2, [pc, #184]	; (80027c4 <HAL_GPIO_Init+0x238>)
 800270c:	f043 0302 	orr.w	r3, r3, #2
 8002710:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002714:	4b2b      	ldr	r3, [pc, #172]	; (80027c4 <HAL_GPIO_Init+0x238>)
 8002716:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002722:	4a29      	ldr	r2, [pc, #164]	; (80027c8 <HAL_GPIO_Init+0x23c>)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	089b      	lsrs	r3, r3, #2
 8002728:	3302      	adds	r3, #2
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	220f      	movs	r2, #15
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a20      	ldr	r2, [pc, #128]	; (80027cc <HAL_GPIO_Init+0x240>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d052      	beq.n	80027f4 <HAL_GPIO_Init+0x268>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a1f      	ldr	r2, [pc, #124]	; (80027d0 <HAL_GPIO_Init+0x244>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d031      	beq.n	80027ba <HAL_GPIO_Init+0x22e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a1e      	ldr	r2, [pc, #120]	; (80027d4 <HAL_GPIO_Init+0x248>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d02b      	beq.n	80027b6 <HAL_GPIO_Init+0x22a>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a1d      	ldr	r2, [pc, #116]	; (80027d8 <HAL_GPIO_Init+0x24c>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d025      	beq.n	80027b2 <HAL_GPIO_Init+0x226>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <HAL_GPIO_Init+0x250>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d01f      	beq.n	80027ae <HAL_GPIO_Init+0x222>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a1b      	ldr	r2, [pc, #108]	; (80027e0 <HAL_GPIO_Init+0x254>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d019      	beq.n	80027aa <HAL_GPIO_Init+0x21e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <HAL_GPIO_Init+0x258>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d013      	beq.n	80027a6 <HAL_GPIO_Init+0x21a>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <HAL_GPIO_Init+0x25c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d00d      	beq.n	80027a2 <HAL_GPIO_Init+0x216>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a18      	ldr	r2, [pc, #96]	; (80027ec <HAL_GPIO_Init+0x260>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d007      	beq.n	800279e <HAL_GPIO_Init+0x212>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a17      	ldr	r2, [pc, #92]	; (80027f0 <HAL_GPIO_Init+0x264>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d101      	bne.n	800279a <HAL_GPIO_Init+0x20e>
 8002796:	2309      	movs	r3, #9
 8002798:	e02d      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 800279a:	230a      	movs	r3, #10
 800279c:	e02b      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 800279e:	2308      	movs	r3, #8
 80027a0:	e029      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027a2:	2307      	movs	r3, #7
 80027a4:	e027      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027a6:	2306      	movs	r3, #6
 80027a8:	e025      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027aa:	2305      	movs	r3, #5
 80027ac:	e023      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027ae:	2304      	movs	r3, #4
 80027b0:	e021      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027b2:	2303      	movs	r3, #3
 80027b4:	e01f      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e01d      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e01b      	b.n	80027f6 <HAL_GPIO_Init+0x26a>
 80027be:	bf00      	nop
 80027c0:	58000080 	.word	0x58000080
 80027c4:	58024400 	.word	0x58024400
 80027c8:	58000400 	.word	0x58000400
 80027cc:	58020000 	.word	0x58020000
 80027d0:	58020400 	.word	0x58020400
 80027d4:	58020800 	.word	0x58020800
 80027d8:	58020c00 	.word	0x58020c00
 80027dc:	58021000 	.word	0x58021000
 80027e0:	58021400 	.word	0x58021400
 80027e4:	58021800 	.word	0x58021800
 80027e8:	58021c00 	.word	0x58021c00
 80027ec:	58022000 	.word	0x58022000
 80027f0:	58022400 	.word	0x58022400
 80027f4:	2300      	movs	r3, #0
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	f002 0203 	and.w	r2, r2, #3
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	4093      	lsls	r3, r2
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002806:	4938      	ldr	r1, [pc, #224]	; (80028e8 <HAL_GPIO_Init+0x35c>)
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	3302      	adds	r3, #2
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	43db      	mvns	r3, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4013      	ands	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4313      	orrs	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800283a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002842:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002868:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	43db      	mvns	r3, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4013      	ands	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3301      	adds	r3, #1
 80028c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	fa22 f303 	lsr.w	r3, r2, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f47f ae63 	bne.w	80025a0 <HAL_GPIO_Init+0x14>
  }
}
 80028da:	bf00      	nop
 80028dc:	bf00      	nop
 80028de:	3724      	adds	r7, #36	; 0x24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	58000400 	.word	0x58000400

080028ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
 80028f8:	4613      	mov	r3, r2
 80028fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002902:	887a      	ldrh	r2, [r7, #2]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002908:	e003      	b.n	8002912 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800290a:	887b      	ldrh	r3, [r7, #2]
 800290c:	041a      	lsls	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	619a      	str	r2, [r3, #24]
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002928:	4a08      	ldr	r2, [pc, #32]	; (800294c <HAL_HSEM_FastTake+0x2c>)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3320      	adds	r3, #32
 800292e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002932:	4a07      	ldr	r2, [pc, #28]	; (8002950 <HAL_HSEM_FastTake+0x30>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d101      	bne.n	800293c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	e000      	b.n	800293e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
}
 800293e:	4618      	mov	r0, r3
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	58026400 	.word	0x58026400
 8002950:	80000300 	.word	0x80000300

08002954 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800295e:	4906      	ldr	r1, [pc, #24]	; (8002978 <HAL_HSEM_Release+0x24>)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	58026400 	.word	0x58026400

0800297c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002984:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	2b06      	cmp	r3, #6
 800298e:	d00a      	beq.n	80029a6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002990:	4b26      	ldr	r3, [pc, #152]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	429a      	cmp	r2, r3
 800299c:	d001      	beq.n	80029a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e040      	b.n	8002a24 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80029a2:	2300      	movs	r3, #0
 80029a4:	e03e      	b.n	8002a24 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80029a6:	4b21      	ldr	r3, [pc, #132]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80029ae:	491f      	ldr	r1, [pc, #124]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80029b6:	f7fe ff3b 	bl	8001830 <HAL_GetTick>
 80029ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029bc:	e009      	b.n	80029d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80029be:	f7fe ff37 	bl	8001830 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029cc:	d901      	bls.n	80029d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e028      	b.n	8002a24 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029d2:	4b16      	ldr	r3, [pc, #88]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029de:	d1ee      	bne.n	80029be <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b1e      	cmp	r3, #30
 80029e4:	d008      	beq.n	80029f8 <HAL_PWREx_ConfigSupply+0x7c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b2e      	cmp	r3, #46	; 0x2e
 80029ea:	d005      	beq.n	80029f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b1d      	cmp	r3, #29
 80029f0:	d002      	beq.n	80029f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b2d      	cmp	r3, #45	; 0x2d
 80029f6:	d114      	bne.n	8002a22 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80029f8:	f7fe ff1a 	bl	8001830 <HAL_GetTick>
 80029fc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80029fe:	e009      	b.n	8002a14 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002a00:	f7fe ff16 	bl	8001830 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a0e:	d901      	bls.n	8002a14 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e007      	b.n	8002a24 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002a14:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <HAL_PWREx_ConfigSupply+0xb0>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a20:	d1ee      	bne.n	8002a00 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	58024800 	.word	0x58024800

08002a30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b08c      	sub	sp, #48	; 0x30
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	f000 bc1d 	b.w	800327e <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 8087 	beq.w	8002b60 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a52:	4b99      	ldr	r3, [pc, #612]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a5c:	4b96      	ldr	r3, [pc, #600]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a60:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d007      	beq.n	8002a78 <HAL_RCC_OscConfig+0x48>
 8002a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6a:	2b18      	cmp	r3, #24
 8002a6c:	d110      	bne.n	8002a90 <HAL_RCC_OscConfig+0x60>
 8002a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d10b      	bne.n	8002a90 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a78:	4b8f      	ldr	r3, [pc, #572]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d06c      	beq.n	8002b5e <HAL_RCC_OscConfig+0x12e>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d168      	bne.n	8002b5e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e3f6      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a98:	d106      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x78>
 8002a9a:	4b87      	ldr	r3, [pc, #540]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a86      	ldr	r2, [pc, #536]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e02e      	b.n	8002b06 <HAL_RCC_OscConfig+0xd6>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10c      	bne.n	8002aca <HAL_RCC_OscConfig+0x9a>
 8002ab0:	4b81      	ldr	r3, [pc, #516]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a80      	ldr	r2, [pc, #512]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b7e      	ldr	r3, [pc, #504]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a7d      	ldr	r2, [pc, #500]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ac6:	6013      	str	r3, [r2, #0]
 8002ac8:	e01d      	b.n	8002b06 <HAL_RCC_OscConfig+0xd6>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCC_OscConfig+0xbe>
 8002ad4:	4b78      	ldr	r3, [pc, #480]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a77      	ldr	r2, [pc, #476]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ada:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	4b75      	ldr	r3, [pc, #468]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a74      	ldr	r2, [pc, #464]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	e00b      	b.n	8002b06 <HAL_RCC_OscConfig+0xd6>
 8002aee:	4b72      	ldr	r3, [pc, #456]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a71      	ldr	r2, [pc, #452]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	4b6f      	ldr	r3, [pc, #444]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a6e      	ldr	r2, [pc, #440]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b04:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d013      	beq.n	8002b36 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0e:	f7fe fe8f 	bl	8001830 <HAL_GetTick>
 8002b12:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b16:	f7fe fe8b 	bl	8001830 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b64      	cmp	r3, #100	; 0x64
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e3aa      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b28:	4b63      	ldr	r3, [pc, #396]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0f0      	beq.n	8002b16 <HAL_RCC_OscConfig+0xe6>
 8002b34:	e014      	b.n	8002b60 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b36:	f7fe fe7b 	bl	8001830 <HAL_GetTick>
 8002b3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b3e:	f7fe fe77 	bl	8001830 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b64      	cmp	r3, #100	; 0x64
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e396      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b50:	4b59      	ldr	r3, [pc, #356]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d1f0      	bne.n	8002b3e <HAL_RCC_OscConfig+0x10e>
 8002b5c:	e000      	b.n	8002b60 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80cb 	beq.w	8002d04 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b6e:	4b52      	ldr	r3, [pc, #328]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b76:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b78:	4b4f      	ldr	r3, [pc, #316]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d007      	beq.n	8002b94 <HAL_RCC_OscConfig+0x164>
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	2b18      	cmp	r3, #24
 8002b88:	d156      	bne.n	8002c38 <HAL_RCC_OscConfig+0x208>
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d151      	bne.n	8002c38 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b94:	4b48      	ldr	r3, [pc, #288]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d005      	beq.n	8002bac <HAL_RCC_OscConfig+0x17c>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e368      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002bac:	4b42      	ldr	r3, [pc, #264]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f023 0219 	bic.w	r2, r3, #25
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	493f      	ldr	r1, [pc, #252]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002bbe:	f7fe fe37 	bl	8001830 <HAL_GetTick>
 8002bc2:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7fe fe33 	bl	8001830 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e352      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bd8:	4b37      	ldr	r3, [pc, #220]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	f7fe fe30 	bl	8001848 <HAL_GetREVID>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f241 0203 	movw	r2, #4099	; 0x1003
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d817      	bhi.n	8002c22 <HAL_RCC_OscConfig+0x1f2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	2b40      	cmp	r3, #64	; 0x40
 8002bf8:	d108      	bne.n	8002c0c <HAL_RCC_OscConfig+0x1dc>
 8002bfa:	4b2f      	ldr	r3, [pc, #188]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002c02:	4a2d      	ldr	r2, [pc, #180]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c08:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c0a:	e07b      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0c:	4b2a      	ldr	r3, [pc, #168]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	031b      	lsls	r3, r3, #12
 8002c1a:	4927      	ldr	r1, [pc, #156]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c20:	e070      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c22:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	061b      	lsls	r3, r3, #24
 8002c30:	4921      	ldr	r1, [pc, #132]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c36:	e065      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d048      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c40:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 0219 	bic.w	r2, r3, #25
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	491a      	ldr	r1, [pc, #104]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c52:	f7fe fded 	bl	8001830 <HAL_GetTick>
 8002c56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c5a:	f7fe fde9 	bl	8001830 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e308      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c6c:	4b12      	ldr	r3, [pc, #72]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c78:	f7fe fde6 	bl	8001848 <HAL_GetREVID>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f241 0203 	movw	r2, #4099	; 0x1003
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d81a      	bhi.n	8002cbc <HAL_RCC_OscConfig+0x28c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	2b40      	cmp	r3, #64	; 0x40
 8002c8c:	d108      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x270>
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002c96:	4a08      	ldr	r2, [pc, #32]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c9c:	6053      	str	r3, [r2, #4]
 8002c9e:	e031      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	031b      	lsls	r3, r3, #12
 8002cae:	4902      	ldr	r1, [pc, #8]	; (8002cb8 <HAL_RCC_OscConfig+0x288>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	604b      	str	r3, [r1, #4]
 8002cb4:	e026      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
 8002cb6:	bf00      	nop
 8002cb8:	58024400 	.word	0x58024400
 8002cbc:	4b9a      	ldr	r3, [pc, #616]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	061b      	lsls	r3, r3, #24
 8002cca:	4997      	ldr	r1, [pc, #604]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	604b      	str	r3, [r1, #4]
 8002cd0:	e018      	b.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd2:	4b95      	ldr	r3, [pc, #596]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a94      	ldr	r2, [pc, #592]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002cd8:	f023 0301 	bic.w	r3, r3, #1
 8002cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cde:	f7fe fda7 	bl	8001830 <HAL_GetTick>
 8002ce2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7fe fda3 	bl	8001830 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e2c2      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cf8:	4b8b      	ldr	r3, [pc, #556]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1f0      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 80a9 	beq.w	8002e64 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d12:	4b85      	ldr	r3, [pc, #532]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d1a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d1c:	4b82      	ldr	r3, [pc, #520]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d007      	beq.n	8002d38 <HAL_RCC_OscConfig+0x308>
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	2b18      	cmp	r3, #24
 8002d2c:	d13a      	bne.n	8002da4 <HAL_RCC_OscConfig+0x374>
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d135      	bne.n	8002da4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d38:	4b7b      	ldr	r3, [pc, #492]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_RCC_OscConfig+0x320>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	69db      	ldr	r3, [r3, #28]
 8002d48:	2b80      	cmp	r3, #128	; 0x80
 8002d4a:	d001      	beq.n	8002d50 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e296      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d50:	f7fe fd7a 	bl	8001848 <HAL_GetREVID>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f241 0203 	movw	r2, #4099	; 0x1003
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d817      	bhi.n	8002d8e <HAL_RCC_OscConfig+0x35e>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d108      	bne.n	8002d78 <HAL_RCC_OscConfig+0x348>
 8002d66:	4b70      	ldr	r3, [pc, #448]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002d6e:	4a6e      	ldr	r2, [pc, #440]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002d74:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d76:	e075      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d78:	4b6b      	ldr	r3, [pc, #428]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	069b      	lsls	r3, r3, #26
 8002d86:	4968      	ldr	r1, [pc, #416]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d8c:	e06a      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d8e:	4b66      	ldr	r3, [pc, #408]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	061b      	lsls	r3, r3, #24
 8002d9c:	4962      	ldr	r1, [pc, #392]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002da2:	e05f      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d042      	beq.n	8002e32 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002dac:	4b5e      	ldr	r3, [pc, #376]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a5d      	ldr	r2, [pc, #372]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002db2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db8:	f7fe fd3a 	bl	8001830 <HAL_GetTick>
 8002dbc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002dc0:	f7fe fd36 	bl	8001830 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e255      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002dd2:	4b55      	ldr	r3, [pc, #340]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f0      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002dde:	f7fe fd33 	bl	8001848 <HAL_GetREVID>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f241 0203 	movw	r2, #4099	; 0x1003
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d817      	bhi.n	8002e1c <HAL_RCC_OscConfig+0x3ec>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	d108      	bne.n	8002e06 <HAL_RCC_OscConfig+0x3d6>
 8002df4:	4b4c      	ldr	r3, [pc, #304]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002dfc:	4a4a      	ldr	r2, [pc, #296]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002dfe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e02:	6053      	str	r3, [r2, #4]
 8002e04:	e02e      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
 8002e06:	4b48      	ldr	r3, [pc, #288]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	069b      	lsls	r3, r3, #26
 8002e14:	4944      	ldr	r1, [pc, #272]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	604b      	str	r3, [r1, #4]
 8002e1a:	e023      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
 8002e1c:	4b42      	ldr	r3, [pc, #264]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	061b      	lsls	r3, r3, #24
 8002e2a:	493f      	ldr	r1, [pc, #252]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	60cb      	str	r3, [r1, #12]
 8002e30:	e018      	b.n	8002e64 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002e32:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a3c      	ldr	r2, [pc, #240]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7fe fcf7 	bl	8001830 <HAL_GetTick>
 8002e42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002e46:	f7fe fcf3 	bl	8001830 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e212      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e58:	4b33      	ldr	r3, [pc, #204]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d036      	beq.n	8002ede <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d019      	beq.n	8002eac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e78:	4b2b      	ldr	r3, [pc, #172]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e7c:	4a2a      	ldr	r2, [pc, #168]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002e7e:	f043 0301 	orr.w	r3, r3, #1
 8002e82:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e84:	f7fe fcd4 	bl	8001830 <HAL_GetTick>
 8002e88:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e8c:	f7fe fcd0 	bl	8001830 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e1ef      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e9e:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0x45c>
 8002eaa:	e018      	b.n	8002ede <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eac:	4b1e      	ldr	r3, [pc, #120]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002eb2:	f023 0301 	bic.w	r3, r3, #1
 8002eb6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb8:	f7fe fcba 	bl	8001830 <HAL_GetTick>
 8002ebc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec0:	f7fe fcb6 	bl	8001830 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e1d5      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ed2:	4b15      	ldr	r3, [pc, #84]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d039      	beq.n	8002f5e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01c      	beq.n	8002f2c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ef2:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a0c      	ldr	r2, [pc, #48]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002ef8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002efc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002efe:	f7fe fc97 	bl	8001830 <HAL_GetTick>
 8002f02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002f06:	f7fe fc93 	bl	8001830 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e1b2      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002f18:	4b03      	ldr	r3, [pc, #12]	; (8002f28 <HAL_RCC_OscConfig+0x4f8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f0      	beq.n	8002f06 <HAL_RCC_OscConfig+0x4d6>
 8002f24:	e01b      	b.n	8002f5e <HAL_RCC_OscConfig+0x52e>
 8002f26:	bf00      	nop
 8002f28:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f2c:	4b9b      	ldr	r3, [pc, #620]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a9a      	ldr	r2, [pc, #616]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002f32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f36:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002f38:	f7fe fc7a 	bl	8001830 <HAL_GetTick>
 8002f3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002f40:	f7fe fc76 	bl	8001830 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e195      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f52:	4b92      	ldr	r3, [pc, #584]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1f0      	bne.n	8002f40 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f000 8081 	beq.w	800306e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f6c:	4b8c      	ldr	r3, [pc, #560]	; (80031a0 <HAL_RCC_OscConfig+0x770>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a8b      	ldr	r2, [pc, #556]	; (80031a0 <HAL_RCC_OscConfig+0x770>)
 8002f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f78:	f7fe fc5a 	bl	8001830 <HAL_GetTick>
 8002f7c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002f80:	f7fe fc56 	bl	8001830 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	; 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e175      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f92:	4b83      	ldr	r3, [pc, #524]	; (80031a0 <HAL_RCC_OscConfig+0x770>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d106      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x584>
 8002fa6:	4b7d      	ldr	r3, [pc, #500]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	4a7c      	ldr	r2, [pc, #496]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb2:	e02d      	b.n	8003010 <HAL_RCC_OscConfig+0x5e0>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10c      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x5a6>
 8002fbc:	4b77      	ldr	r3, [pc, #476]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	4a76      	ldr	r2, [pc, #472]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fc2:	f023 0301 	bic.w	r3, r3, #1
 8002fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc8:	4b74      	ldr	r3, [pc, #464]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fcc:	4a73      	ldr	r2, [pc, #460]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fce:	f023 0304 	bic.w	r3, r3, #4
 8002fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x5e0>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x5c8>
 8002fde:	4b6f      	ldr	r3, [pc, #444]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a6e      	ldr	r2, [pc, #440]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fea:	4b6c      	ldr	r3, [pc, #432]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	4a6b      	ldr	r2, [pc, #428]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x5e0>
 8002ff8:	4b68      	ldr	r3, [pc, #416]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffc:	4a67      	ldr	r2, [pc, #412]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8002ffe:	f023 0301 	bic.w	r3, r3, #1
 8003002:	6713      	str	r3, [r2, #112]	; 0x70
 8003004:	4b65      	ldr	r3, [pc, #404]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003008:	4a64      	ldr	r2, [pc, #400]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800300a:	f023 0304 	bic.w	r3, r3, #4
 800300e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d015      	beq.n	8003044 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7fe fc0a 	bl	8001830 <HAL_GetTick>
 800301c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7fe fc06 	bl	8001830 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	; 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e123      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003036:	4b59      	ldr	r3, [pc, #356]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0ee      	beq.n	8003020 <HAL_RCC_OscConfig+0x5f0>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7fe fbf4 	bl	8001830 <HAL_GetTick>
 8003048:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800304a:	e00a      	b.n	8003062 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe fbf0 	bl	8001830 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f241 3288 	movw	r2, #5000	; 0x1388
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e10d      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003062:	4b4e      	ldr	r3, [pc, #312]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1ee      	bne.n	800304c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8102 	beq.w	800327c <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003078:	4b48      	ldr	r3, [pc, #288]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003080:	2b18      	cmp	r3, #24
 8003082:	f000 80bd 	beq.w	8003200 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	2b02      	cmp	r3, #2
 800308c:	f040 809e 	bne.w	80031cc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003090:	4b42      	ldr	r3, [pc, #264]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a41      	ldr	r2, [pc, #260]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003096:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800309a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309c:	f7fe fbc8 	bl	8001830 <HAL_GetTick>
 80030a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a4:	f7fe fbc4 	bl	8001830 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e0e3      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030b6:	4b39      	ldr	r3, [pc, #228]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c2:	4b36      	ldr	r3, [pc, #216]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 80030c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030c6:	4b37      	ldr	r3, [pc, #220]	; (80031a4 <HAL_RCC_OscConfig+0x774>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80030d2:	0112      	lsls	r2, r2, #4
 80030d4:	430a      	orrs	r2, r1
 80030d6:	4931      	ldr	r1, [pc, #196]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	628b      	str	r3, [r1, #40]	; 0x28
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	3b01      	subs	r3, #1
 80030e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ea:	3b01      	subs	r3, #1
 80030ec:	025b      	lsls	r3, r3, #9
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f6:	3b01      	subs	r3, #1
 80030f8:	041b      	lsls	r3, r3, #16
 80030fa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003104:	3b01      	subs	r3, #1
 8003106:	061b      	lsls	r3, r3, #24
 8003108:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800310c:	4923      	ldr	r1, [pc, #140]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800310e:	4313      	orrs	r3, r2
 8003110:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8003112:	4b22      	ldr	r3, [pc, #136]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	4a21      	ldr	r2, [pc, #132]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800311e:	4b1f      	ldr	r3, [pc, #124]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003120:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003122:	4b21      	ldr	r3, [pc, #132]	; (80031a8 <HAL_RCC_OscConfig+0x778>)
 8003124:	4013      	ands	r3, r2
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800312a:	00d2      	lsls	r2, r2, #3
 800312c:	491b      	ldr	r1, [pc, #108]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800312e:	4313      	orrs	r3, r2
 8003130:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003132:	4b1a      	ldr	r3, [pc, #104]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	f023 020c 	bic.w	r2, r3, #12
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	4917      	ldr	r1, [pc, #92]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003140:	4313      	orrs	r3, r2
 8003142:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003144:	4b15      	ldr	r3, [pc, #84]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	f023 0202 	bic.w	r2, r3, #2
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003150:	4912      	ldr	r1, [pc, #72]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003152:	4313      	orrs	r3, r2
 8003154:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003156:	4b11      	ldr	r3, [pc, #68]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315a:	4a10      	ldr	r2, [pc, #64]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800315c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003160:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003162:	4b0e      	ldr	r3, [pc, #56]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	4a0d      	ldr	r2, [pc, #52]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800316c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800316e:	4b0b      	ldr	r3, [pc, #44]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003172:	4a0a      	ldr	r2, [pc, #40]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003178:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800317a:	4b08      	ldr	r3, [pc, #32]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	4a07      	ldr	r2, [pc, #28]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003186:	4b05      	ldr	r3, [pc, #20]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a04      	ldr	r2, [pc, #16]	; (800319c <HAL_RCC_OscConfig+0x76c>)
 800318c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003192:	f7fe fb4d 	bl	8001830 <HAL_GetTick>
 8003196:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003198:	e011      	b.n	80031be <HAL_RCC_OscConfig+0x78e>
 800319a:	bf00      	nop
 800319c:	58024400 	.word	0x58024400
 80031a0:	58024800 	.word	0x58024800
 80031a4:	fffffc0c 	.word	0xfffffc0c
 80031a8:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ac:	f7fe fb40 	bl	8001830 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e05f      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031be:	4b32      	ldr	r3, [pc, #200]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x77c>
 80031ca:	e057      	b.n	800327c <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031cc:	4b2e      	ldr	r3, [pc, #184]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a2d      	ldr	r2, [pc, #180]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 80031d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7fe fb2a 	bl	8001830 <HAL_GetTick>
 80031dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031e0:	f7fe fb26 	bl	8001830 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e045      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031f2:	4b25      	ldr	r3, [pc, #148]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x7b0>
 80031fe:	e03d      	b.n	800327c <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003200:	4b21      	ldr	r3, [pc, #132]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003206:	4b20      	ldr	r3, [pc, #128]	; (8003288 <HAL_RCC_OscConfig+0x858>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	2b01      	cmp	r3, #1
 8003212:	d031      	beq.n	8003278 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	f003 0203 	and.w	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800321e:	429a      	cmp	r2, r3
 8003220:	d12a      	bne.n	8003278 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800322e:	429a      	cmp	r2, r3
 8003230:	d122      	bne.n	8003278 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800323e:	429a      	cmp	r2, r3
 8003240:	d11a      	bne.n	8003278 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	0a5b      	lsrs	r3, r3, #9
 8003246:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003250:	429a      	cmp	r2, r3
 8003252:	d111      	bne.n	8003278 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	0c1b      	lsrs	r3, r3, #16
 8003258:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003260:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003262:	429a      	cmp	r2, r3
 8003264:	d108      	bne.n	8003278 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	0e1b      	lsrs	r3, r3, #24
 800326a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003272:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d001      	beq.n	800327c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3730      	adds	r7, #48	; 0x30
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	58024400 	.word	0x58024400

0800328c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e19c      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032a0:	4b8a      	ldr	r3, [pc, #552]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d910      	bls.n	80032d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ae:	4b87      	ldr	r3, [pc, #540]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 020f 	bic.w	r2, r3, #15
 80032b6:	4985      	ldr	r1, [pc, #532]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032be:	4b83      	ldr	r3, [pc, #524]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 030f 	and.w	r3, r3, #15
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d001      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e184      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d010      	beq.n	80032fe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	4b7b      	ldr	r3, [pc, #492]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d908      	bls.n	80032fe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032ec:	4b78      	ldr	r3, [pc, #480]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	4975      	ldr	r1, [pc, #468]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b00      	cmp	r3, #0
 8003308:	d010      	beq.n	800332c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695a      	ldr	r2, [r3, #20]
 800330e:	4b70      	ldr	r3, [pc, #448]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003316:	429a      	cmp	r2, r3
 8003318:	d908      	bls.n	800332c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800331a:	4b6d      	ldr	r3, [pc, #436]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	496a      	ldr	r1, [pc, #424]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003328:	4313      	orrs	r3, r2
 800332a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b00      	cmp	r3, #0
 8003336:	d010      	beq.n	800335a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699a      	ldr	r2, [r3, #24]
 800333c:	4b64      	ldr	r3, [pc, #400]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800333e:	69db      	ldr	r3, [r3, #28]
 8003340:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003344:	429a      	cmp	r2, r3
 8003346:	d908      	bls.n	800335a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003348:	4b61      	ldr	r3, [pc, #388]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	495e      	ldr	r1, [pc, #376]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003356:	4313      	orrs	r3, r2
 8003358:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0320 	and.w	r3, r3, #32
 8003362:	2b00      	cmp	r3, #0
 8003364:	d010      	beq.n	8003388 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	4b59      	ldr	r3, [pc, #356]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003372:	429a      	cmp	r2, r3
 8003374:	d908      	bls.n	8003388 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003376:	4b56      	ldr	r3, [pc, #344]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	4953      	ldr	r1, [pc, #332]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003384:	4313      	orrs	r3, r2
 8003386:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d010      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	4b4d      	ldr	r3, [pc, #308]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d908      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b4a      	ldr	r3, [pc, #296]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	f023 020f 	bic.w	r2, r3, #15
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4947      	ldr	r1, [pc, #284]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d055      	beq.n	800346e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80033c2:	4b43      	ldr	r3, [pc, #268]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	4940      	ldr	r1, [pc, #256]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d107      	bne.n	80033ec <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033dc:	4b3c      	ldr	r3, [pc, #240]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d121      	bne.n	800342c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0f6      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d107      	bne.n	8003404 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d115      	bne.n	800342c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0ea      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d107      	bne.n	800341c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800340c:	4b30      	ldr	r3, [pc, #192]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d109      	bne.n	800342c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0de      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800341c:	4b2c      	ldr	r3, [pc, #176]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0d6      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800342c:	4b28      	ldr	r3, [pc, #160]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	f023 0207 	bic.w	r2, r3, #7
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4925      	ldr	r1, [pc, #148]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800343a:	4313      	orrs	r3, r2
 800343c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343e:	f7fe f9f7 	bl	8001830 <HAL_GetTick>
 8003442:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003444:	e00a      	b.n	800345c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003446:	f7fe f9f3 	bl	8001830 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	f241 3288 	movw	r2, #5000	; 0x1388
 8003454:	4293      	cmp	r3, r2
 8003456:	d901      	bls.n	800345c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e0be      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345c:	4b1c      	ldr	r3, [pc, #112]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	429a      	cmp	r2, r3
 800346c:	d1eb      	bne.n	8003446 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d010      	beq.n	800349c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	429a      	cmp	r2, r3
 8003488:	d208      	bcs.n	800349c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800348a:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	f023 020f 	bic.w	r2, r3, #15
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	490e      	ldr	r1, [pc, #56]	; (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003498:	4313      	orrs	r3, r2
 800349a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 030f 	and.w	r3, r3, #15
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d214      	bcs.n	80034d4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034aa:	4b08      	ldr	r3, [pc, #32]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 020f 	bic.w	r2, r3, #15
 80034b2:	4906      	ldr	r1, [pc, #24]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ba:	4b04      	ldr	r3, [pc, #16]	; (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d005      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e086      	b.n	80035da <HAL_RCC_ClockConfig+0x34e>
 80034cc:	52002000 	.word	0x52002000
 80034d0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d010      	beq.n	8003502 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	4b3f      	ldr	r3, [pc, #252]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d208      	bcs.n	8003502 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80034f0:	4b3c      	ldr	r3, [pc, #240]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	4939      	ldr	r1, [pc, #228]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	2b00      	cmp	r3, #0
 800350c:	d010      	beq.n	8003530 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	4b34      	ldr	r3, [pc, #208]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800351a:	429a      	cmp	r2, r3
 800351c:	d208      	bcs.n	8003530 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800351e:	4b31      	ldr	r3, [pc, #196]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	492e      	ldr	r1, [pc, #184]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 800352c:	4313      	orrs	r3, r2
 800352e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	2b00      	cmp	r3, #0
 800353a:	d010      	beq.n	800355e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	699a      	ldr	r2, [r3, #24]
 8003540:	4b28      	ldr	r3, [pc, #160]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003548:	429a      	cmp	r2, r3
 800354a:	d208      	bcs.n	800355e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800354c:	4b25      	ldr	r3, [pc, #148]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	4922      	ldr	r1, [pc, #136]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 800355a:	4313      	orrs	r3, r2
 800355c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	2b00      	cmp	r3, #0
 8003568:	d010      	beq.n	800358c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69da      	ldr	r2, [r3, #28]
 800356e:	4b1d      	ldr	r3, [pc, #116]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003576:	429a      	cmp	r2, r3
 8003578:	d208      	bcs.n	800358c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800357a:	4b1a      	ldr	r3, [pc, #104]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	4917      	ldr	r1, [pc, #92]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003588:	4313      	orrs	r3, r2
 800358a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800358c:	f000 f834 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	0a1b      	lsrs	r3, r3, #8
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	4912      	ldr	r1, [pc, #72]	; (80035e8 <HAL_RCC_ClockConfig+0x35c>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	f003 031f 	and.w	r3, r3, #31
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
 80035a8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035aa:	4b0e      	ldr	r3, [pc, #56]	; (80035e4 <HAL_RCC_ClockConfig+0x358>)
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	4a0d      	ldr	r2, [pc, #52]	; (80035e8 <HAL_RCC_ClockConfig+0x35c>)
 80035b4:	5cd3      	ldrb	r3, [r2, r3]
 80035b6:	f003 031f 	and.w	r3, r3, #31
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
 80035c0:	4a0a      	ldr	r2, [pc, #40]	; (80035ec <HAL_RCC_ClockConfig+0x360>)
 80035c2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80035c4:	4a0a      	ldr	r2, [pc, #40]	; (80035f0 <HAL_RCC_ClockConfig+0x364>)
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80035ca:	4b0a      	ldr	r3, [pc, #40]	; (80035f4 <HAL_RCC_ClockConfig+0x368>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe f8e4 	bl	800179c <HAL_InitTick>
 80035d4:	4603      	mov	r3, r0
 80035d6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	58024400 	.word	0x58024400
 80035e8:	0800b264 	.word	0x0800b264
 80035ec:	24000004 	.word	0x24000004
 80035f0:	24000000 	.word	0x24000000
 80035f4:	24000008 	.word	0x24000008

080035f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	; 0x24
 80035fc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035fe:	4bb3      	ldr	r3, [pc, #716]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003606:	2b18      	cmp	r3, #24
 8003608:	f200 8155 	bhi.w	80038b6 <HAL_RCC_GetSysClockFreq+0x2be>
 800360c:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <HAL_RCC_GetSysClockFreq+0x1c>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003679 	.word	0x08003679
 8003618:	080038b7 	.word	0x080038b7
 800361c:	080038b7 	.word	0x080038b7
 8003620:	080038b7 	.word	0x080038b7
 8003624:	080038b7 	.word	0x080038b7
 8003628:	080038b7 	.word	0x080038b7
 800362c:	080038b7 	.word	0x080038b7
 8003630:	080038b7 	.word	0x080038b7
 8003634:	0800369f 	.word	0x0800369f
 8003638:	080038b7 	.word	0x080038b7
 800363c:	080038b7 	.word	0x080038b7
 8003640:	080038b7 	.word	0x080038b7
 8003644:	080038b7 	.word	0x080038b7
 8003648:	080038b7 	.word	0x080038b7
 800364c:	080038b7 	.word	0x080038b7
 8003650:	080038b7 	.word	0x080038b7
 8003654:	080036a5 	.word	0x080036a5
 8003658:	080038b7 	.word	0x080038b7
 800365c:	080038b7 	.word	0x080038b7
 8003660:	080038b7 	.word	0x080038b7
 8003664:	080038b7 	.word	0x080038b7
 8003668:	080038b7 	.word	0x080038b7
 800366c:	080038b7 	.word	0x080038b7
 8003670:	080038b7 	.word	0x080038b7
 8003674:	080036ab 	.word	0x080036ab
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003678:	4b94      	ldr	r3, [pc, #592]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b00      	cmp	r3, #0
 8003682:	d009      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003684:	4b91      	ldr	r3, [pc, #580]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	08db      	lsrs	r3, r3, #3
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	4a90      	ldr	r2, [pc, #576]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
 8003694:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003696:	e111      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003698:	4b8d      	ldr	r3, [pc, #564]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800369a:	61bb      	str	r3, [r7, #24]
    break;
 800369c:	e10e      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800369e:	4b8d      	ldr	r3, [pc, #564]	; (80038d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036a0:	61bb      	str	r3, [r7, #24]
    break;
 80036a2:	e10b      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80036a4:	4b8c      	ldr	r3, [pc, #560]	; (80038d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80036a6:	61bb      	str	r3, [r7, #24]
    break;
 80036a8:	e108      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036aa:	4b88      	ldr	r3, [pc, #544]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80036b4:	4b85      	ldr	r3, [pc, #532]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036be:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036c0:	4b82      	ldr	r3, [pc, #520]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80036ca:	4b80      	ldr	r3, [pc, #512]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ce:	08db      	lsrs	r3, r3, #3
 80036d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	fb02 f303 	mul.w	r3, r2, r3
 80036da:	ee07 3a90 	vmov	s15, r3
 80036de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036e2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 80e1 	beq.w	80038b0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	f000 8083 	beq.w	80037fc <HAL_RCC_GetSysClockFreq+0x204>
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	f200 80a1 	bhi.w	8003840 <HAL_RCC_GetSysClockFreq+0x248>
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_RCC_GetSysClockFreq+0x114>
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d056      	beq.n	80037b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800370a:	e099      	b.n	8003840 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800370c:	4b6f      	ldr	r3, [pc, #444]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0320 	and.w	r3, r3, #32
 8003714:	2b00      	cmp	r3, #0
 8003716:	d02d      	beq.n	8003774 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003718:	4b6c      	ldr	r3, [pc, #432]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	08db      	lsrs	r3, r3, #3
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	4a6b      	ldr	r2, [pc, #428]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003724:	fa22 f303 	lsr.w	r3, r2, r3
 8003728:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	ee07 3a90 	vmov	s15, r3
 8003730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	ee07 3a90 	vmov	s15, r3
 800373a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800373e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003742:	4b62      	ldr	r3, [pc, #392]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374a:	ee07 3a90 	vmov	s15, r3
 800374e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003752:	ed97 6a02 	vldr	s12, [r7, #8]
 8003756:	eddf 5a61 	vldr	s11, [pc, #388]	; 80038dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800375a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800375e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800376a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800376e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003772:	e087      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	ee07 3a90 	vmov	s15, r3
 800377a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800377e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80038e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003786:	4b51      	ldr	r3, [pc, #324]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003796:	ed97 6a02 	vldr	s12, [r7, #8]
 800379a:	eddf 5a50 	vldr	s11, [pc, #320]	; 80038dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800379e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80037aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80037b6:	e065      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80038e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80037c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ca:	4b40      	ldr	r3, [pc, #256]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037da:	ed97 6a02 	vldr	s12, [r7, #8]
 80037de:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80038dc <HAL_RCC_GetSysClockFreq+0x2e4>
 80037e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80037ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80037fa:	e043      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	ee07 3a90 	vmov	s15, r3
 8003802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003806:	eddf 6a38 	vldr	s13, [pc, #224]	; 80038e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800380a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800380e:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003816:	ee07 3a90 	vmov	s15, r3
 800381a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800381e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003822:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80038dc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800382a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800382e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800383e:	e021      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	ee07 3a90 	vmov	s15, r3
 8003846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800384a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80038e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800384e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003852:	4b1e      	ldr	r3, [pc, #120]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800385a:	ee07 3a90 	vmov	s15, r3
 800385e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003862:	ed97 6a02 	vldr	s12, [r7, #8]
 8003866:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80038dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800386a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800386e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003872:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800387a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800387e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003882:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003884:	4b11      	ldr	r3, [pc, #68]	; (80038cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003888:	0a5b      	lsrs	r3, r3, #9
 800388a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800388e:	3301      	adds	r3, #1
 8003890:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	ee07 3a90 	vmov	s15, r3
 8003898:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800389c:	edd7 6a07 	vldr	s13, [r7, #28]
 80038a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038a8:	ee17 3a90 	vmov	r3, s15
 80038ac:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80038ae:	e005      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	61bb      	str	r3, [r7, #24]
    break;
 80038b4:	e002      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80038b6:	4b07      	ldr	r3, [pc, #28]	; (80038d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038b8:	61bb      	str	r3, [r7, #24]
    break;
 80038ba:	bf00      	nop
  }

  return sysclockfreq;
 80038bc:	69bb      	ldr	r3, [r7, #24]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3724      	adds	r7, #36	; 0x24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	58024400 	.word	0x58024400
 80038d0:	03d09000 	.word	0x03d09000
 80038d4:	003d0900 	.word	0x003d0900
 80038d8:	007a1200 	.word	0x007a1200
 80038dc:	46000000 	.word	0x46000000
 80038e0:	4c742400 	.word	0x4c742400
 80038e4:	4a742400 	.word	0x4a742400
 80038e8:	4af42400 	.word	0x4af42400

080038ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80038f2:	f7ff fe81 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80038f6:	4602      	mov	r2, r0
 80038f8:	4b10      	ldr	r3, [pc, #64]	; (800393c <HAL_RCC_GetHCLKFreq+0x50>)
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	0a1b      	lsrs	r3, r3, #8
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	490f      	ldr	r1, [pc, #60]	; (8003940 <HAL_RCC_GetHCLKFreq+0x54>)
 8003904:	5ccb      	ldrb	r3, [r1, r3]
 8003906:	f003 031f 	and.w	r3, r3, #31
 800390a:	fa22 f303 	lsr.w	r3, r2, r3
 800390e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003910:	4b0a      	ldr	r3, [pc, #40]	; (800393c <HAL_RCC_GetHCLKFreq+0x50>)
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	4a09      	ldr	r2, [pc, #36]	; (8003940 <HAL_RCC_GetHCLKFreq+0x54>)
 800391a:	5cd3      	ldrb	r3, [r2, r3]
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	fa22 f303 	lsr.w	r3, r2, r3
 8003926:	4a07      	ldr	r2, [pc, #28]	; (8003944 <HAL_RCC_GetHCLKFreq+0x58>)
 8003928:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800392a:	4a07      	ldr	r2, [pc, #28]	; (8003948 <HAL_RCC_GetHCLKFreq+0x5c>)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <HAL_RCC_GetHCLKFreq+0x58>)
 8003932:	681b      	ldr	r3, [r3, #0]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	58024400 	.word	0x58024400
 8003940:	0800b264 	.word	0x0800b264
 8003944:	24000004 	.word	0x24000004
 8003948:	24000000 	.word	0x24000000

0800394c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003950:	f7ff ffcc 	bl	80038ec <HAL_RCC_GetHCLKFreq>
 8003954:	4602      	mov	r2, r0
 8003956:	4b06      	ldr	r3, [pc, #24]	; (8003970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	091b      	lsrs	r3, r3, #4
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	4904      	ldr	r1, [pc, #16]	; (8003974 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003962:	5ccb      	ldrb	r3, [r1, r3]
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800396c:	4618      	mov	r0, r3
 800396e:	bd80      	pop	{r7, pc}
 8003970:	58024400 	.word	0x58024400
 8003974:	0800b264 	.word	0x0800b264

08003978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800397c:	f7ff ffb6 	bl	80038ec <HAL_RCC_GetHCLKFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b06      	ldr	r3, [pc, #24]	; (800399c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	0a1b      	lsrs	r3, r3, #8
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	4904      	ldr	r1, [pc, #16]	; (80039a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	f003 031f 	and.w	r3, r3, #31
 8003994:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003998:	4618      	mov	r0, r3
 800399a:	bd80      	pop	{r7, pc}
 800399c:	58024400 	.word	0x58024400
 80039a0:	0800b264 	.word	0x0800b264

080039a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039ac:	2300      	movs	r3, #0
 80039ae:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039b0:	2300      	movs	r3, #0
 80039b2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d03f      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80039c8:	d02a      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80039ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80039ce:	d824      	bhi.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039d4:	d018      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039da:	d81e      	bhi.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039e4:	d007      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80039e6:	e018      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039e8:	4ba3      	ldr	r3, [pc, #652]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80039ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ec:	4aa2      	ldr	r2, [pc, #648]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80039ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80039f4:	e015      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	3304      	adds	r3, #4
 80039fa:	2102      	movs	r1, #2
 80039fc:	4618      	mov	r0, r3
 80039fe:	f001 f9d5 	bl	8004dac <RCCEx_PLL2_Config>
 8003a02:	4603      	mov	r3, r0
 8003a04:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003a06:	e00c      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3324      	adds	r3, #36	; 0x24
 8003a0c:	2102      	movs	r1, #2
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f001 fa7e 	bl	8004f10 <RCCEx_PLL3_Config>
 8003a14:	4603      	mov	r3, r0
 8003a16:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003a18:	e003      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	75fb      	strb	r3, [r7, #23]
      break;
 8003a1e:	e000      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d109      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003a28:	4b93      	ldr	r3, [pc, #588]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a34:	4990      	ldr	r1, [pc, #576]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	650b      	str	r3, [r1, #80]	; 0x50
 8003a3a:	e001      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a3c:	7dfb      	ldrb	r3, [r7, #23]
 8003a3e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d03d      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d826      	bhi.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a54:	a201      	add	r2, pc, #4	; (adr r2, 8003a5c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5a:	bf00      	nop
 8003a5c:	08003a71 	.word	0x08003a71
 8003a60:	08003a7f 	.word	0x08003a7f
 8003a64:	08003a91 	.word	0x08003a91
 8003a68:	08003aa9 	.word	0x08003aa9
 8003a6c:	08003aa9 	.word	0x08003aa9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a70:	4b81      	ldr	r3, [pc, #516]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a74:	4a80      	ldr	r2, [pc, #512]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a7c:	e015      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3304      	adds	r3, #4
 8003a82:	2100      	movs	r1, #0
 8003a84:	4618      	mov	r0, r3
 8003a86:	f001 f991 	bl	8004dac <RCCEx_PLL2_Config>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a8e:	e00c      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3324      	adds	r3, #36	; 0x24
 8003a94:	2100      	movs	r1, #0
 8003a96:	4618      	mov	r0, r3
 8003a98:	f001 fa3a 	bl	8004f10 <RCCEx_PLL3_Config>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003aa0:	e003      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	75fb      	strb	r3, [r7, #23]
      break;
 8003aa6:	e000      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003aa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aaa:	7dfb      	ldrb	r3, [r7, #23]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d109      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ab0:	4b71      	ldr	r3, [pc, #452]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003ab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ab4:	f023 0207 	bic.w	r2, r3, #7
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003abc:	496e      	ldr	r1, [pc, #440]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	650b      	str	r3, [r1, #80]	; 0x50
 8003ac2:	e001      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	7dfb      	ldrb	r3, [r7, #23]
 8003ac6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d042      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003adc:	d02b      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ae2:	d825      	bhi.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003ae4:	2bc0      	cmp	r3, #192	; 0xc0
 8003ae6:	d028      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003ae8:	2bc0      	cmp	r3, #192	; 0xc0
 8003aea:	d821      	bhi.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003aec:	2b80      	cmp	r3, #128	; 0x80
 8003aee:	d016      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003af0:	2b80      	cmp	r3, #128	; 0x80
 8003af2:	d81d      	bhi.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003af8:	2b40      	cmp	r3, #64	; 0x40
 8003afa:	d007      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003afc:	e018      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003afe:	4b5e      	ldr	r3, [pc, #376]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b02:	4a5d      	ldr	r2, [pc, #372]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b08:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003b0a:	e017      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	3304      	adds	r3, #4
 8003b10:	2100      	movs	r1, #0
 8003b12:	4618      	mov	r0, r3
 8003b14:	f001 f94a 	bl	8004dac <RCCEx_PLL2_Config>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003b1c:	e00e      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3324      	adds	r3, #36	; 0x24
 8003b22:	2100      	movs	r1, #0
 8003b24:	4618      	mov	r0, r3
 8003b26:	f001 f9f3 	bl	8004f10 <RCCEx_PLL3_Config>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003b2e:	e005      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	75fb      	strb	r3, [r7, #23]
      break;
 8003b34:	e002      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003b36:	bf00      	nop
 8003b38:	e000      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003b3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b3c:	7dfb      	ldrb	r3, [r7, #23]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d109      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003b42:	4b4d      	ldr	r3, [pc, #308]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b46:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b4e:	494a      	ldr	r1, [pc, #296]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	650b      	str	r3, [r1, #80]	; 0x50
 8003b54:	e001      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b56:	7dfb      	ldrb	r3, [r7, #23]
 8003b58:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d049      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003b6c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b70:	d030      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003b72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b76:	d82a      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003b78:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003b7c:	d02c      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003b7e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003b82:	d824      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003b84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b88:	d018      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8e:	d81e      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003b94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b98:	d007      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003b9a:	e018      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b9c:	4b36      	ldr	r3, [pc, #216]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba0:	4a35      	ldr	r2, [pc, #212]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003ba2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003ba8:	e017      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3304      	adds	r3, #4
 8003bae:	2100      	movs	r1, #0
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 f8fb 	bl	8004dac <RCCEx_PLL2_Config>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003bba:	e00e      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3324      	adds	r3, #36	; 0x24
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f001 f9a4 	bl	8004f10 <RCCEx_PLL3_Config>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003bcc:	e005      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
      break;
 8003bd2:	e002      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003bd4:	bf00      	nop
 8003bd6:	e000      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003bd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bda:	7dfb      	ldrb	r3, [r7, #23]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10a      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003be0:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003bee:	4922      	ldr	r1, [pc, #136]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	658b      	str	r3, [r1, #88]	; 0x58
 8003bf4:	e001      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bf6:	7dfb      	ldrb	r3, [r7, #23]
 8003bf8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d04b      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003c0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c10:	d030      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003c12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c16:	d82a      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003c18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c1c:	d02e      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8003c1e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c22:	d824      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003c24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c28:	d018      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003c2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c2e:	d81e      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003c34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c38:	d007      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003c3a:	e018      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c3c:	4b0e      	ldr	r3, [pc, #56]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c40:	4a0d      	ldr	r2, [pc, #52]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003c42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c46:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003c48:	e019      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3304      	adds	r3, #4
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f001 f8ab 	bl	8004dac <RCCEx_PLL2_Config>
 8003c56:	4603      	mov	r3, r0
 8003c58:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003c5a:	e010      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3324      	adds	r3, #36	; 0x24
 8003c60:	2100      	movs	r1, #0
 8003c62:	4618      	mov	r0, r3
 8003c64:	f001 f954 	bl	8004f10 <RCCEx_PLL3_Config>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003c6c:	e007      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	75fb      	strb	r3, [r7, #23]
      break;
 8003c72:	e004      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8003c74:	bf00      	nop
 8003c76:	e002      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003c78:	58024400 	.word	0x58024400
      break;
 8003c7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10a      	bne.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003c84:	4b99      	ldr	r3, [pc, #612]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c88:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003c92:	4996      	ldr	r1, [pc, #600]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	658b      	str	r3, [r1, #88]	; 0x58
 8003c98:	e001      	b.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9a:	7dfb      	ldrb	r3, [r7, #23]
 8003c9c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d032      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cae:	2b30      	cmp	r3, #48	; 0x30
 8003cb0:	d01c      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003cb2:	2b30      	cmp	r3, #48	; 0x30
 8003cb4:	d817      	bhi.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003cb6:	2b20      	cmp	r3, #32
 8003cb8:	d00c      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d813      	bhi.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d016      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cc6:	4b89      	ldr	r3, [pc, #548]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	4a88      	ldr	r2, [pc, #544]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003cd2:	e00e      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	2102      	movs	r1, #2
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f001 f866 	bl	8004dac <RCCEx_PLL2_Config>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003ce4:	e005      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	75fb      	strb	r3, [r7, #23]
      break;
 8003cea:	e002      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003cec:	bf00      	nop
 8003cee:	e000      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003cf0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cf2:	7dfb      	ldrb	r3, [r7, #23]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d109      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003cf8:	4b7c      	ldr	r3, [pc, #496]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d04:	4979      	ldr	r1, [pc, #484]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003d0a:	e001      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d0c:	7dfb      	ldrb	r3, [r7, #23]
 8003d0e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d047      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d24:	d030      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003d26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d2a:	d82a      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003d2c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003d30:	d02c      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003d32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003d36:	d824      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d3c:	d018      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d42:	d81e      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8003d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d4c:	d007      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8003d4e:	e018      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d50:	4b66      	ldr	r3, [pc, #408]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	4a65      	ldr	r2, [pc, #404]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003d56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003d5c:	e017      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3304      	adds	r3, #4
 8003d62:	2100      	movs	r1, #0
 8003d64:	4618      	mov	r0, r3
 8003d66:	f001 f821 	bl	8004dac <RCCEx_PLL2_Config>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003d6e:	e00e      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3324      	adds	r3, #36	; 0x24
 8003d74:	2100      	movs	r1, #0
 8003d76:	4618      	mov	r0, r3
 8003d78:	f001 f8ca 	bl	8004f10 <RCCEx_PLL3_Config>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003d80:	e005      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	75fb      	strb	r3, [r7, #23]
      break;
 8003d86:	e002      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003d88:	bf00      	nop
 8003d8a:	e000      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003d8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d109      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003d94:	4b55      	ldr	r3, [pc, #340]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d98:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da0:	4952      	ldr	r1, [pc, #328]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	650b      	str	r3, [r1, #80]	; 0x50
 8003da6:	e001      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da8:	7dfb      	ldrb	r3, [r7, #23]
 8003daa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d049      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dc0:	d02e      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003dc2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dc6:	d828      	bhi.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003dc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003dcc:	d02a      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8003dce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003dd2:	d822      	bhi.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003dd4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003dd8:	d026      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8003dda:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003dde:	d81c      	bhi.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003de0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003de4:	d010      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8003de6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003dea:	d816      	bhi.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01d      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8003df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003df4:	d111      	bne.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 ffd5 	bl	8004dac <RCCEx_PLL2_Config>
 8003e02:	4603      	mov	r3, r0
 8003e04:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003e06:	e012      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3324      	adds	r3, #36	; 0x24
 8003e0c:	2101      	movs	r1, #1
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f001 f87e 	bl	8004f10 <RCCEx_PLL3_Config>
 8003e14:	4603      	mov	r3, r0
 8003e16:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003e18:	e009      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	75fb      	strb	r3, [r7, #23]
      break;
 8003e1e:	e006      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003e20:	bf00      	nop
 8003e22:	e004      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003e24:	bf00      	nop
 8003e26:	e002      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003e28:	bf00      	nop
 8003e2a:	e000      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003e2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e2e:	7dfb      	ldrb	r3, [r7, #23]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d109      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003e34:	4b2d      	ldr	r3, [pc, #180]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e38:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e40:	492a      	ldr	r1, [pc, #168]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	650b      	str	r3, [r1, #80]	; 0x50
 8003e46:	e001      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	7dfb      	ldrb	r3, [r7, #23]
 8003e4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d04d      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e62:	d02e      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003e64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e68:	d828      	bhi.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6e:	d02a      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e74:	d822      	bhi.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003e76:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003e7a:	d026      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x526>
 8003e7c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003e80:	d81c      	bhi.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003e82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e86:	d010      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003e88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e8c:	d816      	bhi.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d01d      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8003e92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e96:	d111      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 ff84 	bl	8004dac <RCCEx_PLL2_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003ea8:	e012      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3324      	adds	r3, #36	; 0x24
 8003eae:	2101      	movs	r1, #1
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f001 f82d 	bl	8004f10 <RCCEx_PLL3_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003eba:	e009      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	75fb      	strb	r3, [r7, #23]
      break;
 8003ec0:	e006      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e004      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003ec6:	bf00      	nop
 8003ec8:	e002      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003eca:	bf00      	nop
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003ece:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ed0:	7dfb      	ldrb	r3, [r7, #23]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ed6:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eda:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003ee4:	4901      	ldr	r1, [pc, #4]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	658b      	str	r3, [r1, #88]	; 0x58
 8003eea:	e003      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003eec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
 8003ef2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d02f      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f08:	d00e      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8003f0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f0e:	d814      	bhi.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d015      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003f14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f18:	d10f      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f1a:	4baf      	ldr	r3, [pc, #700]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1e:	4aae      	ldr	r2, [pc, #696]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f24:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003f26:	e00c      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 ff3c 	bl	8004dac <RCCEx_PLL2_Config>
 8003f34:	4603      	mov	r3, r0
 8003f36:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003f38:	e003      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f3e:	e000      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8003f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f42:	7dfb      	ldrb	r3, [r7, #23]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d109      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f48:	4ba3      	ldr	r3, [pc, #652]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f54:	49a0      	ldr	r1, [pc, #640]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	650b      	str	r3, [r1, #80]	; 0x50
 8003f5a:	e001      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f5c:	7dfb      	ldrb	r3, [r7, #23]
 8003f5e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d032      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d81b      	bhi.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003f74:	a201      	add	r2, pc, #4	; (adr r2, 8003f7c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8003f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7a:	bf00      	nop
 8003f7c:	08003fb3 	.word	0x08003fb3
 8003f80:	08003f8d 	.word	0x08003f8d
 8003f84:	08003f9b 	.word	0x08003f9b
 8003f88:	08003fb3 	.word	0x08003fb3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f8c:	4b92      	ldr	r3, [pc, #584]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f90:	4a91      	ldr	r2, [pc, #580]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003f92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f96:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003f98:	e00c      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	2102      	movs	r1, #2
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 ff03 	bl	8004dac <RCCEx_PLL2_Config>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003faa:	e003      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	75fb      	strb	r3, [r7, #23]
      break;
 8003fb0:	e000      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003fb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fb4:	7dfb      	ldrb	r3, [r7, #23]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d109      	bne.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003fba:	4b87      	ldr	r3, [pc, #540]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fbe:	f023 0203 	bic.w	r2, r3, #3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	4984      	ldr	r1, [pc, #528]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003fcc:	e001      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fce:	7dfb      	ldrb	r3, [r7, #23]
 8003fd0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 8086 	beq.w	80040ec <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fe0:	4b7e      	ldr	r3, [pc, #504]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a7d      	ldr	r2, [pc, #500]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fec:	f7fd fc20 	bl	8001830 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ff2:	e009      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff4:	f7fd fc1c 	bl	8001830 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b64      	cmp	r3, #100	; 0x64
 8004000:	d902      	bls.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	75fb      	strb	r3, [r7, #23]
        break;
 8004006:	e005      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004008:	4b74      	ldr	r3, [pc, #464]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0ef      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d166      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800401a:	4b6f      	ldr	r3, [pc, #444]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800401c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004024:	4053      	eors	r3, r2
 8004026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800402a:	2b00      	cmp	r3, #0
 800402c:	d013      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800402e:	4b6a      	ldr	r3, [pc, #424]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004036:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004038:	4b67      	ldr	r3, [pc, #412]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800403a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403c:	4a66      	ldr	r2, [pc, #408]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800403e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004042:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004044:	4b64      	ldr	r3, [pc, #400]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004048:	4a63      	ldr	r2, [pc, #396]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800404a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800404e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004050:	4a61      	ldr	r2, [pc, #388]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800405c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004060:	d115      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004062:	f7fd fbe5 	bl	8001830 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004068:	e00b      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406a:	f7fd fbe1 	bl	8001830 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	f241 3288 	movw	r2, #5000	; 0x1388
 8004078:	4293      	cmp	r3, r2
 800407a:	d902      	bls.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	75fb      	strb	r3, [r7, #23]
            break;
 8004080:	e005      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004082:	4b55      	ldr	r3, [pc, #340]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0ed      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800408e:	7dfb      	ldrb	r3, [r7, #23]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d126      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800409a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800409e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040a2:	d10d      	bne.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80040a4:	4b4c      	ldr	r3, [pc, #304]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80040b2:	0919      	lsrs	r1, r3, #4
 80040b4:	4b4a      	ldr	r3, [pc, #296]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80040b6:	400b      	ands	r3, r1
 80040b8:	4947      	ldr	r1, [pc, #284]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	610b      	str	r3, [r1, #16]
 80040be:	e005      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x728>
 80040c0:	4b45      	ldr	r3, [pc, #276]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	4a44      	ldr	r2, [pc, #272]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040c6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80040ca:	6113      	str	r3, [r2, #16]
 80040cc:	4b42      	ldr	r3, [pc, #264]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80040d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040da:	493f      	ldr	r1, [pc, #252]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	670b      	str	r3, [r1, #112]	; 0x70
 80040e0:	e004      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040e2:	7dfb      	ldrb	r3, [r7, #23]
 80040e4:	75bb      	strb	r3, [r7, #22]
 80040e6:	e001      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e8:	7dfb      	ldrb	r3, [r7, #23]
 80040ea:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8085 	beq.w	8004204 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040fe:	2b28      	cmp	r3, #40	; 0x28
 8004100:	d866      	bhi.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8004102:	a201      	add	r2, pc, #4	; (adr r2, 8004108 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	080041e5 	.word	0x080041e5
 800410c:	080041d1 	.word	0x080041d1
 8004110:	080041d1 	.word	0x080041d1
 8004114:	080041d1 	.word	0x080041d1
 8004118:	080041d1 	.word	0x080041d1
 800411c:	080041d1 	.word	0x080041d1
 8004120:	080041d1 	.word	0x080041d1
 8004124:	080041d1 	.word	0x080041d1
 8004128:	080041ad 	.word	0x080041ad
 800412c:	080041d1 	.word	0x080041d1
 8004130:	080041d1 	.word	0x080041d1
 8004134:	080041d1 	.word	0x080041d1
 8004138:	080041d1 	.word	0x080041d1
 800413c:	080041d1 	.word	0x080041d1
 8004140:	080041d1 	.word	0x080041d1
 8004144:	080041d1 	.word	0x080041d1
 8004148:	080041bf 	.word	0x080041bf
 800414c:	080041d1 	.word	0x080041d1
 8004150:	080041d1 	.word	0x080041d1
 8004154:	080041d1 	.word	0x080041d1
 8004158:	080041d1 	.word	0x080041d1
 800415c:	080041d1 	.word	0x080041d1
 8004160:	080041d1 	.word	0x080041d1
 8004164:	080041d1 	.word	0x080041d1
 8004168:	080041e5 	.word	0x080041e5
 800416c:	080041d1 	.word	0x080041d1
 8004170:	080041d1 	.word	0x080041d1
 8004174:	080041d1 	.word	0x080041d1
 8004178:	080041d1 	.word	0x080041d1
 800417c:	080041d1 	.word	0x080041d1
 8004180:	080041d1 	.word	0x080041d1
 8004184:	080041d1 	.word	0x080041d1
 8004188:	080041e5 	.word	0x080041e5
 800418c:	080041d1 	.word	0x080041d1
 8004190:	080041d1 	.word	0x080041d1
 8004194:	080041d1 	.word	0x080041d1
 8004198:	080041d1 	.word	0x080041d1
 800419c:	080041d1 	.word	0x080041d1
 80041a0:	080041d1 	.word	0x080041d1
 80041a4:	080041d1 	.word	0x080041d1
 80041a8:	080041e5 	.word	0x080041e5
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	3304      	adds	r3, #4
 80041b0:	2101      	movs	r1, #1
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fdfa 	bl	8004dac <RCCEx_PLL2_Config>
 80041b8:	4603      	mov	r3, r0
 80041ba:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80041bc:	e013      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3324      	adds	r3, #36	; 0x24
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 fea3 	bl	8004f10 <RCCEx_PLL3_Config>
 80041ca:	4603      	mov	r3, r0
 80041cc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80041ce:	e00a      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	75fb      	strb	r3, [r7, #23]
      break;
 80041d4:	e007      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80041d6:	bf00      	nop
 80041d8:	58024400 	.word	0x58024400
 80041dc:	58024800 	.word	0x58024800
 80041e0:	00ffffcf 	.word	0x00ffffcf
      break;
 80041e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041e6:	7dfb      	ldrb	r3, [r7, #23]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d109      	bne.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80041ec:	4b96      	ldr	r3, [pc, #600]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80041ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041f8:	4993      	ldr	r1, [pc, #588]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	654b      	str	r3, [r1, #84]	; 0x54
 80041fe:	e001      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004200:	7dfb      	ldrb	r3, [r7, #23]
 8004202:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d038      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004214:	2b05      	cmp	r3, #5
 8004216:	d821      	bhi.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8004218:	a201      	add	r2, pc, #4	; (adr r2, 8004220 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800421a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421e:	bf00      	nop
 8004220:	08004263 	.word	0x08004263
 8004224:	08004239 	.word	0x08004239
 8004228:	0800424b 	.word	0x0800424b
 800422c:	08004263 	.word	0x08004263
 8004230:	08004263 	.word	0x08004263
 8004234:	08004263 	.word	0x08004263
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3304      	adds	r3, #4
 800423c:	2101      	movs	r1, #1
 800423e:	4618      	mov	r0, r3
 8004240:	f000 fdb4 	bl	8004dac <RCCEx_PLL2_Config>
 8004244:	4603      	mov	r3, r0
 8004246:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004248:	e00c      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3324      	adds	r3, #36	; 0x24
 800424e:	2101      	movs	r1, #1
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fe5d 	bl	8004f10 <RCCEx_PLL3_Config>
 8004256:	4603      	mov	r3, r0
 8004258:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800425a:	e003      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	75fb      	strb	r3, [r7, #23]
      break;
 8004260:	e000      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8004262:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004264:	7dfb      	ldrb	r3, [r7, #23]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d109      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800426a:	4b77      	ldr	r3, [pc, #476]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800426c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426e:	f023 0207 	bic.w	r2, r3, #7
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004276:	4974      	ldr	r1, [pc, #464]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004278:	4313      	orrs	r3, r2
 800427a:	654b      	str	r3, [r1, #84]	; 0x54
 800427c:	e001      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800427e:	7dfb      	ldrb	r3, [r7, #23]
 8004280:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	d03a      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004294:	2b05      	cmp	r3, #5
 8004296:	d821      	bhi.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x938>
 8004298:	a201      	add	r2, pc, #4	; (adr r2, 80042a0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800429a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429e:	bf00      	nop
 80042a0:	080042e3 	.word	0x080042e3
 80042a4:	080042b9 	.word	0x080042b9
 80042a8:	080042cb 	.word	0x080042cb
 80042ac:	080042e3 	.word	0x080042e3
 80042b0:	080042e3 	.word	0x080042e3
 80042b4:	080042e3 	.word	0x080042e3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	3304      	adds	r3, #4
 80042bc:	2101      	movs	r1, #1
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fd74 	bl	8004dac <RCCEx_PLL2_Config>
 80042c4:	4603      	mov	r3, r0
 80042c6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80042c8:	e00c      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3324      	adds	r3, #36	; 0x24
 80042ce:	2101      	movs	r1, #1
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fe1d 	bl	8004f10 <RCCEx_PLL3_Config>
 80042d6:	4603      	mov	r3, r0
 80042d8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80042da:	e003      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	75fb      	strb	r3, [r7, #23]
      break;
 80042e0:	e000      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80042e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10a      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042ea:	4b57      	ldr	r3, [pc, #348]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80042ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f8:	4953      	ldr	r1, [pc, #332]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	658b      	str	r3, [r1, #88]	; 0x58
 80042fe:	e001      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004300:	7dfb      	ldrb	r3, [r7, #23]
 8004302:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0320 	and.w	r3, r3, #32
 800430c:	2b00      	cmp	r3, #0
 800430e:	d04b      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004316:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800431a:	d02e      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800431c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004320:	d828      	bhi.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004326:	d02a      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8004328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432c:	d822      	bhi.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800432e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004332:	d026      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004334:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004338:	d81c      	bhi.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800433a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800433e:	d010      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8004340:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004344:	d816      	bhi.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004346:	2b00      	cmp	r3, #0
 8004348:	d01d      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800434a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800434e:	d111      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3304      	adds	r3, #4
 8004354:	2100      	movs	r1, #0
 8004356:	4618      	mov	r0, r3
 8004358:	f000 fd28 	bl	8004dac <RCCEx_PLL2_Config>
 800435c:	4603      	mov	r3, r0
 800435e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004360:	e012      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	3324      	adds	r3, #36	; 0x24
 8004366:	2102      	movs	r1, #2
 8004368:	4618      	mov	r0, r3
 800436a:	f000 fdd1 	bl	8004f10 <RCCEx_PLL3_Config>
 800436e:	4603      	mov	r3, r0
 8004370:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004372:	e009      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	75fb      	strb	r3, [r7, #23]
      break;
 8004378:	e006      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800437a:	bf00      	nop
 800437c:	e004      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800437e:	bf00      	nop
 8004380:	e002      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004382:	bf00      	nop
 8004384:	e000      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004386:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004388:	7dfb      	ldrb	r3, [r7, #23]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10a      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800438e:	4b2e      	ldr	r3, [pc, #184]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004392:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800439c:	492a      	ldr	r1, [pc, #168]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	654b      	str	r3, [r1, #84]	; 0x54
 80043a2:	e001      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a4:	7dfb      	ldrb	r3, [r7, #23]
 80043a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d04d      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80043ba:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80043be:	d02e      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80043c0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80043c4:	d828      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80043c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ca:	d02a      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80043cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d0:	d822      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80043d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043d6:	d026      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80043d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043dc:	d81c      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80043de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043e2:	d010      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80043e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043e8:	d816      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d01d      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 80043ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f2:	d111      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3304      	adds	r3, #4
 80043f8:	2100      	movs	r1, #0
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fcd6 	bl	8004dac <RCCEx_PLL2_Config>
 8004400:	4603      	mov	r3, r0
 8004402:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004404:	e012      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3324      	adds	r3, #36	; 0x24
 800440a:	2102      	movs	r1, #2
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fd7f 	bl	8004f10 <RCCEx_PLL3_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004416:	e009      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	75fb      	strb	r3, [r7, #23]
      break;
 800441c:	e006      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800441e:	bf00      	nop
 8004420:	e004      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004422:	bf00      	nop
 8004424:	e002      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8004426:	bf00      	nop
 8004428:	e000      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800442a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800442c:	7dfb      	ldrb	r3, [r7, #23]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10c      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004432:	4b05      	ldr	r3, [pc, #20]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004436:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004440:	4901      	ldr	r1, [pc, #4]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004442:	4313      	orrs	r3, r2
 8004444:	658b      	str	r3, [r1, #88]	; 0x58
 8004446:	e003      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8004448:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800444c:	7dfb      	ldrb	r3, [r7, #23]
 800444e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004458:	2b00      	cmp	r3, #0
 800445a:	d04b      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004462:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004466:	d02e      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004468:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800446c:	d828      	bhi.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800446e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004472:	d02a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8004474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004478:	d822      	bhi.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800447a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800447e:	d026      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8004480:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004484:	d81c      	bhi.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004486:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800448a:	d010      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800448c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004490:	d816      	bhi.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8004492:	2b00      	cmp	r3, #0
 8004494:	d01d      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8004496:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800449a:	d111      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3304      	adds	r3, #4
 80044a0:	2100      	movs	r1, #0
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fc82 	bl	8004dac <RCCEx_PLL2_Config>
 80044a8:	4603      	mov	r3, r0
 80044aa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80044ac:	e012      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	3324      	adds	r3, #36	; 0x24
 80044b2:	2102      	movs	r1, #2
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fd2b 	bl	8004f10 <RCCEx_PLL3_Config>
 80044ba:	4603      	mov	r3, r0
 80044bc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80044be:	e009      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	75fb      	strb	r3, [r7, #23]
      break;
 80044c4:	e006      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80044c6:	bf00      	nop
 80044c8:	e004      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80044ca:	bf00      	nop
 80044cc:	e002      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80044ce:	bf00      	nop
 80044d0:	e000      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80044d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044d4:	7dfb      	ldrb	r3, [r7, #23]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10a      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80044da:	4b9d      	ldr	r3, [pc, #628]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80044e8:	4999      	ldr	r1, [pc, #612]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	658b      	str	r3, [r1, #88]	; 0x58
 80044ee:	e001      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f0:	7dfb      	ldrb	r3, [r7, #23]
 80044f2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01a      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450a:	d10a      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3324      	adds	r3, #36	; 0x24
 8004510:	2102      	movs	r1, #2
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fcfc 	bl	8004f10 <RCCEx_PLL3_Config>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004522:	4b8b      	ldr	r3, [pc, #556]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004526:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004530:	4987      	ldr	r1, [pc, #540]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004532:	4313      	orrs	r3, r2
 8004534:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b00      	cmp	r3, #0
 8004540:	d01a      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004548:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800454c:	d10a      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3324      	adds	r3, #36	; 0x24
 8004552:	2102      	movs	r1, #2
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fcdb 	bl	8004f10 <RCCEx_PLL3_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004564:	4b7a      	ldr	r3, [pc, #488]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004568:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004572:	4977      	ldr	r1, [pc, #476]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004574:	4313      	orrs	r3, r2
 8004576:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d034      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800458a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800458e:	d01d      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004590:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004594:	d817      	bhi.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800459a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800459e:	d009      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80045a0:	e011      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3304      	adds	r3, #4
 80045a6:	2100      	movs	r1, #0
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 fbff 	bl	8004dac <RCCEx_PLL2_Config>
 80045ae:	4603      	mov	r3, r0
 80045b0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80045b2:	e00c      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3324      	adds	r3, #36	; 0x24
 80045b8:	2102      	movs	r1, #2
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fca8 	bl	8004f10 <RCCEx_PLL3_Config>
 80045c0:	4603      	mov	r3, r0
 80045c2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80045c4:	e003      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	75fb      	strb	r3, [r7, #23]
      break;
 80045ca:	e000      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80045cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045ce:	7dfb      	ldrb	r3, [r7, #23]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d4:	4b5e      	ldr	r3, [pc, #376]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80045e2:	495b      	ldr	r1, [pc, #364]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	658b      	str	r3, [r1, #88]	; 0x58
 80045e8:	e001      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
 80045ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d033      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004600:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004604:	d01c      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8004606:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800460a:	d816      	bhi.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800460c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004610:	d003      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8004612:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004616:	d007      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8004618:	e00f      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800461a:	4b4d      	ldr	r3, [pc, #308]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800461c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800461e:	4a4c      	ldr	r2, [pc, #304]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004624:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004626:	e00c      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3324      	adds	r3, #36	; 0x24
 800462c:	2101      	movs	r1, #1
 800462e:	4618      	mov	r0, r3
 8004630:	f000 fc6e 	bl	8004f10 <RCCEx_PLL3_Config>
 8004634:	4603      	mov	r3, r0
 8004636:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004638:	e003      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	75fb      	strb	r3, [r7, #23]
      break;
 800463e:	e000      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8004640:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004642:	7dfb      	ldrb	r3, [r7, #23]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10a      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004648:	4b41      	ldr	r3, [pc, #260]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800464a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004656:	493e      	ldr	r1, [pc, #248]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004658:	4313      	orrs	r3, r2
 800465a:	654b      	str	r3, [r1, #84]	; 0x54
 800465c:	e001      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465e:	7dfb      	ldrb	r3, [r7, #23]
 8004660:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d029      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8004676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800467a:	d007      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800467c:	e00f      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800467e:	4b34      	ldr	r3, [pc, #208]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	4a33      	ldr	r2, [pc, #204]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004688:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800468a:	e00b      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3304      	adds	r3, #4
 8004690:	2102      	movs	r1, #2
 8004692:	4618      	mov	r0, r3
 8004694:	f000 fb8a 	bl	8004dac <RCCEx_PLL2_Config>
 8004698:	4603      	mov	r3, r0
 800469a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800469c:	e002      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	75fb      	strb	r3, [r7, #23]
      break;
 80046a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046a4:	7dfb      	ldrb	r3, [r7, #23]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d109      	bne.n	80046be <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80046aa:	4b29      	ldr	r3, [pc, #164]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80046ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046b6:	4926      	ldr	r1, [pc, #152]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	64cb      	str	r3, [r1, #76]	; 0x4c
 80046bc:	e001      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046be:	7dfb      	ldrb	r3, [r7, #23]
 80046c0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	3324      	adds	r3, #36	; 0x24
 80046d2:	2102      	movs	r1, #2
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 fc1b 	bl	8004f10 <RCCEx_PLL3_Config>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d033      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046f8:	d017      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80046fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046fe:	d811      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004704:	d013      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8004706:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800470a:	d80b      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800470c:	2b00      	cmp	r3, #0
 800470e:	d010      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8004710:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004714:	d106      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004716:	4b0e      	ldr	r3, [pc, #56]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471a:	4a0d      	ldr	r2, [pc, #52]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800471c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004720:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004722:	e007      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	75fb      	strb	r3, [r7, #23]
      break;
 8004728:	e004      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800472a:	bf00      	nop
 800472c:	e002      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800472e:	bf00      	nop
 8004730:	e000      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004732:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004734:	7dfb      	ldrb	r3, [r7, #23]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10c      	bne.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800473a:	4b05      	ldr	r3, [pc, #20]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800473c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800473e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004746:	4902      	ldr	r1, [pc, #8]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004748:	4313      	orrs	r3, r2
 800474a:	654b      	str	r3, [r1, #84]	; 0x54
 800474c:	e004      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800474e:	bf00      	nop
 8004750:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004754:	7dfb      	ldrb	r3, [r7, #23]
 8004756:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004764:	4b31      	ldr	r3, [pc, #196]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004768:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004770:	492e      	ldr	r1, [pc, #184]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004772:	4313      	orrs	r3, r2
 8004774:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d009      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004782:	4b2a      	ldr	r3, [pc, #168]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004790:	4926      	ldr	r1, [pc, #152]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004792:	4313      	orrs	r3, r2
 8004794:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d008      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047a2:	4b22      	ldr	r3, [pc, #136]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047ae:	491f      	ldr	r1, [pc, #124]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00d      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047c0:	4b1a      	ldr	r3, [pc, #104]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	4a19      	ldr	r2, [pc, #100]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80047ca:	6113      	str	r3, [r2, #16]
 80047cc:	4b17      	ldr	r3, [pc, #92]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80047d6:	4915      	ldr	r1, [pc, #84]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	da08      	bge.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047e4:	4b11      	ldr	r3, [pc, #68]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047f0:	490e      	ldr	r1, [pc, #56]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004802:	4b0a      	ldr	r3, [pc, #40]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004806:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004810:	4906      	ldr	r1, [pc, #24]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004812:	4313      	orrs	r3, r2
 8004814:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004816:	7dbb      	ldrb	r3, [r7, #22]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e000      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	58024400 	.word	0x58024400

08004830 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004834:	f7ff f85a 	bl	80038ec <HAL_RCC_GetHCLKFreq>
 8004838:	4602      	mov	r2, r0
 800483a:	4b06      	ldr	r3, [pc, #24]	; (8004854 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	091b      	lsrs	r3, r3, #4
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	4904      	ldr	r1, [pc, #16]	; (8004858 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004846:	5ccb      	ldrb	r3, [r1, r3]
 8004848:	f003 031f 	and.w	r3, r3, #31
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004850:	4618      	mov	r0, r3
 8004852:	bd80      	pop	{r7, pc}
 8004854:	58024400 	.word	0x58024400
 8004858:	0800b264 	.word	0x0800b264

0800485c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800485c:	b480      	push	{r7}
 800485e:	b089      	sub	sp, #36	; 0x24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004864:	4ba1      	ldr	r3, [pc, #644]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004868:	f003 0303 	and.w	r3, r3, #3
 800486c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800486e:	4b9f      	ldr	r3, [pc, #636]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004872:	0b1b      	lsrs	r3, r3, #12
 8004874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004878:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800487a:	4b9c      	ldr	r3, [pc, #624]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800487c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487e:	091b      	lsrs	r3, r3, #4
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004886:	4b99      	ldr	r3, [pc, #612]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488a:	08db      	lsrs	r3, r3, #3
 800488c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	fb02 f303 	mul.w	r3, r2, r3
 8004896:	ee07 3a90 	vmov	s15, r3
 800489a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 8111 	beq.w	8004acc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	f000 8083 	beq.w	80049b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	f200 80a1 	bhi.w	80049fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d056      	beq.n	8004974 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80048c6:	e099      	b.n	80049fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048c8:	4b88      	ldr	r3, [pc, #544]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0320 	and.w	r3, r3, #32
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d02d      	beq.n	8004930 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80048d4:	4b85      	ldr	r3, [pc, #532]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	08db      	lsrs	r3, r3, #3
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	4a84      	ldr	r2, [pc, #528]	; (8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80048e0:	fa22 f303 	lsr.w	r3, r2, r3
 80048e4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	ee07 3a90 	vmov	s15, r3
 80048ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	ee07 3a90 	vmov	s15, r3
 80048f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fe:	4b7b      	ldr	r3, [pc, #492]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004906:	ee07 3a90 	vmov	s15, r3
 800490a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800490e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004912:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800491a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800491e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800492e:	e087      	b.n	8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004af8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800493e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004942:	4b6a      	ldr	r3, [pc, #424]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004952:	ed97 6a03 	vldr	s12, [r7, #12]
 8004956:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800495a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004962:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800496a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004972:	e065      	b.n	8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	ee07 3a90 	vmov	s15, r3
 800497a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004982:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004986:	4b59      	ldr	r3, [pc, #356]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800498e:	ee07 3a90 	vmov	s15, r3
 8004992:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004996:	ed97 6a03 	vldr	s12, [r7, #12]
 800499a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800499e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049b6:	e043      	b.n	8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	ee07 3a90 	vmov	s15, r3
 80049be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80049c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ca:	4b48      	ldr	r3, [pc, #288]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049da:	ed97 6a03 	vldr	s12, [r7, #12]
 80049de:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049fa:	e021      	b.n	8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	ee07 3a90 	vmov	s15, r3
 8004a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a06:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a0e:	4b37      	ldr	r3, [pc, #220]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a22:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a3e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004a40:	4b2a      	ldr	r3, [pc, #168]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a44:	0a5b      	lsrs	r3, r3, #9
 8004a46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a4a:	ee07 3a90 	vmov	s15, r3
 8004a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a66:	ee17 2a90 	vmov	r2, s15
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004a6e:	4b1f      	ldr	r3, [pc, #124]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a78:	ee07 3a90 	vmov	s15, r3
 8004a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a88:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a94:	ee17 2a90 	vmov	r2, s15
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004a9c:	4b13      	ldr	r3, [pc, #76]	; (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa0:	0e1b      	lsrs	r3, r3, #24
 8004aa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ab2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ab6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ac2:	ee17 2a90 	vmov	r2, s15
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004aca:	e008      	b.n	8004ade <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	609a      	str	r2, [r3, #8]
}
 8004ade:	bf00      	nop
 8004ae0:	3724      	adds	r7, #36	; 0x24
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	58024400 	.word	0x58024400
 8004af0:	03d09000 	.word	0x03d09000
 8004af4:	46000000 	.word	0x46000000
 8004af8:	4c742400 	.word	0x4c742400
 8004afc:	4a742400 	.word	0x4a742400
 8004b00:	4af42400 	.word	0x4af42400

08004b04 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b089      	sub	sp, #36	; 0x24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b0c:	4ba1      	ldr	r3, [pc, #644]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b10:	f003 0303 	and.w	r3, r3, #3
 8004b14:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004b16:	4b9f      	ldr	r3, [pc, #636]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1a:	0d1b      	lsrs	r3, r3, #20
 8004b1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b20:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b22:	4b9c      	ldr	r3, [pc, #624]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b26:	0a1b      	lsrs	r3, r3, #8
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004b2e:	4b99      	ldr	r3, [pc, #612]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b32:	08db      	lsrs	r3, r3, #3
 8004b34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 8111 	beq.w	8004d74 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	f000 8083 	beq.w	8004c60 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	f200 80a1 	bhi.w	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d056      	beq.n	8004c1c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004b6e:	e099      	b.n	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b70:	4b88      	ldr	r3, [pc, #544]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0320 	and.w	r3, r3, #32
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d02d      	beq.n	8004bd8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004b7c:	4b85      	ldr	r3, [pc, #532]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	08db      	lsrs	r3, r3, #3
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	4a84      	ldr	r2, [pc, #528]	; (8004d98 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004b88:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	ee07 3a90 	vmov	s15, r3
 8004b94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ba6:	4b7b      	ldr	r3, [pc, #492]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bae:	ee07 3a90 	vmov	s15, r3
 8004bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bba:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004bd6:	e087      	b.n	8004ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	ee07 3a90 	vmov	s15, r3
 8004bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004be2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004da0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bea:	4b6a      	ldr	r3, [pc, #424]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf2:	ee07 3a90 	vmov	s15, r3
 8004bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bfe:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c1a:	e065      	b.n	8004ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	ee07 3a90 	vmov	s15, r3
 8004c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c26:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c2e:	4b59      	ldr	r3, [pc, #356]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c36:	ee07 3a90 	vmov	s15, r3
 8004c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c42:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c5e:	e043      	b.n	8004ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	ee07 3a90 	vmov	s15, r3
 8004c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004da8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c72:	4b48      	ldr	r3, [pc, #288]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7a:	ee07 3a90 	vmov	s15, r3
 8004c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c82:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c86:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004ca2:	e021      	b.n	8004ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	ee07 3a90 	vmov	s15, r3
 8004caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cb6:	4b37      	ldr	r3, [pc, #220]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cca:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004ce6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004ce8:	4b2a      	ldr	r3, [pc, #168]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cec:	0a5b      	lsrs	r3, r3, #9
 8004cee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cf2:	ee07 3a90 	vmov	s15, r3
 8004cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cfa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004cfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d02:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d0e:	ee17 2a90 	vmov	r2, s15
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004d16:	4b1f      	ldr	r3, [pc, #124]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	0c1b      	lsrs	r3, r3, #16
 8004d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d20:	ee07 3a90 	vmov	s15, r3
 8004d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d28:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d30:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d3c:	ee17 2a90 	vmov	r2, s15
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004d44:	4b13      	ldr	r3, [pc, #76]	; (8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d48:	0e1b      	lsrs	r3, r3, #24
 8004d4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d4e:	ee07 3a90 	vmov	s15, r3
 8004d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d6a:	ee17 2a90 	vmov	r2, s15
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004d72:	e008      	b.n	8004d86 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	609a      	str	r2, [r3, #8]
}
 8004d86:	bf00      	nop
 8004d88:	3724      	adds	r7, #36	; 0x24
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	58024400 	.word	0x58024400
 8004d98:	03d09000 	.word	0x03d09000
 8004d9c:	46000000 	.word	0x46000000
 8004da0:	4c742400 	.word	0x4c742400
 8004da4:	4a742400 	.word	0x4a742400
 8004da8:	4af42400 	.word	0x4af42400

08004dac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004db6:	2300      	movs	r3, #0
 8004db8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004dba:	4b53      	ldr	r3, [pc, #332]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	2b03      	cmp	r3, #3
 8004dc4:	d101      	bne.n	8004dca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e099      	b.n	8004efe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004dca:	4b4f      	ldr	r3, [pc, #316]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a4e      	ldr	r2, [pc, #312]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004dd0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dd6:	f7fc fd2b 	bl	8001830 <HAL_GetTick>
 8004dda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ddc:	e008      	b.n	8004df0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004dde:	f7fc fd27 	bl	8001830 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d901      	bls.n	8004df0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e086      	b.n	8004efe <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004df0:	4b45      	ldr	r3, [pc, #276]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1f0      	bne.n	8004dde <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004dfc:	4b42      	ldr	r3, [pc, #264]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e00:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	031b      	lsls	r3, r3, #12
 8004e0a:	493f      	ldr	r1, [pc, #252]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	628b      	str	r3, [r1, #40]	; 0x28
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	3b01      	subs	r3, #1
 8004e16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	025b      	lsls	r3, r3, #9
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004e32:	431a      	orrs	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	061b      	lsls	r3, r3, #24
 8004e3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004e40:	4931      	ldr	r1, [pc, #196]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e46:	4b30      	ldr	r3, [pc, #192]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	492d      	ldr	r1, [pc, #180]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e58:	4b2b      	ldr	r3, [pc, #172]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	f023 0220 	bic.w	r2, r3, #32
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	4928      	ldr	r1, [pc, #160]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e6a:	4b27      	ldr	r3, [pc, #156]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6e:	4a26      	ldr	r2, [pc, #152]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e70:	f023 0310 	bic.w	r3, r3, #16
 8004e74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e76:	4b24      	ldr	r3, [pc, #144]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e7a:	4b24      	ldr	r3, [pc, #144]	; (8004f0c <RCCEx_PLL2_Config+0x160>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	69d2      	ldr	r2, [r2, #28]
 8004e82:	00d2      	lsls	r2, r2, #3
 8004e84:	4920      	ldr	r1, [pc, #128]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e8a:	4b1f      	ldr	r3, [pc, #124]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8e:	4a1e      	ldr	r2, [pc, #120]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e90:	f043 0310 	orr.w	r3, r3, #16
 8004e94:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d106      	bne.n	8004eaa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e9c:	4b1a      	ldr	r3, [pc, #104]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea0:	4a19      	ldr	r2, [pc, #100]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ea2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ea6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004ea8:	e00f      	b.n	8004eca <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d106      	bne.n	8004ebe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004eb0:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb4:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004eb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eba:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004ebc:	e005      	b.n	8004eca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ebe:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec2:	4a11      	ldr	r2, [pc, #68]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ec4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004ec8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004eca:	4b0f      	ldr	r3, [pc, #60]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a0e      	ldr	r2, [pc, #56]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ed0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ed4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ed6:	f7fc fcab 	bl	8001830 <HAL_GetTick>
 8004eda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004edc:	e008      	b.n	8004ef0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004ede:	f7fc fca7 	bl	8001830 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d901      	bls.n	8004ef0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e006      	b.n	8004efe <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ef0:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <RCCEx_PLL2_Config+0x15c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0f0      	beq.n	8004ede <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	58024400 	.word	0x58024400
 8004f0c:	ffff0007 	.word	0xffff0007

08004f10 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f1e:	4b53      	ldr	r3, [pc, #332]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d101      	bne.n	8004f2e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e099      	b.n	8005062 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f2e:	4b4f      	ldr	r3, [pc, #316]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a4e      	ldr	r2, [pc, #312]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f3a:	f7fc fc79 	bl	8001830 <HAL_GetTick>
 8004f3e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f40:	e008      	b.n	8004f54 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004f42:	f7fc fc75 	bl	8001830 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d901      	bls.n	8004f54 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e086      	b.n	8005062 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f54:	4b45      	ldr	r3, [pc, #276]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1f0      	bne.n	8004f42 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f60:	4b42      	ldr	r3, [pc, #264]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f64:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	051b      	lsls	r3, r3, #20
 8004f6e:	493f      	ldr	r1, [pc, #252]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	628b      	str	r3, [r1, #40]	; 0x28
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	025b      	lsls	r3, r3, #9
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	041b      	lsls	r3, r3, #16
 8004f92:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	061b      	lsls	r3, r3, #24
 8004fa0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004fa4:	4931      	ldr	r1, [pc, #196]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004faa:	4b30      	ldr	r3, [pc, #192]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	492d      	ldr	r1, [pc, #180]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004fbc:	4b2b      	ldr	r3, [pc, #172]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	4928      	ldr	r1, [pc, #160]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004fce:	4b27      	ldr	r3, [pc, #156]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd2:	4a26      	ldr	r2, [pc, #152]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fd8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004fda:	4b24      	ldr	r3, [pc, #144]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fde:	4b24      	ldr	r3, [pc, #144]	; (8005070 <RCCEx_PLL3_Config+0x160>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	69d2      	ldr	r2, [r2, #28]
 8004fe6:	00d2      	lsls	r2, r2, #3
 8004fe8:	4920      	ldr	r1, [pc, #128]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004fee:	4b1f      	ldr	r3, [pc, #124]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	4a1e      	ldr	r2, [pc, #120]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8004ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ff8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d106      	bne.n	800500e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005000:	4b1a      	ldr	r3, [pc, #104]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005004:	4a19      	ldr	r2, [pc, #100]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005006:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800500a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800500c:	e00f      	b.n	800502e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d106      	bne.n	8005022 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005014:	4b15      	ldr	r3, [pc, #84]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	4a14      	ldr	r2, [pc, #80]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 800501a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800501e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005020:	e005      	b.n	800502e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005022:	4b12      	ldr	r3, [pc, #72]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005026:	4a11      	ldr	r2, [pc, #68]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005028:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800502c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800502e:	4b0f      	ldr	r3, [pc, #60]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a0e      	ldr	r2, [pc, #56]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005038:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800503a:	f7fc fbf9 	bl	8001830 <HAL_GetTick>
 800503e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005040:	e008      	b.n	8005054 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005042:	f7fc fbf5 	bl	8001830 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d901      	bls.n	8005054 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e006      	b.n	8005062 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005054:	4b05      	ldr	r3, [pc, #20]	; (800506c <RCCEx_PLL3_Config+0x15c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0f0      	beq.n	8005042 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005060:	7bfb      	ldrb	r3, [r7, #15]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	58024400 	.word	0x58024400
 8005070:	ffff0007 	.word	0xffff0007

08005074 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e08f      	b.n	80051a8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	d106      	bne.n	80050a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7fc f933 	bl	8001308 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2202      	movs	r2, #2
 80050a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6899      	ldr	r1, [r3, #8]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	4b3e      	ldr	r3, [pc, #248]	; (80051b0 <HAL_TIM_Encoder_Init+0x13c>)
 80050b6:	400b      	ands	r3, r1
 80050b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	3304      	adds	r3, #4
 80050c2:	4619      	mov	r1, r3
 80050c4:	4610      	mov	r0, r2
 80050c6:	f000 fa71 	bl	80055ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4b31      	ldr	r3, [pc, #196]	; (80051b4 <HAL_TIM_Encoder_Init+0x140>)
 80050f0:	4013      	ands	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	021b      	lsls	r3, r3, #8
 80050fe:	4313      	orrs	r3, r2
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	4313      	orrs	r3, r2
 8005104:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	4b2b      	ldr	r3, [pc, #172]	; (80051b8 <HAL_TIM_Encoder_Init+0x144>)
 800510a:	4013      	ands	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	4b2a      	ldr	r3, [pc, #168]	; (80051bc <HAL_TIM_Encoder_Init+0x148>)
 8005112:	4013      	ands	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	69db      	ldr	r3, [r3, #28]
 800511e:	021b      	lsls	r3, r3, #8
 8005120:	4313      	orrs	r3, r2
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	4313      	orrs	r3, r2
 8005126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	011a      	lsls	r2, r3, #4
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	031b      	lsls	r3, r3, #12
 8005134:	4313      	orrs	r3, r2
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800514a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	4313      	orrs	r3, r2
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	fffebff8 	.word	0xfffebff8
 80051b4:	fffffcfc 	.word	0xfffffcfc
 80051b8:	fffff3f3 	.word	0xfffff3f3
 80051bc:	ffff0f0f 	.word	0xffff0f0f

080051c0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051d0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051d8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051e0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051e8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d110      	bne.n	8005212 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d102      	bne.n	80051fc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80051f6:	7b7b      	ldrb	r3, [r7, #13]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d001      	beq.n	8005200 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e089      	b.n	8005314 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005210:	e031      	b.n	8005276 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b04      	cmp	r3, #4
 8005216:	d110      	bne.n	800523a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005218:	7bbb      	ldrb	r3, [r7, #14]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d102      	bne.n	8005224 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800521e:	7b3b      	ldrb	r3, [r7, #12]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d001      	beq.n	8005228 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e075      	b.n	8005314 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005238:	e01d      	b.n	8005276 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800523a:	7bfb      	ldrb	r3, [r7, #15]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d108      	bne.n	8005252 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005240:	7bbb      	ldrb	r3, [r7, #14]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d105      	bne.n	8005252 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005246:	7b7b      	ldrb	r3, [r7, #13]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d102      	bne.n	8005252 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800524c:	7b3b      	ldrb	r3, [r7, #12]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d001      	beq.n	8005256 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e05e      	b.n	8005314 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2202      	movs	r2, #2
 8005262:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2202      	movs	r2, #2
 800526a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2202      	movs	r2, #2
 8005272:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d003      	beq.n	8005284 <HAL_TIM_Encoder_Start_IT+0xc4>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2b04      	cmp	r3, #4
 8005280:	d010      	beq.n	80052a4 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005282:	e01f      	b.n	80052c4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2201      	movs	r2, #1
 800528a:	2100      	movs	r1, #0
 800528c:	4618      	mov	r0, r3
 800528e:	f000 fa27 	bl	80056e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0202 	orr.w	r2, r2, #2
 80052a0:	60da      	str	r2, [r3, #12]
      break;
 80052a2:	e02e      	b.n	8005302 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2201      	movs	r2, #1
 80052aa:	2104      	movs	r1, #4
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 fa17 	bl	80056e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0204 	orr.w	r2, r2, #4
 80052c0:	60da      	str	r2, [r3, #12]
      break;
 80052c2:	e01e      	b.n	8005302 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2201      	movs	r2, #1
 80052ca:	2100      	movs	r1, #0
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fa07 	bl	80056e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2201      	movs	r2, #1
 80052d8:	2104      	movs	r1, #4
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fa00 	bl	80056e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0202 	orr.w	r2, r2, #2
 80052ee:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0204 	orr.w	r2, r2, #4
 80052fe:	60da      	str	r2, [r3, #12]
      break;
 8005300:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b02      	cmp	r3, #2
 8005330:	d122      	bne.n	8005378 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b02      	cmp	r3, #2
 800533e:	d11b      	bne.n	8005378 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0202 	mvn.w	r2, #2
 8005348:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fb fc22 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f901 	bl	800556e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f908 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	2b04      	cmp	r3, #4
 8005384:	d122      	bne.n	80053cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b04      	cmp	r3, #4
 8005392:	d11b      	bne.n	80053cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0204 	mvn.w	r2, #4
 800539c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2202      	movs	r2, #2
 80053a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7fb fbf8 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 80053b8:	e005      	b.n	80053c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f8d7 	bl	800556e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f8de 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d122      	bne.n	8005420 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f003 0308 	and.w	r3, r3, #8
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d11b      	bne.n	8005420 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0208 	mvn.w	r2, #8
 80053f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2204      	movs	r2, #4
 80053f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 0303 	and.w	r3, r3, #3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7fb fbce 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 800540c:	e005      	b.n	800541a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f8ad 	bl	800556e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f8b4 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	f003 0310 	and.w	r3, r3, #16
 800542a:	2b10      	cmp	r3, #16
 800542c:	d122      	bne.n	8005474 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f003 0310 	and.w	r3, r3, #16
 8005438:	2b10      	cmp	r3, #16
 800543a:	d11b      	bne.n	8005474 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0210 	mvn.w	r2, #16
 8005444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2208      	movs	r2, #8
 800544a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7fb fba4 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 8005460:	e005      	b.n	800546e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f883 	bl	800556e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f88a 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b01      	cmp	r3, #1
 8005480:	d10e      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b01      	cmp	r3, #1
 800548e:	d107      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0201 	mvn.w	r2, #1
 8005498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f85d 	bl	800555a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054aa:	2b80      	cmp	r3, #128	; 0x80
 80054ac:	d10e      	bne.n	80054cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b8:	2b80      	cmp	r3, #128	; 0x80
 80054ba:	d107      	bne.n	80054cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f9c8 	bl	800585c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054da:	d10e      	bne.n	80054fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e6:	2b80      	cmp	r3, #128	; 0x80
 80054e8:	d107      	bne.n	80054fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80054f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f9bb 	bl	8005870 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	d10e      	bne.n	8005526 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005512:	2b40      	cmp	r3, #64	; 0x40
 8005514:	d107      	bne.n	8005526 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800551e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 f838 	bl	8005596 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	f003 0320 	and.w	r3, r3, #32
 8005530:	2b20      	cmp	r3, #32
 8005532:	d10e      	bne.n	8005552 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b20      	cmp	r3, #32
 8005540:	d107      	bne.n	8005552 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f06f 0220 	mvn.w	r2, #32
 800554a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f97b 	bl	8005848 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005552:	bf00      	nop
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005576:	bf00      	nop
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005596:	b480      	push	{r7}
 8005598:	b083      	sub	sp, #12
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
	...

080055ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a40      	ldr	r2, [pc, #256]	; (80056c0 <TIM_Base_SetConfig+0x114>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d013      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ca:	d00f      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a3d      	ldr	r2, [pc, #244]	; (80056c4 <TIM_Base_SetConfig+0x118>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00b      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a3c      	ldr	r2, [pc, #240]	; (80056c8 <TIM_Base_SetConfig+0x11c>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d007      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a3b      	ldr	r2, [pc, #236]	; (80056cc <TIM_Base_SetConfig+0x120>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d003      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a3a      	ldr	r2, [pc, #232]	; (80056d0 <TIM_Base_SetConfig+0x124>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d108      	bne.n	80055fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a2f      	ldr	r2, [pc, #188]	; (80056c0 <TIM_Base_SetConfig+0x114>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d01f      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800560c:	d01b      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a2c      	ldr	r2, [pc, #176]	; (80056c4 <TIM_Base_SetConfig+0x118>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d017      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a2b      	ldr	r2, [pc, #172]	; (80056c8 <TIM_Base_SetConfig+0x11c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d013      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a2a      	ldr	r2, [pc, #168]	; (80056cc <TIM_Base_SetConfig+0x120>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d00f      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a29      	ldr	r2, [pc, #164]	; (80056d0 <TIM_Base_SetConfig+0x124>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d00b      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a28      	ldr	r2, [pc, #160]	; (80056d4 <TIM_Base_SetConfig+0x128>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d007      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a27      	ldr	r2, [pc, #156]	; (80056d8 <TIM_Base_SetConfig+0x12c>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d003      	beq.n	8005646 <TIM_Base_SetConfig+0x9a>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a26      	ldr	r2, [pc, #152]	; (80056dc <TIM_Base_SetConfig+0x130>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d108      	bne.n	8005658 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800564c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4313      	orrs	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a10      	ldr	r2, [pc, #64]	; (80056c0 <TIM_Base_SetConfig+0x114>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d00f      	beq.n	80056a4 <TIM_Base_SetConfig+0xf8>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a12      	ldr	r2, [pc, #72]	; (80056d0 <TIM_Base_SetConfig+0x124>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00b      	beq.n	80056a4 <TIM_Base_SetConfig+0xf8>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a11      	ldr	r2, [pc, #68]	; (80056d4 <TIM_Base_SetConfig+0x128>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d007      	beq.n	80056a4 <TIM_Base_SetConfig+0xf8>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a10      	ldr	r2, [pc, #64]	; (80056d8 <TIM_Base_SetConfig+0x12c>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_Base_SetConfig+0xf8>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a0f      	ldr	r2, [pc, #60]	; (80056dc <TIM_Base_SetConfig+0x130>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d103      	bne.n	80056ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	691a      	ldr	r2, [r3, #16]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	615a      	str	r2, [r3, #20]
}
 80056b2:	bf00      	nop
 80056b4:	3714      	adds	r7, #20
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	40010000 	.word	0x40010000
 80056c4:	40000400 	.word	0x40000400
 80056c8:	40000800 	.word	0x40000800
 80056cc:	40000c00 	.word	0x40000c00
 80056d0:	40010400 	.word	0x40010400
 80056d4:	40014000 	.word	0x40014000
 80056d8:	40014400 	.word	0x40014400
 80056dc:	40014800 	.word	0x40014800

080056e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f003 031f 	and.w	r3, r3, #31
 80056f2:	2201      	movs	r2, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a1a      	ldr	r2, [r3, #32]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	43db      	mvns	r3, r3
 8005702:	401a      	ands	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a1a      	ldr	r2, [r3, #32]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f003 031f 	and.w	r3, r3, #31
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	431a      	orrs	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
	...

0800572c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005740:	2302      	movs	r3, #2
 8005742:	e06d      	b.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a30      	ldr	r2, [pc, #192]	; (800582c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d004      	beq.n	8005778 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a2f      	ldr	r2, [pc, #188]	; (8005830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d108      	bne.n	800578a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800577e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4313      	orrs	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005790:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	4313      	orrs	r3, r2
 800579a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a20      	ldr	r2, [pc, #128]	; (800582c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d022      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b6:	d01d      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a1d      	ldr	r2, [pc, #116]	; (8005834 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d018      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a1c      	ldr	r2, [pc, #112]	; (8005838 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1a      	ldr	r2, [pc, #104]	; (800583c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00e      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a15      	ldr	r2, [pc, #84]	; (8005830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d009      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a16      	ldr	r2, [pc, #88]	; (8005840 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d004      	beq.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a15      	ldr	r2, [pc, #84]	; (8005844 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d10c      	bne.n	800580e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	4313      	orrs	r3, r2
 8005804:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68ba      	ldr	r2, [r7, #8]
 800580c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3714      	adds	r7, #20
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr
 800582c:	40010000 	.word	0x40010000
 8005830:	40010400 	.word	0x40010400
 8005834:	40000400 	.word	0x40000400
 8005838:	40000800 	.word	0x40000800
 800583c:	40000c00 	.word	0x40000c00
 8005840:	40001800 	.word	0x40001800
 8005844:	40014000 	.word	0x40014000

08005848 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e042      	b.n	800591c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800589c:	2b00      	cmp	r3, #0
 800589e:	d106      	bne.n	80058ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7fb fd7f 	bl	80013ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2224      	movs	r2, #36	; 0x24
 80058b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 0201 	bic.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f8c2 	bl	8005a50 <UART_SetConfig>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d101      	bne.n	80058d6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e022      	b.n	800591c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fe1e 	bl	8006520 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005902:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0201 	orr.w	r2, r2, #1
 8005912:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 fea5 	bl	8006664 <UART_CheckIdleState>
 800591a:	4603      	mov	r3, r0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b08a      	sub	sp, #40	; 0x28
 8005928:	af02      	add	r7, sp, #8
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	4613      	mov	r3, r2
 8005932:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800593a:	2b20      	cmp	r3, #32
 800593c:	f040 8083 	bne.w	8005a46 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <HAL_UART_Transmit+0x28>
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e07b      	b.n	8005a48 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_UART_Transmit+0x3a>
 800595a:	2302      	movs	r3, #2
 800595c:	e074      	b.n	8005a48 <HAL_UART_Transmit+0x124>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2221      	movs	r2, #33	; 0x21
 8005972:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005976:	f7fb ff5b 	bl	8001830 <HAL_GetTick>
 800597a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	88fa      	ldrh	r2, [r7, #6]
 8005980:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	88fa      	ldrh	r2, [r7, #6]
 8005988:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005994:	d108      	bne.n	80059a8 <HAL_UART_Transmit+0x84>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d104      	bne.n	80059a8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800599e:	2300      	movs	r3, #0
 80059a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	e003      	b.n	80059b0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059ac:	2300      	movs	r3, #0
 80059ae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80059b8:	e02c      	b.n	8005a14 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2200      	movs	r2, #0
 80059c2:	2180      	movs	r1, #128	; 0x80
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 fe98 	bl	80066fa <UART_WaitOnFlagUntilTimeout>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d001      	beq.n	80059d4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e039      	b.n	8005a48 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10b      	bne.n	80059f2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	881b      	ldrh	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059e8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	3302      	adds	r3, #2
 80059ee:	61bb      	str	r3, [r7, #24]
 80059f0:	e007      	b.n	8005a02 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	781a      	ldrb	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	3301      	adds	r3, #1
 8005a00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1cc      	bne.n	80059ba <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2200      	movs	r2, #0
 8005a28:	2140      	movs	r1, #64	; 0x40
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 fe65 	bl	80066fa <UART_WaitOnFlagUntilTimeout>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e006      	b.n	8005a48 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	e000      	b.n	8005a48 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005a46:	2302      	movs	r3, #2
  }
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3720      	adds	r7, #32
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a54:	b092      	sub	sp, #72	; 0x48
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	4bbe      	ldr	r3, [pc, #760]	; (8005d78 <UART_SetConfig+0x328>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	6812      	ldr	r2, [r2, #0]
 8005a86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	68da      	ldr	r2, [r3, #12]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4ab3      	ldr	r2, [pc, #716]	; (8005d7c <UART_SetConfig+0x32c>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d004      	beq.n	8005abc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689a      	ldr	r2, [r3, #8]
 8005ac2:	4baf      	ldr	r3, [pc, #700]	; (8005d80 <UART_SetConfig+0x330>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	f023 010f 	bic.w	r1, r3, #15
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4aa6      	ldr	r2, [pc, #664]	; (8005d84 <UART_SetConfig+0x334>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d177      	bne.n	8005be0 <UART_SetConfig+0x190>
 8005af0:	4ba5      	ldr	r3, [pc, #660]	; (8005d88 <UART_SetConfig+0x338>)
 8005af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005af8:	2b28      	cmp	r3, #40	; 0x28
 8005afa:	d86d      	bhi.n	8005bd8 <UART_SetConfig+0x188>
 8005afc:	a201      	add	r2, pc, #4	; (adr r2, 8005b04 <UART_SetConfig+0xb4>)
 8005afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b02:	bf00      	nop
 8005b04:	08005ba9 	.word	0x08005ba9
 8005b08:	08005bd9 	.word	0x08005bd9
 8005b0c:	08005bd9 	.word	0x08005bd9
 8005b10:	08005bd9 	.word	0x08005bd9
 8005b14:	08005bd9 	.word	0x08005bd9
 8005b18:	08005bd9 	.word	0x08005bd9
 8005b1c:	08005bd9 	.word	0x08005bd9
 8005b20:	08005bd9 	.word	0x08005bd9
 8005b24:	08005bb1 	.word	0x08005bb1
 8005b28:	08005bd9 	.word	0x08005bd9
 8005b2c:	08005bd9 	.word	0x08005bd9
 8005b30:	08005bd9 	.word	0x08005bd9
 8005b34:	08005bd9 	.word	0x08005bd9
 8005b38:	08005bd9 	.word	0x08005bd9
 8005b3c:	08005bd9 	.word	0x08005bd9
 8005b40:	08005bd9 	.word	0x08005bd9
 8005b44:	08005bb9 	.word	0x08005bb9
 8005b48:	08005bd9 	.word	0x08005bd9
 8005b4c:	08005bd9 	.word	0x08005bd9
 8005b50:	08005bd9 	.word	0x08005bd9
 8005b54:	08005bd9 	.word	0x08005bd9
 8005b58:	08005bd9 	.word	0x08005bd9
 8005b5c:	08005bd9 	.word	0x08005bd9
 8005b60:	08005bd9 	.word	0x08005bd9
 8005b64:	08005bc1 	.word	0x08005bc1
 8005b68:	08005bd9 	.word	0x08005bd9
 8005b6c:	08005bd9 	.word	0x08005bd9
 8005b70:	08005bd9 	.word	0x08005bd9
 8005b74:	08005bd9 	.word	0x08005bd9
 8005b78:	08005bd9 	.word	0x08005bd9
 8005b7c:	08005bd9 	.word	0x08005bd9
 8005b80:	08005bd9 	.word	0x08005bd9
 8005b84:	08005bc9 	.word	0x08005bc9
 8005b88:	08005bd9 	.word	0x08005bd9
 8005b8c:	08005bd9 	.word	0x08005bd9
 8005b90:	08005bd9 	.word	0x08005bd9
 8005b94:	08005bd9 	.word	0x08005bd9
 8005b98:	08005bd9 	.word	0x08005bd9
 8005b9c:	08005bd9 	.word	0x08005bd9
 8005ba0:	08005bd9 	.word	0x08005bd9
 8005ba4:	08005bd1 	.word	0x08005bd1
 8005ba8:	2301      	movs	r3, #1
 8005baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bae:	e222      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bb0:	2304      	movs	r3, #4
 8005bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bb6:	e21e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bb8:	2308      	movs	r3, #8
 8005bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bbe:	e21a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bc0:	2310      	movs	r3, #16
 8005bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bc6:	e216      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bc8:	2320      	movs	r3, #32
 8005bca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bce:	e212      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bd0:	2340      	movs	r3, #64	; 0x40
 8005bd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bd6:	e20e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005bd8:	2380      	movs	r3, #128	; 0x80
 8005bda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bde:	e20a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a69      	ldr	r2, [pc, #420]	; (8005d8c <UART_SetConfig+0x33c>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d130      	bne.n	8005c4c <UART_SetConfig+0x1fc>
 8005bea:	4b67      	ldr	r3, [pc, #412]	; (8005d88 <UART_SetConfig+0x338>)
 8005bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	2b05      	cmp	r3, #5
 8005bf4:	d826      	bhi.n	8005c44 <UART_SetConfig+0x1f4>
 8005bf6:	a201      	add	r2, pc, #4	; (adr r2, 8005bfc <UART_SetConfig+0x1ac>)
 8005bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfc:	08005c15 	.word	0x08005c15
 8005c00:	08005c1d 	.word	0x08005c1d
 8005c04:	08005c25 	.word	0x08005c25
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	2300      	movs	r3, #0
 8005c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c1a:	e1ec      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c1c:	2304      	movs	r3, #4
 8005c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c22:	e1e8      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c24:	2308      	movs	r3, #8
 8005c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c2a:	e1e4      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c2c:	2310      	movs	r3, #16
 8005c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c32:	e1e0      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c34:	2320      	movs	r3, #32
 8005c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c3a:	e1dc      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c3c:	2340      	movs	r3, #64	; 0x40
 8005c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c42:	e1d8      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c44:	2380      	movs	r3, #128	; 0x80
 8005c46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c4a:	e1d4      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a4f      	ldr	r2, [pc, #316]	; (8005d90 <UART_SetConfig+0x340>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d130      	bne.n	8005cb8 <UART_SetConfig+0x268>
 8005c56:	4b4c      	ldr	r3, [pc, #304]	; (8005d88 <UART_SetConfig+0x338>)
 8005c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5a:	f003 0307 	and.w	r3, r3, #7
 8005c5e:	2b05      	cmp	r3, #5
 8005c60:	d826      	bhi.n	8005cb0 <UART_SetConfig+0x260>
 8005c62:	a201      	add	r2, pc, #4	; (adr r2, 8005c68 <UART_SetConfig+0x218>)
 8005c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c68:	08005c81 	.word	0x08005c81
 8005c6c:	08005c89 	.word	0x08005c89
 8005c70:	08005c91 	.word	0x08005c91
 8005c74:	08005c99 	.word	0x08005c99
 8005c78:	08005ca1 	.word	0x08005ca1
 8005c7c:	08005ca9 	.word	0x08005ca9
 8005c80:	2300      	movs	r3, #0
 8005c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c86:	e1b6      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c88:	2304      	movs	r3, #4
 8005c8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c8e:	e1b2      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c90:	2308      	movs	r3, #8
 8005c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c96:	e1ae      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005c98:	2310      	movs	r3, #16
 8005c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c9e:	e1aa      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ca0:	2320      	movs	r3, #32
 8005ca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ca6:	e1a6      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ca8:	2340      	movs	r3, #64	; 0x40
 8005caa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cae:	e1a2      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005cb0:	2380      	movs	r3, #128	; 0x80
 8005cb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cb6:	e19e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a35      	ldr	r2, [pc, #212]	; (8005d94 <UART_SetConfig+0x344>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d130      	bne.n	8005d24 <UART_SetConfig+0x2d4>
 8005cc2:	4b31      	ldr	r3, [pc, #196]	; (8005d88 <UART_SetConfig+0x338>)
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc6:	f003 0307 	and.w	r3, r3, #7
 8005cca:	2b05      	cmp	r3, #5
 8005ccc:	d826      	bhi.n	8005d1c <UART_SetConfig+0x2cc>
 8005cce:	a201      	add	r2, pc, #4	; (adr r2, 8005cd4 <UART_SetConfig+0x284>)
 8005cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd4:	08005ced 	.word	0x08005ced
 8005cd8:	08005cf5 	.word	0x08005cf5
 8005cdc:	08005cfd 	.word	0x08005cfd
 8005ce0:	08005d05 	.word	0x08005d05
 8005ce4:	08005d0d 	.word	0x08005d0d
 8005ce8:	08005d15 	.word	0x08005d15
 8005cec:	2300      	movs	r3, #0
 8005cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cf2:	e180      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cfa:	e17c      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005cfc:	2308      	movs	r3, #8
 8005cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d02:	e178      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d04:	2310      	movs	r3, #16
 8005d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d0a:	e174      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d0c:	2320      	movs	r3, #32
 8005d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d12:	e170      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d14:	2340      	movs	r3, #64	; 0x40
 8005d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d1a:	e16c      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d1c:	2380      	movs	r3, #128	; 0x80
 8005d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d22:	e168      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a1b      	ldr	r2, [pc, #108]	; (8005d98 <UART_SetConfig+0x348>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d142      	bne.n	8005db4 <UART_SetConfig+0x364>
 8005d2e:	4b16      	ldr	r3, [pc, #88]	; (8005d88 <UART_SetConfig+0x338>)
 8005d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d32:	f003 0307 	and.w	r3, r3, #7
 8005d36:	2b05      	cmp	r3, #5
 8005d38:	d838      	bhi.n	8005dac <UART_SetConfig+0x35c>
 8005d3a:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <UART_SetConfig+0x2f0>)
 8005d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d40:	08005d59 	.word	0x08005d59
 8005d44:	08005d61 	.word	0x08005d61
 8005d48:	08005d69 	.word	0x08005d69
 8005d4c:	08005d71 	.word	0x08005d71
 8005d50:	08005d9d 	.word	0x08005d9d
 8005d54:	08005da5 	.word	0x08005da5
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d5e:	e14a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d60:	2304      	movs	r3, #4
 8005d62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d66:	e146      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d68:	2308      	movs	r3, #8
 8005d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d6e:	e142      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d70:	2310      	movs	r3, #16
 8005d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d76:	e13e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005d78:	cfff69f3 	.word	0xcfff69f3
 8005d7c:	58000c00 	.word	0x58000c00
 8005d80:	11fff4ff 	.word	0x11fff4ff
 8005d84:	40011000 	.word	0x40011000
 8005d88:	58024400 	.word	0x58024400
 8005d8c:	40004400 	.word	0x40004400
 8005d90:	40004800 	.word	0x40004800
 8005d94:	40004c00 	.word	0x40004c00
 8005d98:	40005000 	.word	0x40005000
 8005d9c:	2320      	movs	r3, #32
 8005d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005da2:	e128      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005da4:	2340      	movs	r3, #64	; 0x40
 8005da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005daa:	e124      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005dac:	2380      	movs	r3, #128	; 0x80
 8005dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005db2:	e120      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4acb      	ldr	r2, [pc, #812]	; (80060e8 <UART_SetConfig+0x698>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d176      	bne.n	8005eac <UART_SetConfig+0x45c>
 8005dbe:	4bcb      	ldr	r3, [pc, #812]	; (80060ec <UART_SetConfig+0x69c>)
 8005dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dc6:	2b28      	cmp	r3, #40	; 0x28
 8005dc8:	d86c      	bhi.n	8005ea4 <UART_SetConfig+0x454>
 8005dca:	a201      	add	r2, pc, #4	; (adr r2, 8005dd0 <UART_SetConfig+0x380>)
 8005dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd0:	08005e75 	.word	0x08005e75
 8005dd4:	08005ea5 	.word	0x08005ea5
 8005dd8:	08005ea5 	.word	0x08005ea5
 8005ddc:	08005ea5 	.word	0x08005ea5
 8005de0:	08005ea5 	.word	0x08005ea5
 8005de4:	08005ea5 	.word	0x08005ea5
 8005de8:	08005ea5 	.word	0x08005ea5
 8005dec:	08005ea5 	.word	0x08005ea5
 8005df0:	08005e7d 	.word	0x08005e7d
 8005df4:	08005ea5 	.word	0x08005ea5
 8005df8:	08005ea5 	.word	0x08005ea5
 8005dfc:	08005ea5 	.word	0x08005ea5
 8005e00:	08005ea5 	.word	0x08005ea5
 8005e04:	08005ea5 	.word	0x08005ea5
 8005e08:	08005ea5 	.word	0x08005ea5
 8005e0c:	08005ea5 	.word	0x08005ea5
 8005e10:	08005e85 	.word	0x08005e85
 8005e14:	08005ea5 	.word	0x08005ea5
 8005e18:	08005ea5 	.word	0x08005ea5
 8005e1c:	08005ea5 	.word	0x08005ea5
 8005e20:	08005ea5 	.word	0x08005ea5
 8005e24:	08005ea5 	.word	0x08005ea5
 8005e28:	08005ea5 	.word	0x08005ea5
 8005e2c:	08005ea5 	.word	0x08005ea5
 8005e30:	08005e8d 	.word	0x08005e8d
 8005e34:	08005ea5 	.word	0x08005ea5
 8005e38:	08005ea5 	.word	0x08005ea5
 8005e3c:	08005ea5 	.word	0x08005ea5
 8005e40:	08005ea5 	.word	0x08005ea5
 8005e44:	08005ea5 	.word	0x08005ea5
 8005e48:	08005ea5 	.word	0x08005ea5
 8005e4c:	08005ea5 	.word	0x08005ea5
 8005e50:	08005e95 	.word	0x08005e95
 8005e54:	08005ea5 	.word	0x08005ea5
 8005e58:	08005ea5 	.word	0x08005ea5
 8005e5c:	08005ea5 	.word	0x08005ea5
 8005e60:	08005ea5 	.word	0x08005ea5
 8005e64:	08005ea5 	.word	0x08005ea5
 8005e68:	08005ea5 	.word	0x08005ea5
 8005e6c:	08005ea5 	.word	0x08005ea5
 8005e70:	08005e9d 	.word	0x08005e9d
 8005e74:	2301      	movs	r3, #1
 8005e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e7a:	e0bc      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005e7c:	2304      	movs	r3, #4
 8005e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e82:	e0b8      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005e84:	2308      	movs	r3, #8
 8005e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e8a:	e0b4      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005e8c:	2310      	movs	r3, #16
 8005e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e92:	e0b0      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005e94:	2320      	movs	r3, #32
 8005e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e9a:	e0ac      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005e9c:	2340      	movs	r3, #64	; 0x40
 8005e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ea2:	e0a8      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ea4:	2380      	movs	r3, #128	; 0x80
 8005ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eaa:	e0a4      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a8f      	ldr	r2, [pc, #572]	; (80060f0 <UART_SetConfig+0x6a0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d130      	bne.n	8005f18 <UART_SetConfig+0x4c8>
 8005eb6:	4b8d      	ldr	r3, [pc, #564]	; (80060ec <UART_SetConfig+0x69c>)
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eba:	f003 0307 	and.w	r3, r3, #7
 8005ebe:	2b05      	cmp	r3, #5
 8005ec0:	d826      	bhi.n	8005f10 <UART_SetConfig+0x4c0>
 8005ec2:	a201      	add	r2, pc, #4	; (adr r2, 8005ec8 <UART_SetConfig+0x478>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005ee1 	.word	0x08005ee1
 8005ecc:	08005ee9 	.word	0x08005ee9
 8005ed0:	08005ef1 	.word	0x08005ef1
 8005ed4:	08005ef9 	.word	0x08005ef9
 8005ed8:	08005f01 	.word	0x08005f01
 8005edc:	08005f09 	.word	0x08005f09
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ee6:	e086      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ee8:	2304      	movs	r3, #4
 8005eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eee:	e082      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ef0:	2308      	movs	r3, #8
 8005ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ef6:	e07e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ef8:	2310      	movs	r3, #16
 8005efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005efe:	e07a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f00:	2320      	movs	r3, #32
 8005f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f06:	e076      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f08:	2340      	movs	r3, #64	; 0x40
 8005f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f0e:	e072      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f10:	2380      	movs	r3, #128	; 0x80
 8005f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f16:	e06e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a75      	ldr	r2, [pc, #468]	; (80060f4 <UART_SetConfig+0x6a4>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d130      	bne.n	8005f84 <UART_SetConfig+0x534>
 8005f22:	4b72      	ldr	r3, [pc, #456]	; (80060ec <UART_SetConfig+0x69c>)
 8005f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f26:	f003 0307 	and.w	r3, r3, #7
 8005f2a:	2b05      	cmp	r3, #5
 8005f2c:	d826      	bhi.n	8005f7c <UART_SetConfig+0x52c>
 8005f2e:	a201      	add	r2, pc, #4	; (adr r2, 8005f34 <UART_SetConfig+0x4e4>)
 8005f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f34:	08005f4d 	.word	0x08005f4d
 8005f38:	08005f55 	.word	0x08005f55
 8005f3c:	08005f5d 	.word	0x08005f5d
 8005f40:	08005f65 	.word	0x08005f65
 8005f44:	08005f6d 	.word	0x08005f6d
 8005f48:	08005f75 	.word	0x08005f75
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f52:	e050      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f54:	2304      	movs	r3, #4
 8005f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f5a:	e04c      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f5c:	2308      	movs	r3, #8
 8005f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f62:	e048      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f64:	2310      	movs	r3, #16
 8005f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f6a:	e044      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f72:	e040      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f74:	2340      	movs	r3, #64	; 0x40
 8005f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f7a:	e03c      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f7c:	2380      	movs	r3, #128	; 0x80
 8005f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f82:	e038      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a5b      	ldr	r2, [pc, #364]	; (80060f8 <UART_SetConfig+0x6a8>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d130      	bne.n	8005ff0 <UART_SetConfig+0x5a0>
 8005f8e:	4b57      	ldr	r3, [pc, #348]	; (80060ec <UART_SetConfig+0x69c>)
 8005f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f92:	f003 0307 	and.w	r3, r3, #7
 8005f96:	2b05      	cmp	r3, #5
 8005f98:	d826      	bhi.n	8005fe8 <UART_SetConfig+0x598>
 8005f9a:	a201      	add	r2, pc, #4	; (adr r2, 8005fa0 <UART_SetConfig+0x550>)
 8005f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa0:	08005fb9 	.word	0x08005fb9
 8005fa4:	08005fc1 	.word	0x08005fc1
 8005fa8:	08005fc9 	.word	0x08005fc9
 8005fac:	08005fd1 	.word	0x08005fd1
 8005fb0:	08005fd9 	.word	0x08005fd9
 8005fb4:	08005fe1 	.word	0x08005fe1
 8005fb8:	2302      	movs	r3, #2
 8005fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fbe:	e01a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fc0:	2304      	movs	r3, #4
 8005fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fc6:	e016      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fc8:	2308      	movs	r3, #8
 8005fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fce:	e012      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fd0:	2310      	movs	r3, #16
 8005fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fd6:	e00e      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fd8:	2320      	movs	r3, #32
 8005fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fde:	e00a      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fe0:	2340      	movs	r3, #64	; 0x40
 8005fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fe6:	e006      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fee:	e002      	b.n	8005ff6 <UART_SetConfig+0x5a6>
 8005ff0:	2380      	movs	r3, #128	; 0x80
 8005ff2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a3f      	ldr	r2, [pc, #252]	; (80060f8 <UART_SetConfig+0x6a8>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	f040 80f8 	bne.w	80061f2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006002:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006006:	2b20      	cmp	r3, #32
 8006008:	dc46      	bgt.n	8006098 <UART_SetConfig+0x648>
 800600a:	2b02      	cmp	r3, #2
 800600c:	f2c0 8082 	blt.w	8006114 <UART_SetConfig+0x6c4>
 8006010:	3b02      	subs	r3, #2
 8006012:	2b1e      	cmp	r3, #30
 8006014:	d87e      	bhi.n	8006114 <UART_SetConfig+0x6c4>
 8006016:	a201      	add	r2, pc, #4	; (adr r2, 800601c <UART_SetConfig+0x5cc>)
 8006018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601c:	0800609f 	.word	0x0800609f
 8006020:	08006115 	.word	0x08006115
 8006024:	080060a7 	.word	0x080060a7
 8006028:	08006115 	.word	0x08006115
 800602c:	08006115 	.word	0x08006115
 8006030:	08006115 	.word	0x08006115
 8006034:	080060b7 	.word	0x080060b7
 8006038:	08006115 	.word	0x08006115
 800603c:	08006115 	.word	0x08006115
 8006040:	08006115 	.word	0x08006115
 8006044:	08006115 	.word	0x08006115
 8006048:	08006115 	.word	0x08006115
 800604c:	08006115 	.word	0x08006115
 8006050:	08006115 	.word	0x08006115
 8006054:	080060c7 	.word	0x080060c7
 8006058:	08006115 	.word	0x08006115
 800605c:	08006115 	.word	0x08006115
 8006060:	08006115 	.word	0x08006115
 8006064:	08006115 	.word	0x08006115
 8006068:	08006115 	.word	0x08006115
 800606c:	08006115 	.word	0x08006115
 8006070:	08006115 	.word	0x08006115
 8006074:	08006115 	.word	0x08006115
 8006078:	08006115 	.word	0x08006115
 800607c:	08006115 	.word	0x08006115
 8006080:	08006115 	.word	0x08006115
 8006084:	08006115 	.word	0x08006115
 8006088:	08006115 	.word	0x08006115
 800608c:	08006115 	.word	0x08006115
 8006090:	08006115 	.word	0x08006115
 8006094:	08006107 	.word	0x08006107
 8006098:	2b40      	cmp	r3, #64	; 0x40
 800609a:	d037      	beq.n	800610c <UART_SetConfig+0x6bc>
 800609c:	e03a      	b.n	8006114 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800609e:	f7fe fbc7 	bl	8004830 <HAL_RCCEx_GetD3PCLK1Freq>
 80060a2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80060a4:	e03c      	b.n	8006120 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fe fbd6 	bl	800485c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80060b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060b4:	e034      	b.n	8006120 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060b6:	f107 0318 	add.w	r3, r7, #24
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fe fd22 	bl	8004b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060c4:	e02c      	b.n	8006120 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060c6:	4b09      	ldr	r3, [pc, #36]	; (80060ec <UART_SetConfig+0x69c>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d016      	beq.n	8006100 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80060d2:	4b06      	ldr	r3, [pc, #24]	; (80060ec <UART_SetConfig+0x69c>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	08db      	lsrs	r3, r3, #3
 80060d8:	f003 0303 	and.w	r3, r3, #3
 80060dc:	4a07      	ldr	r2, [pc, #28]	; (80060fc <UART_SetConfig+0x6ac>)
 80060de:	fa22 f303 	lsr.w	r3, r2, r3
 80060e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060e4:	e01c      	b.n	8006120 <UART_SetConfig+0x6d0>
 80060e6:	bf00      	nop
 80060e8:	40011400 	.word	0x40011400
 80060ec:	58024400 	.word	0x58024400
 80060f0:	40007800 	.word	0x40007800
 80060f4:	40007c00 	.word	0x40007c00
 80060f8:	58000c00 	.word	0x58000c00
 80060fc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006100:	4b9d      	ldr	r3, [pc, #628]	; (8006378 <UART_SetConfig+0x928>)
 8006102:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006104:	e00c      	b.n	8006120 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006106:	4b9d      	ldr	r3, [pc, #628]	; (800637c <UART_SetConfig+0x92c>)
 8006108:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800610a:	e009      	b.n	8006120 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800610c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006110:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006112:	e005      	b.n	8006120 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006114:	2300      	movs	r3, #0
 8006116:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800611e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 81de 	beq.w	80064e4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	4a94      	ldr	r2, [pc, #592]	; (8006380 <UART_SetConfig+0x930>)
 800612e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006132:	461a      	mov	r2, r3
 8006134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006136:	fbb3 f3f2 	udiv	r3, r3, r2
 800613a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	005b      	lsls	r3, r3, #1
 8006144:	4413      	add	r3, r2
 8006146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006148:	429a      	cmp	r2, r3
 800614a:	d305      	bcc.n	8006158 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006152:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006154:	429a      	cmp	r2, r3
 8006156:	d903      	bls.n	8006160 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800615e:	e1c1      	b.n	80064e4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006162:	2200      	movs	r2, #0
 8006164:	60bb      	str	r3, [r7, #8]
 8006166:	60fa      	str	r2, [r7, #12]
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	4a84      	ldr	r2, [pc, #528]	; (8006380 <UART_SetConfig+0x930>)
 800616e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006172:	b29b      	uxth	r3, r3
 8006174:	2200      	movs	r2, #0
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	607a      	str	r2, [r7, #4]
 800617a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800617e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006182:	f7fa fac1 	bl	8000708 <__aeabi_uldivmod>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	4610      	mov	r0, r2
 800618c:	4619      	mov	r1, r3
 800618e:	f04f 0200 	mov.w	r2, #0
 8006192:	f04f 0300 	mov.w	r3, #0
 8006196:	020b      	lsls	r3, r1, #8
 8006198:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800619c:	0202      	lsls	r2, r0, #8
 800619e:	6979      	ldr	r1, [r7, #20]
 80061a0:	6849      	ldr	r1, [r1, #4]
 80061a2:	0849      	lsrs	r1, r1, #1
 80061a4:	2000      	movs	r0, #0
 80061a6:	460c      	mov	r4, r1
 80061a8:	4605      	mov	r5, r0
 80061aa:	eb12 0804 	adds.w	r8, r2, r4
 80061ae:	eb43 0905 	adc.w	r9, r3, r5
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	469a      	mov	sl, r3
 80061ba:	4693      	mov	fp, r2
 80061bc:	4652      	mov	r2, sl
 80061be:	465b      	mov	r3, fp
 80061c0:	4640      	mov	r0, r8
 80061c2:	4649      	mov	r1, r9
 80061c4:	f7fa faa0 	bl	8000708 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4613      	mov	r3, r2
 80061ce:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061d6:	d308      	bcc.n	80061ea <UART_SetConfig+0x79a>
 80061d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061de:	d204      	bcs.n	80061ea <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061e6:	60da      	str	r2, [r3, #12]
 80061e8:	e17c      	b.n	80064e4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80061f0:	e178      	b.n	80064e4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061fa:	f040 80c5 	bne.w	8006388 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80061fe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006202:	2b20      	cmp	r3, #32
 8006204:	dc48      	bgt.n	8006298 <UART_SetConfig+0x848>
 8006206:	2b00      	cmp	r3, #0
 8006208:	db7b      	blt.n	8006302 <UART_SetConfig+0x8b2>
 800620a:	2b20      	cmp	r3, #32
 800620c:	d879      	bhi.n	8006302 <UART_SetConfig+0x8b2>
 800620e:	a201      	add	r2, pc, #4	; (adr r2, 8006214 <UART_SetConfig+0x7c4>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	0800629f 	.word	0x0800629f
 8006218:	080062a7 	.word	0x080062a7
 800621c:	08006303 	.word	0x08006303
 8006220:	08006303 	.word	0x08006303
 8006224:	080062af 	.word	0x080062af
 8006228:	08006303 	.word	0x08006303
 800622c:	08006303 	.word	0x08006303
 8006230:	08006303 	.word	0x08006303
 8006234:	080062bf 	.word	0x080062bf
 8006238:	08006303 	.word	0x08006303
 800623c:	08006303 	.word	0x08006303
 8006240:	08006303 	.word	0x08006303
 8006244:	08006303 	.word	0x08006303
 8006248:	08006303 	.word	0x08006303
 800624c:	08006303 	.word	0x08006303
 8006250:	08006303 	.word	0x08006303
 8006254:	080062cf 	.word	0x080062cf
 8006258:	08006303 	.word	0x08006303
 800625c:	08006303 	.word	0x08006303
 8006260:	08006303 	.word	0x08006303
 8006264:	08006303 	.word	0x08006303
 8006268:	08006303 	.word	0x08006303
 800626c:	08006303 	.word	0x08006303
 8006270:	08006303 	.word	0x08006303
 8006274:	08006303 	.word	0x08006303
 8006278:	08006303 	.word	0x08006303
 800627c:	08006303 	.word	0x08006303
 8006280:	08006303 	.word	0x08006303
 8006284:	08006303 	.word	0x08006303
 8006288:	08006303 	.word	0x08006303
 800628c:	08006303 	.word	0x08006303
 8006290:	08006303 	.word	0x08006303
 8006294:	080062f5 	.word	0x080062f5
 8006298:	2b40      	cmp	r3, #64	; 0x40
 800629a:	d02e      	beq.n	80062fa <UART_SetConfig+0x8aa>
 800629c:	e031      	b.n	8006302 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800629e:	f7fd fb55 	bl	800394c <HAL_RCC_GetPCLK1Freq>
 80062a2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80062a4:	e033      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062a6:	f7fd fb67 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 80062aa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80062ac:	e02f      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fe fad2 	bl	800485c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80062b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062bc:	e027      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062be:	f107 0318 	add.w	r3, r7, #24
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7fe fc1e 	bl	8004b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062cc:	e01f      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062ce:	4b2d      	ldr	r3, [pc, #180]	; (8006384 <UART_SetConfig+0x934>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d009      	beq.n	80062ee <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80062da:	4b2a      	ldr	r3, [pc, #168]	; (8006384 <UART_SetConfig+0x934>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	08db      	lsrs	r3, r3, #3
 80062e0:	f003 0303 	and.w	r3, r3, #3
 80062e4:	4a24      	ldr	r2, [pc, #144]	; (8006378 <UART_SetConfig+0x928>)
 80062e6:	fa22 f303 	lsr.w	r3, r2, r3
 80062ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062ec:	e00f      	b.n	800630e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80062ee:	4b22      	ldr	r3, [pc, #136]	; (8006378 <UART_SetConfig+0x928>)
 80062f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062f2:	e00c      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80062f4:	4b21      	ldr	r3, [pc, #132]	; (800637c <UART_SetConfig+0x92c>)
 80062f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062f8:	e009      	b.n	800630e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006300:	e005      	b.n	800630e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006302:	2300      	movs	r3, #0
 8006304:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800630c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800630e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80e7 	beq.w	80064e4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	4a19      	ldr	r2, [pc, #100]	; (8006380 <UART_SetConfig+0x930>)
 800631c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006320:	461a      	mov	r2, r3
 8006322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006324:	fbb3 f3f2 	udiv	r3, r3, r2
 8006328:	005a      	lsls	r2, r3, #1
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	085b      	lsrs	r3, r3, #1
 8006330:	441a      	add	r2, r3
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	fbb2 f3f3 	udiv	r3, r2, r3
 800633a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800633c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800633e:	2b0f      	cmp	r3, #15
 8006340:	d916      	bls.n	8006370 <UART_SetConfig+0x920>
 8006342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006348:	d212      	bcs.n	8006370 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800634a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800634c:	b29b      	uxth	r3, r3
 800634e:	f023 030f 	bic.w	r3, r3, #15
 8006352:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	b29b      	uxth	r3, r3
 800635a:	f003 0307 	and.w	r3, r3, #7
 800635e:	b29a      	uxth	r2, r3
 8006360:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006362:	4313      	orrs	r3, r2
 8006364:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800636c:	60da      	str	r2, [r3, #12]
 800636e:	e0b9      	b.n	80064e4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006376:	e0b5      	b.n	80064e4 <UART_SetConfig+0xa94>
 8006378:	03d09000 	.word	0x03d09000
 800637c:	003d0900 	.word	0x003d0900
 8006380:	0800b284 	.word	0x0800b284
 8006384:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006388:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800638c:	2b20      	cmp	r3, #32
 800638e:	dc49      	bgt.n	8006424 <UART_SetConfig+0x9d4>
 8006390:	2b00      	cmp	r3, #0
 8006392:	db7c      	blt.n	800648e <UART_SetConfig+0xa3e>
 8006394:	2b20      	cmp	r3, #32
 8006396:	d87a      	bhi.n	800648e <UART_SetConfig+0xa3e>
 8006398:	a201      	add	r2, pc, #4	; (adr r2, 80063a0 <UART_SetConfig+0x950>)
 800639a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639e:	bf00      	nop
 80063a0:	0800642b 	.word	0x0800642b
 80063a4:	08006433 	.word	0x08006433
 80063a8:	0800648f 	.word	0x0800648f
 80063ac:	0800648f 	.word	0x0800648f
 80063b0:	0800643b 	.word	0x0800643b
 80063b4:	0800648f 	.word	0x0800648f
 80063b8:	0800648f 	.word	0x0800648f
 80063bc:	0800648f 	.word	0x0800648f
 80063c0:	0800644b 	.word	0x0800644b
 80063c4:	0800648f 	.word	0x0800648f
 80063c8:	0800648f 	.word	0x0800648f
 80063cc:	0800648f 	.word	0x0800648f
 80063d0:	0800648f 	.word	0x0800648f
 80063d4:	0800648f 	.word	0x0800648f
 80063d8:	0800648f 	.word	0x0800648f
 80063dc:	0800648f 	.word	0x0800648f
 80063e0:	0800645b 	.word	0x0800645b
 80063e4:	0800648f 	.word	0x0800648f
 80063e8:	0800648f 	.word	0x0800648f
 80063ec:	0800648f 	.word	0x0800648f
 80063f0:	0800648f 	.word	0x0800648f
 80063f4:	0800648f 	.word	0x0800648f
 80063f8:	0800648f 	.word	0x0800648f
 80063fc:	0800648f 	.word	0x0800648f
 8006400:	0800648f 	.word	0x0800648f
 8006404:	0800648f 	.word	0x0800648f
 8006408:	0800648f 	.word	0x0800648f
 800640c:	0800648f 	.word	0x0800648f
 8006410:	0800648f 	.word	0x0800648f
 8006414:	0800648f 	.word	0x0800648f
 8006418:	0800648f 	.word	0x0800648f
 800641c:	0800648f 	.word	0x0800648f
 8006420:	08006481 	.word	0x08006481
 8006424:	2b40      	cmp	r3, #64	; 0x40
 8006426:	d02e      	beq.n	8006486 <UART_SetConfig+0xa36>
 8006428:	e031      	b.n	800648e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800642a:	f7fd fa8f 	bl	800394c <HAL_RCC_GetPCLK1Freq>
 800642e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006430:	e033      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006432:	f7fd faa1 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 8006436:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006438:	e02f      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800643a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800643e:	4618      	mov	r0, r3
 8006440:	f7fe fa0c 	bl	800485c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006446:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006448:	e027      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800644a:	f107 0318 	add.w	r3, r7, #24
 800644e:	4618      	mov	r0, r3
 8006450:	f7fe fb58 	bl	8004b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006458:	e01f      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800645a:	4b2d      	ldr	r3, [pc, #180]	; (8006510 <UART_SetConfig+0xac0>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b00      	cmp	r3, #0
 8006464:	d009      	beq.n	800647a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006466:	4b2a      	ldr	r3, [pc, #168]	; (8006510 <UART_SetConfig+0xac0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	08db      	lsrs	r3, r3, #3
 800646c:	f003 0303 	and.w	r3, r3, #3
 8006470:	4a28      	ldr	r2, [pc, #160]	; (8006514 <UART_SetConfig+0xac4>)
 8006472:	fa22 f303 	lsr.w	r3, r2, r3
 8006476:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006478:	e00f      	b.n	800649a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800647a:	4b26      	ldr	r3, [pc, #152]	; (8006514 <UART_SetConfig+0xac4>)
 800647c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800647e:	e00c      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006480:	4b25      	ldr	r3, [pc, #148]	; (8006518 <UART_SetConfig+0xac8>)
 8006482:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006484:	e009      	b.n	800649a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006486:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800648c:	e005      	b.n	800649a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800648e:	2300      	movs	r3, #0
 8006490:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006498:	bf00      	nop
    }

    if (pclk != 0U)
 800649a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800649c:	2b00      	cmp	r3, #0
 800649e:	d021      	beq.n	80064e4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	4a1d      	ldr	r2, [pc, #116]	; (800651c <UART_SetConfig+0xacc>)
 80064a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064aa:	461a      	mov	r2, r3
 80064ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d909      	bls.n	80064de <UART_SetConfig+0xa8e>
 80064ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d0:	d205      	bcs.n	80064de <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	60da      	str	r2, [r3, #12]
 80064dc:	e002      	b.n	80064e4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2200      	movs	r2, #0
 80064f8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	2200      	movs	r2, #0
 80064fe:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006500:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8006504:	4618      	mov	r0, r3
 8006506:	3748      	adds	r7, #72	; 0x48
 8006508:	46bd      	mov	sp, r7
 800650a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800650e:	bf00      	nop
 8006510:	58024400 	.word	0x58024400
 8006514:	03d09000 	.word	0x03d09000
 8006518:	003d0900 	.word	0x003d0900
 800651c:	0800b284 	.word	0x0800b284

08006520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00a      	beq.n	800654a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00a      	beq.n	800656c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00a      	beq.n	800658e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00a      	beq.n	80065b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	430a      	orrs	r2, r1
 80065ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	f003 0310 	and.w	r3, r3, #16
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00a      	beq.n	80065d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d6:	f003 0320 	and.w	r3, r3, #32
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d01a      	beq.n	8006636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800661a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800661e:	d10a      	bne.n	8006636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	430a      	orrs	r2, r1
 8006634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00a      	beq.n	8006658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	605a      	str	r2, [r3, #4]
  }
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af02      	add	r7, sp, #8
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006674:	f7fb f8dc 	bl	8001830 <HAL_GetTick>
 8006678:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0308 	and.w	r3, r3, #8
 8006684:	2b08      	cmp	r3, #8
 8006686:	d10e      	bne.n	80066a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006688:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f82f 	bl	80066fa <UART_WaitOnFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e025      	b.n	80066f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b04      	cmp	r3, #4
 80066b2:	d10e      	bne.n	80066d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f819 	bl	80066fa <UART_WaitOnFlagUntilTimeout>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d001      	beq.n	80066d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e00f      	b.n	80066f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2220      	movs	r2, #32
 80066d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066fa:	b580      	push	{r7, lr}
 80066fc:	b09c      	sub	sp, #112	; 0x70
 80066fe:	af00      	add	r7, sp, #0
 8006700:	60f8      	str	r0, [r7, #12]
 8006702:	60b9      	str	r1, [r7, #8]
 8006704:	603b      	str	r3, [r7, #0]
 8006706:	4613      	mov	r3, r2
 8006708:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800670a:	e0a9      	b.n	8006860 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800670c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800670e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006712:	f000 80a5 	beq.w	8006860 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006716:	f7fb f88b 	bl	8001830 <HAL_GetTick>
 800671a:	4602      	mov	r2, r0
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006722:	429a      	cmp	r2, r3
 8006724:	d302      	bcc.n	800672c <UART_WaitOnFlagUntilTimeout+0x32>
 8006726:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006728:	2b00      	cmp	r3, #0
 800672a:	d140      	bne.n	80067ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006734:	e853 3f00 	ldrex	r3, [r3]
 8006738:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800673a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800673c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006740:	667b      	str	r3, [r7, #100]	; 0x64
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800674a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800674c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006750:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006758:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e6      	bne.n	800672c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3308      	adds	r3, #8
 8006764:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006768:	e853 3f00 	ldrex	r3, [r3]
 800676c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800676e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006770:	f023 0301 	bic.w	r3, r3, #1
 8006774:	663b      	str	r3, [r7, #96]	; 0x60
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	3308      	adds	r3, #8
 800677c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800677e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006780:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006782:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006784:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006786:	e841 2300 	strex	r3, r2, [r1]
 800678a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800678c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1e5      	bne.n	800675e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2220      	movs	r2, #32
 8006796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e069      	b.n	8006882 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d051      	beq.n	8006860 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ca:	d149      	bne.n	8006860 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067de:	e853 3f00 	ldrex	r3, [r3]
 80067e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	461a      	mov	r2, r3
 80067f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067f4:	637b      	str	r3, [r7, #52]	; 0x34
 80067f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067fc:	e841 2300 	strex	r3, r2, [r1]
 8006800:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1e6      	bne.n	80067d6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	3308      	adds	r3, #8
 800680e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	e853 3f00 	ldrex	r3, [r3]
 8006816:	613b      	str	r3, [r7, #16]
   return(result);
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	f023 0301 	bic.w	r3, r3, #1
 800681e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3308      	adds	r3, #8
 8006826:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006828:	623a      	str	r2, [r7, #32]
 800682a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682c:	69f9      	ldr	r1, [r7, #28]
 800682e:	6a3a      	ldr	r2, [r7, #32]
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	61bb      	str	r3, [r7, #24]
   return(result);
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e5      	bne.n	8006808 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2220      	movs	r2, #32
 8006840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2220      	movs	r2, #32
 8006848:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2220      	movs	r2, #32
 8006850:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e010      	b.n	8006882 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	69da      	ldr	r2, [r3, #28]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	4013      	ands	r3, r2
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	429a      	cmp	r2, r3
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	461a      	mov	r2, r3
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	429a      	cmp	r2, r3
 800687c:	f43f af46 	beq.w	800670c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3770      	adds	r7, #112	; 0x70
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800688a:	b480      	push	{r7}
 800688c:	b085      	sub	sp, #20
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006898:	2b01      	cmp	r3, #1
 800689a:	d101      	bne.n	80068a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800689c:	2302      	movs	r3, #2
 800689e:	e027      	b.n	80068f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2224      	movs	r2, #36	; 0x24
 80068ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80068ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800690c:	2b01      	cmp	r3, #1
 800690e:	d101      	bne.n	8006914 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006910:	2302      	movs	r3, #2
 8006912:	e02d      	b.n	8006970 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2224      	movs	r2, #36	; 0x24
 8006920:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0201 	bic.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	430a      	orrs	r2, r1
 800694e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f84f 	bl	80069f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2220      	movs	r2, #32
 8006962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800698c:	2302      	movs	r3, #2
 800698e:	e02d      	b.n	80069ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2224      	movs	r2, #36	; 0x24
 800699c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f022 0201 	bic.w	r2, r2, #1
 80069b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	430a      	orrs	r2, r1
 80069ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f811 	bl	80069f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2220      	movs	r2, #32
 80069de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d108      	bne.n	8006a16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a14:	e031      	b.n	8006a7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a16:	2310      	movs	r3, #16
 8006a18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a1a:	2310      	movs	r3, #16
 8006a1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	0e5b      	lsrs	r3, r3, #25
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	0f5b      	lsrs	r3, r3, #29
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	f003 0307 	and.w	r3, r3, #7
 8006a3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a3e:	7bbb      	ldrb	r3, [r7, #14]
 8006a40:	7b3a      	ldrb	r2, [r7, #12]
 8006a42:	4911      	ldr	r1, [pc, #68]	; (8006a88 <UARTEx_SetNbDataToProcess+0x94>)
 8006a44:	5c8a      	ldrb	r2, [r1, r2]
 8006a46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a4a:	7b3a      	ldrb	r2, [r7, #12]
 8006a4c:	490f      	ldr	r1, [pc, #60]	; (8006a8c <UARTEx_SetNbDataToProcess+0x98>)
 8006a4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a50:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	7b7a      	ldrb	r2, [r7, #13]
 8006a60:	4909      	ldr	r1, [pc, #36]	; (8006a88 <UARTEx_SetNbDataToProcess+0x94>)
 8006a62:	5c8a      	ldrb	r2, [r1, r2]
 8006a64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a68:	7b7a      	ldrb	r2, [r7, #13]
 8006a6a:	4908      	ldr	r1, [pc, #32]	; (8006a8c <UARTEx_SetNbDataToProcess+0x98>)
 8006a6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006a7a:	bf00      	nop
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	0800b29c 	.word	0x0800b29c
 8006a8c:	0800b2a4 	.word	0x0800b2a4

08006a90 <__errno>:
 8006a90:	4b01      	ldr	r3, [pc, #4]	; (8006a98 <__errno+0x8>)
 8006a92:	6818      	ldr	r0, [r3, #0]
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	24000010 	.word	0x24000010

08006a9c <__libc_init_array>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4d0d      	ldr	r5, [pc, #52]	; (8006ad4 <__libc_init_array+0x38>)
 8006aa0:	4c0d      	ldr	r4, [pc, #52]	; (8006ad8 <__libc_init_array+0x3c>)
 8006aa2:	1b64      	subs	r4, r4, r5
 8006aa4:	10a4      	asrs	r4, r4, #2
 8006aa6:	2600      	movs	r6, #0
 8006aa8:	42a6      	cmp	r6, r4
 8006aaa:	d109      	bne.n	8006ac0 <__libc_init_array+0x24>
 8006aac:	4d0b      	ldr	r5, [pc, #44]	; (8006adc <__libc_init_array+0x40>)
 8006aae:	4c0c      	ldr	r4, [pc, #48]	; (8006ae0 <__libc_init_array+0x44>)
 8006ab0:	f004 fba2 	bl	800b1f8 <_init>
 8006ab4:	1b64      	subs	r4, r4, r5
 8006ab6:	10a4      	asrs	r4, r4, #2
 8006ab8:	2600      	movs	r6, #0
 8006aba:	42a6      	cmp	r6, r4
 8006abc:	d105      	bne.n	8006aca <__libc_init_array+0x2e>
 8006abe:	bd70      	pop	{r4, r5, r6, pc}
 8006ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac4:	4798      	blx	r3
 8006ac6:	3601      	adds	r6, #1
 8006ac8:	e7ee      	b.n	8006aa8 <__libc_init_array+0xc>
 8006aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ace:	4798      	blx	r3
 8006ad0:	3601      	adds	r6, #1
 8006ad2:	e7f2      	b.n	8006aba <__libc_init_array+0x1e>
 8006ad4:	0800b764 	.word	0x0800b764
 8006ad8:	0800b764 	.word	0x0800b764
 8006adc:	0800b764 	.word	0x0800b764
 8006ae0:	0800b768 	.word	0x0800b768

08006ae4 <memcpy>:
 8006ae4:	440a      	add	r2, r1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006aec:	d100      	bne.n	8006af0 <memcpy+0xc>
 8006aee:	4770      	bx	lr
 8006af0:	b510      	push	{r4, lr}
 8006af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006afa:	4291      	cmp	r1, r2
 8006afc:	d1f9      	bne.n	8006af2 <memcpy+0xe>
 8006afe:	bd10      	pop	{r4, pc}

08006b00 <memset>:
 8006b00:	4402      	add	r2, r0
 8006b02:	4603      	mov	r3, r0
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d100      	bne.n	8006b0a <memset+0xa>
 8006b08:	4770      	bx	lr
 8006b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b0e:	e7f9      	b.n	8006b04 <memset+0x4>

08006b10 <__cvt>:
 8006b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b12:	ed2d 8b02 	vpush	{d8}
 8006b16:	eeb0 8b40 	vmov.f64	d8, d0
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	4617      	mov	r7, r2
 8006b1e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006b20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006b22:	ee18 2a90 	vmov	r2, s17
 8006b26:	f025 0520 	bic.w	r5, r5, #32
 8006b2a:	2a00      	cmp	r2, #0
 8006b2c:	bfb6      	itet	lt
 8006b2e:	222d      	movlt	r2, #45	; 0x2d
 8006b30:	2200      	movge	r2, #0
 8006b32:	eeb1 8b40 	vneglt.f64	d8, d0
 8006b36:	2d46      	cmp	r5, #70	; 0x46
 8006b38:	460c      	mov	r4, r1
 8006b3a:	701a      	strb	r2, [r3, #0]
 8006b3c:	d004      	beq.n	8006b48 <__cvt+0x38>
 8006b3e:	2d45      	cmp	r5, #69	; 0x45
 8006b40:	d100      	bne.n	8006b44 <__cvt+0x34>
 8006b42:	3401      	adds	r4, #1
 8006b44:	2102      	movs	r1, #2
 8006b46:	e000      	b.n	8006b4a <__cvt+0x3a>
 8006b48:	2103      	movs	r1, #3
 8006b4a:	ab03      	add	r3, sp, #12
 8006b4c:	9301      	str	r3, [sp, #4]
 8006b4e:	ab02      	add	r3, sp, #8
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	4622      	mov	r2, r4
 8006b54:	4633      	mov	r3, r6
 8006b56:	eeb0 0b48 	vmov.f64	d0, d8
 8006b5a:	f001 fd45 	bl	80085e8 <_dtoa_r>
 8006b5e:	2d47      	cmp	r5, #71	; 0x47
 8006b60:	d101      	bne.n	8006b66 <__cvt+0x56>
 8006b62:	07fb      	lsls	r3, r7, #31
 8006b64:	d51a      	bpl.n	8006b9c <__cvt+0x8c>
 8006b66:	2d46      	cmp	r5, #70	; 0x46
 8006b68:	eb00 0204 	add.w	r2, r0, r4
 8006b6c:	d10c      	bne.n	8006b88 <__cvt+0x78>
 8006b6e:	7803      	ldrb	r3, [r0, #0]
 8006b70:	2b30      	cmp	r3, #48	; 0x30
 8006b72:	d107      	bne.n	8006b84 <__cvt+0x74>
 8006b74:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b7c:	bf1c      	itt	ne
 8006b7e:	f1c4 0401 	rsbne	r4, r4, #1
 8006b82:	6034      	strne	r4, [r6, #0]
 8006b84:	6833      	ldr	r3, [r6, #0]
 8006b86:	441a      	add	r2, r3
 8006b88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b90:	bf08      	it	eq
 8006b92:	9203      	streq	r2, [sp, #12]
 8006b94:	2130      	movs	r1, #48	; 0x30
 8006b96:	9b03      	ldr	r3, [sp, #12]
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d307      	bcc.n	8006bac <__cvt+0x9c>
 8006b9c:	9b03      	ldr	r3, [sp, #12]
 8006b9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ba0:	1a1b      	subs	r3, r3, r0
 8006ba2:	6013      	str	r3, [r2, #0]
 8006ba4:	b005      	add	sp, #20
 8006ba6:	ecbd 8b02 	vpop	{d8}
 8006baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bac:	1c5c      	adds	r4, r3, #1
 8006bae:	9403      	str	r4, [sp, #12]
 8006bb0:	7019      	strb	r1, [r3, #0]
 8006bb2:	e7f0      	b.n	8006b96 <__cvt+0x86>

08006bb4 <__exponent>:
 8006bb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2900      	cmp	r1, #0
 8006bba:	bfb8      	it	lt
 8006bbc:	4249      	neglt	r1, r1
 8006bbe:	f803 2b02 	strb.w	r2, [r3], #2
 8006bc2:	bfb4      	ite	lt
 8006bc4:	222d      	movlt	r2, #45	; 0x2d
 8006bc6:	222b      	movge	r2, #43	; 0x2b
 8006bc8:	2909      	cmp	r1, #9
 8006bca:	7042      	strb	r2, [r0, #1]
 8006bcc:	dd2a      	ble.n	8006c24 <__exponent+0x70>
 8006bce:	f10d 0407 	add.w	r4, sp, #7
 8006bd2:	46a4      	mov	ip, r4
 8006bd4:	270a      	movs	r7, #10
 8006bd6:	46a6      	mov	lr, r4
 8006bd8:	460a      	mov	r2, r1
 8006bda:	fb91 f6f7 	sdiv	r6, r1, r7
 8006bde:	fb07 1516 	mls	r5, r7, r6, r1
 8006be2:	3530      	adds	r5, #48	; 0x30
 8006be4:	2a63      	cmp	r2, #99	; 0x63
 8006be6:	f104 34ff 	add.w	r4, r4, #4294967295
 8006bea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006bee:	4631      	mov	r1, r6
 8006bf0:	dcf1      	bgt.n	8006bd6 <__exponent+0x22>
 8006bf2:	3130      	adds	r1, #48	; 0x30
 8006bf4:	f1ae 0502 	sub.w	r5, lr, #2
 8006bf8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006bfc:	1c44      	adds	r4, r0, #1
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4561      	cmp	r1, ip
 8006c02:	d30a      	bcc.n	8006c1a <__exponent+0x66>
 8006c04:	f10d 0209 	add.w	r2, sp, #9
 8006c08:	eba2 020e 	sub.w	r2, r2, lr
 8006c0c:	4565      	cmp	r5, ip
 8006c0e:	bf88      	it	hi
 8006c10:	2200      	movhi	r2, #0
 8006c12:	4413      	add	r3, r2
 8006c14:	1a18      	subs	r0, r3, r0
 8006c16:	b003      	add	sp, #12
 8006c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c1e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c22:	e7ed      	b.n	8006c00 <__exponent+0x4c>
 8006c24:	2330      	movs	r3, #48	; 0x30
 8006c26:	3130      	adds	r1, #48	; 0x30
 8006c28:	7083      	strb	r3, [r0, #2]
 8006c2a:	70c1      	strb	r1, [r0, #3]
 8006c2c:	1d03      	adds	r3, r0, #4
 8006c2e:	e7f1      	b.n	8006c14 <__exponent+0x60>

08006c30 <_printf_float>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	b08b      	sub	sp, #44	; 0x2c
 8006c36:	460c      	mov	r4, r1
 8006c38:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006c3c:	4616      	mov	r6, r2
 8006c3e:	461f      	mov	r7, r3
 8006c40:	4605      	mov	r5, r0
 8006c42:	f002 fea3 	bl	800998c <_localeconv_r>
 8006c46:	f8d0 b000 	ldr.w	fp, [r0]
 8006c4a:	4658      	mov	r0, fp
 8006c4c:	f7f9 fb48 	bl	80002e0 <strlen>
 8006c50:	2300      	movs	r3, #0
 8006c52:	9308      	str	r3, [sp, #32]
 8006c54:	f8d8 3000 	ldr.w	r3, [r8]
 8006c58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	3307      	adds	r3, #7
 8006c60:	f023 0307 	bic.w	r3, r3, #7
 8006c64:	f103 0108 	add.w	r1, r3, #8
 8006c68:	f8c8 1000 	str.w	r1, [r8]
 8006c6c:	4682      	mov	sl, r0
 8006c6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006c72:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006c76:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006ed8 <_printf_float+0x2a8>
 8006c7a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006c7e:	eeb0 6bc0 	vabs.f64	d6, d0
 8006c82:	eeb4 6b47 	vcmp.f64	d6, d7
 8006c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c8a:	dd24      	ble.n	8006cd6 <_printf_float+0xa6>
 8006c8c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c94:	d502      	bpl.n	8006c9c <_printf_float+0x6c>
 8006c96:	232d      	movs	r3, #45	; 0x2d
 8006c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c9c:	4b90      	ldr	r3, [pc, #576]	; (8006ee0 <_printf_float+0x2b0>)
 8006c9e:	4891      	ldr	r0, [pc, #580]	; (8006ee4 <_printf_float+0x2b4>)
 8006ca0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006ca4:	bf94      	ite	ls
 8006ca6:	4698      	movls	r8, r3
 8006ca8:	4680      	movhi	r8, r0
 8006caa:	2303      	movs	r3, #3
 8006cac:	6123      	str	r3, [r4, #16]
 8006cae:	f022 0204 	bic.w	r2, r2, #4
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	6022      	str	r2, [r4, #0]
 8006cb6:	9304      	str	r3, [sp, #16]
 8006cb8:	9700      	str	r7, [sp, #0]
 8006cba:	4633      	mov	r3, r6
 8006cbc:	aa09      	add	r2, sp, #36	; 0x24
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 f9d3 	bl	800706c <_printf_common>
 8006cc6:	3001      	adds	r0, #1
 8006cc8:	f040 808a 	bne.w	8006de0 <_printf_float+0x1b0>
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	b00b      	add	sp, #44	; 0x2c
 8006cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd6:	eeb4 0b40 	vcmp.f64	d0, d0
 8006cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cde:	d709      	bvc.n	8006cf4 <_printf_float+0xc4>
 8006ce0:	ee10 3a90 	vmov	r3, s1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	bfbc      	itt	lt
 8006ce8:	232d      	movlt	r3, #45	; 0x2d
 8006cea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cee:	487e      	ldr	r0, [pc, #504]	; (8006ee8 <_printf_float+0x2b8>)
 8006cf0:	4b7e      	ldr	r3, [pc, #504]	; (8006eec <_printf_float+0x2bc>)
 8006cf2:	e7d5      	b.n	8006ca0 <_printf_float+0x70>
 8006cf4:	6863      	ldr	r3, [r4, #4]
 8006cf6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006cfa:	9104      	str	r1, [sp, #16]
 8006cfc:	1c59      	adds	r1, r3, #1
 8006cfe:	d13c      	bne.n	8006d7a <_printf_float+0x14a>
 8006d00:	2306      	movs	r3, #6
 8006d02:	6063      	str	r3, [r4, #4]
 8006d04:	2300      	movs	r3, #0
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	ab08      	add	r3, sp, #32
 8006d0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006d0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d12:	ab07      	add	r3, sp, #28
 8006d14:	6861      	ldr	r1, [r4, #4]
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	6022      	str	r2, [r4, #0]
 8006d1a:	f10d 031b 	add.w	r3, sp, #27
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f7ff fef6 	bl	8006b10 <__cvt>
 8006d24:	9b04      	ldr	r3, [sp, #16]
 8006d26:	9907      	ldr	r1, [sp, #28]
 8006d28:	2b47      	cmp	r3, #71	; 0x47
 8006d2a:	4680      	mov	r8, r0
 8006d2c:	d108      	bne.n	8006d40 <_printf_float+0x110>
 8006d2e:	1cc8      	adds	r0, r1, #3
 8006d30:	db02      	blt.n	8006d38 <_printf_float+0x108>
 8006d32:	6863      	ldr	r3, [r4, #4]
 8006d34:	4299      	cmp	r1, r3
 8006d36:	dd41      	ble.n	8006dbc <_printf_float+0x18c>
 8006d38:	f1a9 0902 	sub.w	r9, r9, #2
 8006d3c:	fa5f f989 	uxtb.w	r9, r9
 8006d40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d44:	d820      	bhi.n	8006d88 <_printf_float+0x158>
 8006d46:	3901      	subs	r1, #1
 8006d48:	464a      	mov	r2, r9
 8006d4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d4e:	9107      	str	r1, [sp, #28]
 8006d50:	f7ff ff30 	bl	8006bb4 <__exponent>
 8006d54:	9a08      	ldr	r2, [sp, #32]
 8006d56:	9004      	str	r0, [sp, #16]
 8006d58:	1813      	adds	r3, r2, r0
 8006d5a:	2a01      	cmp	r2, #1
 8006d5c:	6123      	str	r3, [r4, #16]
 8006d5e:	dc02      	bgt.n	8006d66 <_printf_float+0x136>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	07d2      	lsls	r2, r2, #31
 8006d64:	d501      	bpl.n	8006d6a <_printf_float+0x13a>
 8006d66:	3301      	adds	r3, #1
 8006d68:	6123      	str	r3, [r4, #16]
 8006d6a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0a2      	beq.n	8006cb8 <_printf_float+0x88>
 8006d72:	232d      	movs	r3, #45	; 0x2d
 8006d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d78:	e79e      	b.n	8006cb8 <_printf_float+0x88>
 8006d7a:	9904      	ldr	r1, [sp, #16]
 8006d7c:	2947      	cmp	r1, #71	; 0x47
 8006d7e:	d1c1      	bne.n	8006d04 <_printf_float+0xd4>
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1bf      	bne.n	8006d04 <_printf_float+0xd4>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e7bc      	b.n	8006d02 <_printf_float+0xd2>
 8006d88:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006d8c:	d118      	bne.n	8006dc0 <_printf_float+0x190>
 8006d8e:	2900      	cmp	r1, #0
 8006d90:	6863      	ldr	r3, [r4, #4]
 8006d92:	dd0b      	ble.n	8006dac <_printf_float+0x17c>
 8006d94:	6121      	str	r1, [r4, #16]
 8006d96:	b913      	cbnz	r3, 8006d9e <_printf_float+0x16e>
 8006d98:	6822      	ldr	r2, [r4, #0]
 8006d9a:	07d0      	lsls	r0, r2, #31
 8006d9c:	d502      	bpl.n	8006da4 <_printf_float+0x174>
 8006d9e:	3301      	adds	r3, #1
 8006da0:	440b      	add	r3, r1
 8006da2:	6123      	str	r3, [r4, #16]
 8006da4:	2300      	movs	r3, #0
 8006da6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006da8:	9304      	str	r3, [sp, #16]
 8006daa:	e7de      	b.n	8006d6a <_printf_float+0x13a>
 8006dac:	b913      	cbnz	r3, 8006db4 <_printf_float+0x184>
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	07d2      	lsls	r2, r2, #31
 8006db2:	d501      	bpl.n	8006db8 <_printf_float+0x188>
 8006db4:	3302      	adds	r3, #2
 8006db6:	e7f4      	b.n	8006da2 <_printf_float+0x172>
 8006db8:	2301      	movs	r3, #1
 8006dba:	e7f2      	b.n	8006da2 <_printf_float+0x172>
 8006dbc:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006dc0:	9b08      	ldr	r3, [sp, #32]
 8006dc2:	4299      	cmp	r1, r3
 8006dc4:	db05      	blt.n	8006dd2 <_printf_float+0x1a2>
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	6121      	str	r1, [r4, #16]
 8006dca:	07d8      	lsls	r0, r3, #31
 8006dcc:	d5ea      	bpl.n	8006da4 <_printf_float+0x174>
 8006dce:	1c4b      	adds	r3, r1, #1
 8006dd0:	e7e7      	b.n	8006da2 <_printf_float+0x172>
 8006dd2:	2900      	cmp	r1, #0
 8006dd4:	bfd4      	ite	le
 8006dd6:	f1c1 0202 	rsble	r2, r1, #2
 8006dda:	2201      	movgt	r2, #1
 8006ddc:	4413      	add	r3, r2
 8006dde:	e7e0      	b.n	8006da2 <_printf_float+0x172>
 8006de0:	6823      	ldr	r3, [r4, #0]
 8006de2:	055a      	lsls	r2, r3, #21
 8006de4:	d407      	bmi.n	8006df6 <_printf_float+0x1c6>
 8006de6:	6923      	ldr	r3, [r4, #16]
 8006de8:	4642      	mov	r2, r8
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	d12a      	bne.n	8006e4a <_printf_float+0x21a>
 8006df4:	e76a      	b.n	8006ccc <_printf_float+0x9c>
 8006df6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006dfa:	f240 80e2 	bls.w	8006fc2 <_printf_float+0x392>
 8006dfe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006e02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e0a:	d133      	bne.n	8006e74 <_printf_float+0x244>
 8006e0c:	4a38      	ldr	r2, [pc, #224]	; (8006ef0 <_printf_float+0x2c0>)
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b8      	blx	r7
 8006e16:	3001      	adds	r0, #1
 8006e18:	f43f af58 	beq.w	8006ccc <_printf_float+0x9c>
 8006e1c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	db02      	blt.n	8006e2a <_printf_float+0x1fa>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	07d8      	lsls	r0, r3, #31
 8006e28:	d50f      	bpl.n	8006e4a <_printf_float+0x21a>
 8006e2a:	4653      	mov	r3, sl
 8006e2c:	465a      	mov	r2, fp
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	f43f af49 	beq.w	8006ccc <_printf_float+0x9c>
 8006e3a:	f04f 0800 	mov.w	r8, #0
 8006e3e:	f104 091a 	add.w	r9, r4, #26
 8006e42:	9b08      	ldr	r3, [sp, #32]
 8006e44:	3b01      	subs	r3, #1
 8006e46:	4543      	cmp	r3, r8
 8006e48:	dc09      	bgt.n	8006e5e <_printf_float+0x22e>
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	079b      	lsls	r3, r3, #30
 8006e4e:	f100 8108 	bmi.w	8007062 <_printf_float+0x432>
 8006e52:	68e0      	ldr	r0, [r4, #12]
 8006e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e56:	4298      	cmp	r0, r3
 8006e58:	bfb8      	it	lt
 8006e5a:	4618      	movlt	r0, r3
 8006e5c:	e738      	b.n	8006cd0 <_printf_float+0xa0>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	464a      	mov	r2, r9
 8006e62:	4631      	mov	r1, r6
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b8      	blx	r7
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f43f af2f 	beq.w	8006ccc <_printf_float+0x9c>
 8006e6e:	f108 0801 	add.w	r8, r8, #1
 8006e72:	e7e6      	b.n	8006e42 <_printf_float+0x212>
 8006e74:	9b07      	ldr	r3, [sp, #28]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	dc3c      	bgt.n	8006ef4 <_printf_float+0x2c4>
 8006e7a:	4a1d      	ldr	r2, [pc, #116]	; (8006ef0 <_printf_float+0x2c0>)
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	47b8      	blx	r7
 8006e84:	3001      	adds	r0, #1
 8006e86:	f43f af21 	beq.w	8006ccc <_printf_float+0x9c>
 8006e8a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	d102      	bne.n	8006e98 <_printf_float+0x268>
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	07d9      	lsls	r1, r3, #31
 8006e96:	d5d8      	bpl.n	8006e4a <_printf_float+0x21a>
 8006e98:	4653      	mov	r3, sl
 8006e9a:	465a      	mov	r2, fp
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	47b8      	blx	r7
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f43f af12 	beq.w	8006ccc <_printf_float+0x9c>
 8006ea8:	f04f 0900 	mov.w	r9, #0
 8006eac:	f104 0a1a 	add.w	sl, r4, #26
 8006eb0:	9b07      	ldr	r3, [sp, #28]
 8006eb2:	425b      	negs	r3, r3
 8006eb4:	454b      	cmp	r3, r9
 8006eb6:	dc01      	bgt.n	8006ebc <_printf_float+0x28c>
 8006eb8:	9b08      	ldr	r3, [sp, #32]
 8006eba:	e795      	b.n	8006de8 <_printf_float+0x1b8>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	4652      	mov	r2, sl
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	47b8      	blx	r7
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	f43f af00 	beq.w	8006ccc <_printf_float+0x9c>
 8006ecc:	f109 0901 	add.w	r9, r9, #1
 8006ed0:	e7ee      	b.n	8006eb0 <_printf_float+0x280>
 8006ed2:	bf00      	nop
 8006ed4:	f3af 8000 	nop.w
 8006ed8:	ffffffff 	.word	0xffffffff
 8006edc:	7fefffff 	.word	0x7fefffff
 8006ee0:	0800b2b0 	.word	0x0800b2b0
 8006ee4:	0800b2b4 	.word	0x0800b2b4
 8006ee8:	0800b2bc 	.word	0x0800b2bc
 8006eec:	0800b2b8 	.word	0x0800b2b8
 8006ef0:	0800b2c0 	.word	0x0800b2c0
 8006ef4:	9a08      	ldr	r2, [sp, #32]
 8006ef6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	bfa8      	it	ge
 8006efc:	461a      	movge	r2, r3
 8006efe:	2a00      	cmp	r2, #0
 8006f00:	4691      	mov	r9, r2
 8006f02:	dc38      	bgt.n	8006f76 <_printf_float+0x346>
 8006f04:	2300      	movs	r3, #0
 8006f06:	9305      	str	r3, [sp, #20]
 8006f08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f0c:	f104 021a 	add.w	r2, r4, #26
 8006f10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f12:	9905      	ldr	r1, [sp, #20]
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	eba3 0309 	sub.w	r3, r3, r9
 8006f1a:	428b      	cmp	r3, r1
 8006f1c:	dc33      	bgt.n	8006f86 <_printf_float+0x356>
 8006f1e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	db3c      	blt.n	8006fa0 <_printf_float+0x370>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	07da      	lsls	r2, r3, #31
 8006f2a:	d439      	bmi.n	8006fa0 <_printf_float+0x370>
 8006f2c:	9b08      	ldr	r3, [sp, #32]
 8006f2e:	9a04      	ldr	r2, [sp, #16]
 8006f30:	9907      	ldr	r1, [sp, #28]
 8006f32:	1a9a      	subs	r2, r3, r2
 8006f34:	eba3 0901 	sub.w	r9, r3, r1
 8006f38:	4591      	cmp	r9, r2
 8006f3a:	bfa8      	it	ge
 8006f3c:	4691      	movge	r9, r2
 8006f3e:	f1b9 0f00 	cmp.w	r9, #0
 8006f42:	dc35      	bgt.n	8006fb0 <_printf_float+0x380>
 8006f44:	f04f 0800 	mov.w	r8, #0
 8006f48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f4c:	f104 0a1a 	add.w	sl, r4, #26
 8006f50:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006f54:	1a9b      	subs	r3, r3, r2
 8006f56:	eba3 0309 	sub.w	r3, r3, r9
 8006f5a:	4543      	cmp	r3, r8
 8006f5c:	f77f af75 	ble.w	8006e4a <_printf_float+0x21a>
 8006f60:	2301      	movs	r3, #1
 8006f62:	4652      	mov	r2, sl
 8006f64:	4631      	mov	r1, r6
 8006f66:	4628      	mov	r0, r5
 8006f68:	47b8      	blx	r7
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	f43f aeae 	beq.w	8006ccc <_printf_float+0x9c>
 8006f70:	f108 0801 	add.w	r8, r8, #1
 8006f74:	e7ec      	b.n	8006f50 <_printf_float+0x320>
 8006f76:	4613      	mov	r3, r2
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4642      	mov	r2, r8
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	47b8      	blx	r7
 8006f80:	3001      	adds	r0, #1
 8006f82:	d1bf      	bne.n	8006f04 <_printf_float+0x2d4>
 8006f84:	e6a2      	b.n	8006ccc <_printf_float+0x9c>
 8006f86:	2301      	movs	r3, #1
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	9204      	str	r2, [sp, #16]
 8006f8e:	47b8      	blx	r7
 8006f90:	3001      	adds	r0, #1
 8006f92:	f43f ae9b 	beq.w	8006ccc <_printf_float+0x9c>
 8006f96:	9b05      	ldr	r3, [sp, #20]
 8006f98:	9a04      	ldr	r2, [sp, #16]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	9305      	str	r3, [sp, #20]
 8006f9e:	e7b7      	b.n	8006f10 <_printf_float+0x2e0>
 8006fa0:	4653      	mov	r3, sl
 8006fa2:	465a      	mov	r2, fp
 8006fa4:	4631      	mov	r1, r6
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	47b8      	blx	r7
 8006faa:	3001      	adds	r0, #1
 8006fac:	d1be      	bne.n	8006f2c <_printf_float+0x2fc>
 8006fae:	e68d      	b.n	8006ccc <_printf_float+0x9c>
 8006fb0:	9a04      	ldr	r2, [sp, #16]
 8006fb2:	464b      	mov	r3, r9
 8006fb4:	4442      	add	r2, r8
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4628      	mov	r0, r5
 8006fba:	47b8      	blx	r7
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	d1c1      	bne.n	8006f44 <_printf_float+0x314>
 8006fc0:	e684      	b.n	8006ccc <_printf_float+0x9c>
 8006fc2:	9a08      	ldr	r2, [sp, #32]
 8006fc4:	2a01      	cmp	r2, #1
 8006fc6:	dc01      	bgt.n	8006fcc <_printf_float+0x39c>
 8006fc8:	07db      	lsls	r3, r3, #31
 8006fca:	d537      	bpl.n	800703c <_printf_float+0x40c>
 8006fcc:	2301      	movs	r3, #1
 8006fce:	4642      	mov	r2, r8
 8006fd0:	4631      	mov	r1, r6
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	47b8      	blx	r7
 8006fd6:	3001      	adds	r0, #1
 8006fd8:	f43f ae78 	beq.w	8006ccc <_printf_float+0x9c>
 8006fdc:	4653      	mov	r3, sl
 8006fde:	465a      	mov	r2, fp
 8006fe0:	4631      	mov	r1, r6
 8006fe2:	4628      	mov	r0, r5
 8006fe4:	47b8      	blx	r7
 8006fe6:	3001      	adds	r0, #1
 8006fe8:	f43f ae70 	beq.w	8006ccc <_printf_float+0x9c>
 8006fec:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006ff0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ff8:	d01b      	beq.n	8007032 <_printf_float+0x402>
 8006ffa:	9b08      	ldr	r3, [sp, #32]
 8006ffc:	f108 0201 	add.w	r2, r8, #1
 8007000:	3b01      	subs	r3, #1
 8007002:	4631      	mov	r1, r6
 8007004:	4628      	mov	r0, r5
 8007006:	47b8      	blx	r7
 8007008:	3001      	adds	r0, #1
 800700a:	d10e      	bne.n	800702a <_printf_float+0x3fa>
 800700c:	e65e      	b.n	8006ccc <_printf_float+0x9c>
 800700e:	2301      	movs	r3, #1
 8007010:	464a      	mov	r2, r9
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	f43f ae57 	beq.w	8006ccc <_printf_float+0x9c>
 800701e:	f108 0801 	add.w	r8, r8, #1
 8007022:	9b08      	ldr	r3, [sp, #32]
 8007024:	3b01      	subs	r3, #1
 8007026:	4543      	cmp	r3, r8
 8007028:	dcf1      	bgt.n	800700e <_printf_float+0x3de>
 800702a:	9b04      	ldr	r3, [sp, #16]
 800702c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007030:	e6db      	b.n	8006dea <_printf_float+0x1ba>
 8007032:	f04f 0800 	mov.w	r8, #0
 8007036:	f104 091a 	add.w	r9, r4, #26
 800703a:	e7f2      	b.n	8007022 <_printf_float+0x3f2>
 800703c:	2301      	movs	r3, #1
 800703e:	4642      	mov	r2, r8
 8007040:	e7df      	b.n	8007002 <_printf_float+0x3d2>
 8007042:	2301      	movs	r3, #1
 8007044:	464a      	mov	r2, r9
 8007046:	4631      	mov	r1, r6
 8007048:	4628      	mov	r0, r5
 800704a:	47b8      	blx	r7
 800704c:	3001      	adds	r0, #1
 800704e:	f43f ae3d 	beq.w	8006ccc <_printf_float+0x9c>
 8007052:	f108 0801 	add.w	r8, r8, #1
 8007056:	68e3      	ldr	r3, [r4, #12]
 8007058:	9909      	ldr	r1, [sp, #36]	; 0x24
 800705a:	1a5b      	subs	r3, r3, r1
 800705c:	4543      	cmp	r3, r8
 800705e:	dcf0      	bgt.n	8007042 <_printf_float+0x412>
 8007060:	e6f7      	b.n	8006e52 <_printf_float+0x222>
 8007062:	f04f 0800 	mov.w	r8, #0
 8007066:	f104 0919 	add.w	r9, r4, #25
 800706a:	e7f4      	b.n	8007056 <_printf_float+0x426>

0800706c <_printf_common>:
 800706c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007070:	4616      	mov	r6, r2
 8007072:	4699      	mov	r9, r3
 8007074:	688a      	ldr	r2, [r1, #8]
 8007076:	690b      	ldr	r3, [r1, #16]
 8007078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800707c:	4293      	cmp	r3, r2
 800707e:	bfb8      	it	lt
 8007080:	4613      	movlt	r3, r2
 8007082:	6033      	str	r3, [r6, #0]
 8007084:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007088:	4607      	mov	r7, r0
 800708a:	460c      	mov	r4, r1
 800708c:	b10a      	cbz	r2, 8007092 <_printf_common+0x26>
 800708e:	3301      	adds	r3, #1
 8007090:	6033      	str	r3, [r6, #0]
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	0699      	lsls	r1, r3, #26
 8007096:	bf42      	ittt	mi
 8007098:	6833      	ldrmi	r3, [r6, #0]
 800709a:	3302      	addmi	r3, #2
 800709c:	6033      	strmi	r3, [r6, #0]
 800709e:	6825      	ldr	r5, [r4, #0]
 80070a0:	f015 0506 	ands.w	r5, r5, #6
 80070a4:	d106      	bne.n	80070b4 <_printf_common+0x48>
 80070a6:	f104 0a19 	add.w	sl, r4, #25
 80070aa:	68e3      	ldr	r3, [r4, #12]
 80070ac:	6832      	ldr	r2, [r6, #0]
 80070ae:	1a9b      	subs	r3, r3, r2
 80070b0:	42ab      	cmp	r3, r5
 80070b2:	dc26      	bgt.n	8007102 <_printf_common+0x96>
 80070b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070b8:	1e13      	subs	r3, r2, #0
 80070ba:	6822      	ldr	r2, [r4, #0]
 80070bc:	bf18      	it	ne
 80070be:	2301      	movne	r3, #1
 80070c0:	0692      	lsls	r2, r2, #26
 80070c2:	d42b      	bmi.n	800711c <_printf_common+0xb0>
 80070c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070c8:	4649      	mov	r1, r9
 80070ca:	4638      	mov	r0, r7
 80070cc:	47c0      	blx	r8
 80070ce:	3001      	adds	r0, #1
 80070d0:	d01e      	beq.n	8007110 <_printf_common+0xa4>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	68e5      	ldr	r5, [r4, #12]
 80070d6:	6832      	ldr	r2, [r6, #0]
 80070d8:	f003 0306 	and.w	r3, r3, #6
 80070dc:	2b04      	cmp	r3, #4
 80070de:	bf08      	it	eq
 80070e0:	1aad      	subeq	r5, r5, r2
 80070e2:	68a3      	ldr	r3, [r4, #8]
 80070e4:	6922      	ldr	r2, [r4, #16]
 80070e6:	bf0c      	ite	eq
 80070e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070ec:	2500      	movne	r5, #0
 80070ee:	4293      	cmp	r3, r2
 80070f0:	bfc4      	itt	gt
 80070f2:	1a9b      	subgt	r3, r3, r2
 80070f4:	18ed      	addgt	r5, r5, r3
 80070f6:	2600      	movs	r6, #0
 80070f8:	341a      	adds	r4, #26
 80070fa:	42b5      	cmp	r5, r6
 80070fc:	d11a      	bne.n	8007134 <_printf_common+0xc8>
 80070fe:	2000      	movs	r0, #0
 8007100:	e008      	b.n	8007114 <_printf_common+0xa8>
 8007102:	2301      	movs	r3, #1
 8007104:	4652      	mov	r2, sl
 8007106:	4649      	mov	r1, r9
 8007108:	4638      	mov	r0, r7
 800710a:	47c0      	blx	r8
 800710c:	3001      	adds	r0, #1
 800710e:	d103      	bne.n	8007118 <_printf_common+0xac>
 8007110:	f04f 30ff 	mov.w	r0, #4294967295
 8007114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007118:	3501      	adds	r5, #1
 800711a:	e7c6      	b.n	80070aa <_printf_common+0x3e>
 800711c:	18e1      	adds	r1, r4, r3
 800711e:	1c5a      	adds	r2, r3, #1
 8007120:	2030      	movs	r0, #48	; 0x30
 8007122:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007126:	4422      	add	r2, r4
 8007128:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800712c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007130:	3302      	adds	r3, #2
 8007132:	e7c7      	b.n	80070c4 <_printf_common+0x58>
 8007134:	2301      	movs	r3, #1
 8007136:	4622      	mov	r2, r4
 8007138:	4649      	mov	r1, r9
 800713a:	4638      	mov	r0, r7
 800713c:	47c0      	blx	r8
 800713e:	3001      	adds	r0, #1
 8007140:	d0e6      	beq.n	8007110 <_printf_common+0xa4>
 8007142:	3601      	adds	r6, #1
 8007144:	e7d9      	b.n	80070fa <_printf_common+0x8e>
	...

08007148 <_printf_i>:
 8007148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800714c:	7e0f      	ldrb	r7, [r1, #24]
 800714e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007150:	2f78      	cmp	r7, #120	; 0x78
 8007152:	4691      	mov	r9, r2
 8007154:	4680      	mov	r8, r0
 8007156:	460c      	mov	r4, r1
 8007158:	469a      	mov	sl, r3
 800715a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800715e:	d807      	bhi.n	8007170 <_printf_i+0x28>
 8007160:	2f62      	cmp	r7, #98	; 0x62
 8007162:	d80a      	bhi.n	800717a <_printf_i+0x32>
 8007164:	2f00      	cmp	r7, #0
 8007166:	f000 80d8 	beq.w	800731a <_printf_i+0x1d2>
 800716a:	2f58      	cmp	r7, #88	; 0x58
 800716c:	f000 80a3 	beq.w	80072b6 <_printf_i+0x16e>
 8007170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007174:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007178:	e03a      	b.n	80071f0 <_printf_i+0xa8>
 800717a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800717e:	2b15      	cmp	r3, #21
 8007180:	d8f6      	bhi.n	8007170 <_printf_i+0x28>
 8007182:	a101      	add	r1, pc, #4	; (adr r1, 8007188 <_printf_i+0x40>)
 8007184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007188:	080071e1 	.word	0x080071e1
 800718c:	080071f5 	.word	0x080071f5
 8007190:	08007171 	.word	0x08007171
 8007194:	08007171 	.word	0x08007171
 8007198:	08007171 	.word	0x08007171
 800719c:	08007171 	.word	0x08007171
 80071a0:	080071f5 	.word	0x080071f5
 80071a4:	08007171 	.word	0x08007171
 80071a8:	08007171 	.word	0x08007171
 80071ac:	08007171 	.word	0x08007171
 80071b0:	08007171 	.word	0x08007171
 80071b4:	08007301 	.word	0x08007301
 80071b8:	08007225 	.word	0x08007225
 80071bc:	080072e3 	.word	0x080072e3
 80071c0:	08007171 	.word	0x08007171
 80071c4:	08007171 	.word	0x08007171
 80071c8:	08007323 	.word	0x08007323
 80071cc:	08007171 	.word	0x08007171
 80071d0:	08007225 	.word	0x08007225
 80071d4:	08007171 	.word	0x08007171
 80071d8:	08007171 	.word	0x08007171
 80071dc:	080072eb 	.word	0x080072eb
 80071e0:	682b      	ldr	r3, [r5, #0]
 80071e2:	1d1a      	adds	r2, r3, #4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	602a      	str	r2, [r5, #0]
 80071e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071f0:	2301      	movs	r3, #1
 80071f2:	e0a3      	b.n	800733c <_printf_i+0x1f4>
 80071f4:	6820      	ldr	r0, [r4, #0]
 80071f6:	6829      	ldr	r1, [r5, #0]
 80071f8:	0606      	lsls	r6, r0, #24
 80071fa:	f101 0304 	add.w	r3, r1, #4
 80071fe:	d50a      	bpl.n	8007216 <_printf_i+0xce>
 8007200:	680e      	ldr	r6, [r1, #0]
 8007202:	602b      	str	r3, [r5, #0]
 8007204:	2e00      	cmp	r6, #0
 8007206:	da03      	bge.n	8007210 <_printf_i+0xc8>
 8007208:	232d      	movs	r3, #45	; 0x2d
 800720a:	4276      	negs	r6, r6
 800720c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007210:	485e      	ldr	r0, [pc, #376]	; (800738c <_printf_i+0x244>)
 8007212:	230a      	movs	r3, #10
 8007214:	e019      	b.n	800724a <_printf_i+0x102>
 8007216:	680e      	ldr	r6, [r1, #0]
 8007218:	602b      	str	r3, [r5, #0]
 800721a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800721e:	bf18      	it	ne
 8007220:	b236      	sxthne	r6, r6
 8007222:	e7ef      	b.n	8007204 <_printf_i+0xbc>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	6820      	ldr	r0, [r4, #0]
 8007228:	1d19      	adds	r1, r3, #4
 800722a:	6029      	str	r1, [r5, #0]
 800722c:	0601      	lsls	r1, r0, #24
 800722e:	d501      	bpl.n	8007234 <_printf_i+0xec>
 8007230:	681e      	ldr	r6, [r3, #0]
 8007232:	e002      	b.n	800723a <_printf_i+0xf2>
 8007234:	0646      	lsls	r6, r0, #25
 8007236:	d5fb      	bpl.n	8007230 <_printf_i+0xe8>
 8007238:	881e      	ldrh	r6, [r3, #0]
 800723a:	4854      	ldr	r0, [pc, #336]	; (800738c <_printf_i+0x244>)
 800723c:	2f6f      	cmp	r7, #111	; 0x6f
 800723e:	bf0c      	ite	eq
 8007240:	2308      	moveq	r3, #8
 8007242:	230a      	movne	r3, #10
 8007244:	2100      	movs	r1, #0
 8007246:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800724a:	6865      	ldr	r5, [r4, #4]
 800724c:	60a5      	str	r5, [r4, #8]
 800724e:	2d00      	cmp	r5, #0
 8007250:	bfa2      	ittt	ge
 8007252:	6821      	ldrge	r1, [r4, #0]
 8007254:	f021 0104 	bicge.w	r1, r1, #4
 8007258:	6021      	strge	r1, [r4, #0]
 800725a:	b90e      	cbnz	r6, 8007260 <_printf_i+0x118>
 800725c:	2d00      	cmp	r5, #0
 800725e:	d04d      	beq.n	80072fc <_printf_i+0x1b4>
 8007260:	4615      	mov	r5, r2
 8007262:	fbb6 f1f3 	udiv	r1, r6, r3
 8007266:	fb03 6711 	mls	r7, r3, r1, r6
 800726a:	5dc7      	ldrb	r7, [r0, r7]
 800726c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007270:	4637      	mov	r7, r6
 8007272:	42bb      	cmp	r3, r7
 8007274:	460e      	mov	r6, r1
 8007276:	d9f4      	bls.n	8007262 <_printf_i+0x11a>
 8007278:	2b08      	cmp	r3, #8
 800727a:	d10b      	bne.n	8007294 <_printf_i+0x14c>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	07de      	lsls	r6, r3, #31
 8007280:	d508      	bpl.n	8007294 <_printf_i+0x14c>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	6861      	ldr	r1, [r4, #4]
 8007286:	4299      	cmp	r1, r3
 8007288:	bfde      	ittt	le
 800728a:	2330      	movle	r3, #48	; 0x30
 800728c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007290:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007294:	1b52      	subs	r2, r2, r5
 8007296:	6122      	str	r2, [r4, #16]
 8007298:	f8cd a000 	str.w	sl, [sp]
 800729c:	464b      	mov	r3, r9
 800729e:	aa03      	add	r2, sp, #12
 80072a0:	4621      	mov	r1, r4
 80072a2:	4640      	mov	r0, r8
 80072a4:	f7ff fee2 	bl	800706c <_printf_common>
 80072a8:	3001      	adds	r0, #1
 80072aa:	d14c      	bne.n	8007346 <_printf_i+0x1fe>
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295
 80072b0:	b004      	add	sp, #16
 80072b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b6:	4835      	ldr	r0, [pc, #212]	; (800738c <_printf_i+0x244>)
 80072b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80072bc:	6829      	ldr	r1, [r5, #0]
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80072c4:	6029      	str	r1, [r5, #0]
 80072c6:	061d      	lsls	r5, r3, #24
 80072c8:	d514      	bpl.n	80072f4 <_printf_i+0x1ac>
 80072ca:	07df      	lsls	r7, r3, #31
 80072cc:	bf44      	itt	mi
 80072ce:	f043 0320 	orrmi.w	r3, r3, #32
 80072d2:	6023      	strmi	r3, [r4, #0]
 80072d4:	b91e      	cbnz	r6, 80072de <_printf_i+0x196>
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	f023 0320 	bic.w	r3, r3, #32
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	2310      	movs	r3, #16
 80072e0:	e7b0      	b.n	8007244 <_printf_i+0xfc>
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	f043 0320 	orr.w	r3, r3, #32
 80072e8:	6023      	str	r3, [r4, #0]
 80072ea:	2378      	movs	r3, #120	; 0x78
 80072ec:	4828      	ldr	r0, [pc, #160]	; (8007390 <_printf_i+0x248>)
 80072ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072f2:	e7e3      	b.n	80072bc <_printf_i+0x174>
 80072f4:	0659      	lsls	r1, r3, #25
 80072f6:	bf48      	it	mi
 80072f8:	b2b6      	uxthmi	r6, r6
 80072fa:	e7e6      	b.n	80072ca <_printf_i+0x182>
 80072fc:	4615      	mov	r5, r2
 80072fe:	e7bb      	b.n	8007278 <_printf_i+0x130>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	6826      	ldr	r6, [r4, #0]
 8007304:	6961      	ldr	r1, [r4, #20]
 8007306:	1d18      	adds	r0, r3, #4
 8007308:	6028      	str	r0, [r5, #0]
 800730a:	0635      	lsls	r5, r6, #24
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	d501      	bpl.n	8007314 <_printf_i+0x1cc>
 8007310:	6019      	str	r1, [r3, #0]
 8007312:	e002      	b.n	800731a <_printf_i+0x1d2>
 8007314:	0670      	lsls	r0, r6, #25
 8007316:	d5fb      	bpl.n	8007310 <_printf_i+0x1c8>
 8007318:	8019      	strh	r1, [r3, #0]
 800731a:	2300      	movs	r3, #0
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	4615      	mov	r5, r2
 8007320:	e7ba      	b.n	8007298 <_printf_i+0x150>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	1d1a      	adds	r2, r3, #4
 8007326:	602a      	str	r2, [r5, #0]
 8007328:	681d      	ldr	r5, [r3, #0]
 800732a:	6862      	ldr	r2, [r4, #4]
 800732c:	2100      	movs	r1, #0
 800732e:	4628      	mov	r0, r5
 8007330:	f7f8 ffde 	bl	80002f0 <memchr>
 8007334:	b108      	cbz	r0, 800733a <_printf_i+0x1f2>
 8007336:	1b40      	subs	r0, r0, r5
 8007338:	6060      	str	r0, [r4, #4]
 800733a:	6863      	ldr	r3, [r4, #4]
 800733c:	6123      	str	r3, [r4, #16]
 800733e:	2300      	movs	r3, #0
 8007340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007344:	e7a8      	b.n	8007298 <_printf_i+0x150>
 8007346:	6923      	ldr	r3, [r4, #16]
 8007348:	462a      	mov	r2, r5
 800734a:	4649      	mov	r1, r9
 800734c:	4640      	mov	r0, r8
 800734e:	47d0      	blx	sl
 8007350:	3001      	adds	r0, #1
 8007352:	d0ab      	beq.n	80072ac <_printf_i+0x164>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	079b      	lsls	r3, r3, #30
 8007358:	d413      	bmi.n	8007382 <_printf_i+0x23a>
 800735a:	68e0      	ldr	r0, [r4, #12]
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	4298      	cmp	r0, r3
 8007360:	bfb8      	it	lt
 8007362:	4618      	movlt	r0, r3
 8007364:	e7a4      	b.n	80072b0 <_printf_i+0x168>
 8007366:	2301      	movs	r3, #1
 8007368:	4632      	mov	r2, r6
 800736a:	4649      	mov	r1, r9
 800736c:	4640      	mov	r0, r8
 800736e:	47d0      	blx	sl
 8007370:	3001      	adds	r0, #1
 8007372:	d09b      	beq.n	80072ac <_printf_i+0x164>
 8007374:	3501      	adds	r5, #1
 8007376:	68e3      	ldr	r3, [r4, #12]
 8007378:	9903      	ldr	r1, [sp, #12]
 800737a:	1a5b      	subs	r3, r3, r1
 800737c:	42ab      	cmp	r3, r5
 800737e:	dcf2      	bgt.n	8007366 <_printf_i+0x21e>
 8007380:	e7eb      	b.n	800735a <_printf_i+0x212>
 8007382:	2500      	movs	r5, #0
 8007384:	f104 0619 	add.w	r6, r4, #25
 8007388:	e7f5      	b.n	8007376 <_printf_i+0x22e>
 800738a:	bf00      	nop
 800738c:	0800b2c2 	.word	0x0800b2c2
 8007390:	0800b2d3 	.word	0x0800b2d3

08007394 <_scanf_float>:
 8007394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007398:	b087      	sub	sp, #28
 800739a:	4617      	mov	r7, r2
 800739c:	9303      	str	r3, [sp, #12]
 800739e:	688b      	ldr	r3, [r1, #8]
 80073a0:	1e5a      	subs	r2, r3, #1
 80073a2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80073a6:	bf83      	ittte	hi
 80073a8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80073ac:	195b      	addhi	r3, r3, r5
 80073ae:	9302      	strhi	r3, [sp, #8]
 80073b0:	2300      	movls	r3, #0
 80073b2:	bf86      	itte	hi
 80073b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80073b8:	608b      	strhi	r3, [r1, #8]
 80073ba:	9302      	strls	r3, [sp, #8]
 80073bc:	680b      	ldr	r3, [r1, #0]
 80073be:	468b      	mov	fp, r1
 80073c0:	2500      	movs	r5, #0
 80073c2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80073c6:	f84b 3b1c 	str.w	r3, [fp], #28
 80073ca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80073ce:	4680      	mov	r8, r0
 80073d0:	460c      	mov	r4, r1
 80073d2:	465e      	mov	r6, fp
 80073d4:	46aa      	mov	sl, r5
 80073d6:	46a9      	mov	r9, r5
 80073d8:	9501      	str	r5, [sp, #4]
 80073da:	68a2      	ldr	r2, [r4, #8]
 80073dc:	b152      	cbz	r2, 80073f4 <_scanf_float+0x60>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	2b4e      	cmp	r3, #78	; 0x4e
 80073e4:	d864      	bhi.n	80074b0 <_scanf_float+0x11c>
 80073e6:	2b40      	cmp	r3, #64	; 0x40
 80073e8:	d83c      	bhi.n	8007464 <_scanf_float+0xd0>
 80073ea:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80073ee:	b2c8      	uxtb	r0, r1
 80073f0:	280e      	cmp	r0, #14
 80073f2:	d93a      	bls.n	800746a <_scanf_float+0xd6>
 80073f4:	f1b9 0f00 	cmp.w	r9, #0
 80073f8:	d003      	beq.n	8007402 <_scanf_float+0x6e>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007406:	f1ba 0f01 	cmp.w	sl, #1
 800740a:	f200 8113 	bhi.w	8007634 <_scanf_float+0x2a0>
 800740e:	455e      	cmp	r6, fp
 8007410:	f200 8105 	bhi.w	800761e <_scanf_float+0x28a>
 8007414:	2501      	movs	r5, #1
 8007416:	4628      	mov	r0, r5
 8007418:	b007      	add	sp, #28
 800741a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007422:	2a0d      	cmp	r2, #13
 8007424:	d8e6      	bhi.n	80073f4 <_scanf_float+0x60>
 8007426:	a101      	add	r1, pc, #4	; (adr r1, 800742c <_scanf_float+0x98>)
 8007428:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800742c:	0800756b 	.word	0x0800756b
 8007430:	080073f5 	.word	0x080073f5
 8007434:	080073f5 	.word	0x080073f5
 8007438:	080073f5 	.word	0x080073f5
 800743c:	080075cb 	.word	0x080075cb
 8007440:	080075a3 	.word	0x080075a3
 8007444:	080073f5 	.word	0x080073f5
 8007448:	080073f5 	.word	0x080073f5
 800744c:	08007579 	.word	0x08007579
 8007450:	080073f5 	.word	0x080073f5
 8007454:	080073f5 	.word	0x080073f5
 8007458:	080073f5 	.word	0x080073f5
 800745c:	080073f5 	.word	0x080073f5
 8007460:	08007531 	.word	0x08007531
 8007464:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007468:	e7db      	b.n	8007422 <_scanf_float+0x8e>
 800746a:	290e      	cmp	r1, #14
 800746c:	d8c2      	bhi.n	80073f4 <_scanf_float+0x60>
 800746e:	a001      	add	r0, pc, #4	; (adr r0, 8007474 <_scanf_float+0xe0>)
 8007470:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007474:	08007523 	.word	0x08007523
 8007478:	080073f5 	.word	0x080073f5
 800747c:	08007523 	.word	0x08007523
 8007480:	080075b7 	.word	0x080075b7
 8007484:	080073f5 	.word	0x080073f5
 8007488:	080074d1 	.word	0x080074d1
 800748c:	0800750d 	.word	0x0800750d
 8007490:	0800750d 	.word	0x0800750d
 8007494:	0800750d 	.word	0x0800750d
 8007498:	0800750d 	.word	0x0800750d
 800749c:	0800750d 	.word	0x0800750d
 80074a0:	0800750d 	.word	0x0800750d
 80074a4:	0800750d 	.word	0x0800750d
 80074a8:	0800750d 	.word	0x0800750d
 80074ac:	0800750d 	.word	0x0800750d
 80074b0:	2b6e      	cmp	r3, #110	; 0x6e
 80074b2:	d809      	bhi.n	80074c8 <_scanf_float+0x134>
 80074b4:	2b60      	cmp	r3, #96	; 0x60
 80074b6:	d8b2      	bhi.n	800741e <_scanf_float+0x8a>
 80074b8:	2b54      	cmp	r3, #84	; 0x54
 80074ba:	d077      	beq.n	80075ac <_scanf_float+0x218>
 80074bc:	2b59      	cmp	r3, #89	; 0x59
 80074be:	d199      	bne.n	80073f4 <_scanf_float+0x60>
 80074c0:	2d07      	cmp	r5, #7
 80074c2:	d197      	bne.n	80073f4 <_scanf_float+0x60>
 80074c4:	2508      	movs	r5, #8
 80074c6:	e029      	b.n	800751c <_scanf_float+0x188>
 80074c8:	2b74      	cmp	r3, #116	; 0x74
 80074ca:	d06f      	beq.n	80075ac <_scanf_float+0x218>
 80074cc:	2b79      	cmp	r3, #121	; 0x79
 80074ce:	e7f6      	b.n	80074be <_scanf_float+0x12a>
 80074d0:	6821      	ldr	r1, [r4, #0]
 80074d2:	05c8      	lsls	r0, r1, #23
 80074d4:	d51a      	bpl.n	800750c <_scanf_float+0x178>
 80074d6:	9b02      	ldr	r3, [sp, #8]
 80074d8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80074dc:	6021      	str	r1, [r4, #0]
 80074de:	f109 0901 	add.w	r9, r9, #1
 80074e2:	b11b      	cbz	r3, 80074ec <_scanf_float+0x158>
 80074e4:	3b01      	subs	r3, #1
 80074e6:	3201      	adds	r2, #1
 80074e8:	9302      	str	r3, [sp, #8]
 80074ea:	60a2      	str	r2, [r4, #8]
 80074ec:	68a3      	ldr	r3, [r4, #8]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	60a3      	str	r3, [r4, #8]
 80074f2:	6923      	ldr	r3, [r4, #16]
 80074f4:	3301      	adds	r3, #1
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	3b01      	subs	r3, #1
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	607b      	str	r3, [r7, #4]
 8007500:	f340 8084 	ble.w	800760c <_scanf_float+0x278>
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	3301      	adds	r3, #1
 8007508:	603b      	str	r3, [r7, #0]
 800750a:	e766      	b.n	80073da <_scanf_float+0x46>
 800750c:	eb1a 0f05 	cmn.w	sl, r5
 8007510:	f47f af70 	bne.w	80073f4 <_scanf_float+0x60>
 8007514:	6822      	ldr	r2, [r4, #0]
 8007516:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800751a:	6022      	str	r2, [r4, #0]
 800751c:	f806 3b01 	strb.w	r3, [r6], #1
 8007520:	e7e4      	b.n	80074ec <_scanf_float+0x158>
 8007522:	6822      	ldr	r2, [r4, #0]
 8007524:	0610      	lsls	r0, r2, #24
 8007526:	f57f af65 	bpl.w	80073f4 <_scanf_float+0x60>
 800752a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800752e:	e7f4      	b.n	800751a <_scanf_float+0x186>
 8007530:	f1ba 0f00 	cmp.w	sl, #0
 8007534:	d10e      	bne.n	8007554 <_scanf_float+0x1c0>
 8007536:	f1b9 0f00 	cmp.w	r9, #0
 800753a:	d10e      	bne.n	800755a <_scanf_float+0x1c6>
 800753c:	6822      	ldr	r2, [r4, #0]
 800753e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007542:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007546:	d108      	bne.n	800755a <_scanf_float+0x1c6>
 8007548:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800754c:	6022      	str	r2, [r4, #0]
 800754e:	f04f 0a01 	mov.w	sl, #1
 8007552:	e7e3      	b.n	800751c <_scanf_float+0x188>
 8007554:	f1ba 0f02 	cmp.w	sl, #2
 8007558:	d055      	beq.n	8007606 <_scanf_float+0x272>
 800755a:	2d01      	cmp	r5, #1
 800755c:	d002      	beq.n	8007564 <_scanf_float+0x1d0>
 800755e:	2d04      	cmp	r5, #4
 8007560:	f47f af48 	bne.w	80073f4 <_scanf_float+0x60>
 8007564:	3501      	adds	r5, #1
 8007566:	b2ed      	uxtb	r5, r5
 8007568:	e7d8      	b.n	800751c <_scanf_float+0x188>
 800756a:	f1ba 0f01 	cmp.w	sl, #1
 800756e:	f47f af41 	bne.w	80073f4 <_scanf_float+0x60>
 8007572:	f04f 0a02 	mov.w	sl, #2
 8007576:	e7d1      	b.n	800751c <_scanf_float+0x188>
 8007578:	b97d      	cbnz	r5, 800759a <_scanf_float+0x206>
 800757a:	f1b9 0f00 	cmp.w	r9, #0
 800757e:	f47f af3c 	bne.w	80073fa <_scanf_float+0x66>
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007588:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800758c:	f47f af39 	bne.w	8007402 <_scanf_float+0x6e>
 8007590:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007594:	6022      	str	r2, [r4, #0]
 8007596:	2501      	movs	r5, #1
 8007598:	e7c0      	b.n	800751c <_scanf_float+0x188>
 800759a:	2d03      	cmp	r5, #3
 800759c:	d0e2      	beq.n	8007564 <_scanf_float+0x1d0>
 800759e:	2d05      	cmp	r5, #5
 80075a0:	e7de      	b.n	8007560 <_scanf_float+0x1cc>
 80075a2:	2d02      	cmp	r5, #2
 80075a4:	f47f af26 	bne.w	80073f4 <_scanf_float+0x60>
 80075a8:	2503      	movs	r5, #3
 80075aa:	e7b7      	b.n	800751c <_scanf_float+0x188>
 80075ac:	2d06      	cmp	r5, #6
 80075ae:	f47f af21 	bne.w	80073f4 <_scanf_float+0x60>
 80075b2:	2507      	movs	r5, #7
 80075b4:	e7b2      	b.n	800751c <_scanf_float+0x188>
 80075b6:	6822      	ldr	r2, [r4, #0]
 80075b8:	0591      	lsls	r1, r2, #22
 80075ba:	f57f af1b 	bpl.w	80073f4 <_scanf_float+0x60>
 80075be:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80075c2:	6022      	str	r2, [r4, #0]
 80075c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80075c8:	e7a8      	b.n	800751c <_scanf_float+0x188>
 80075ca:	6822      	ldr	r2, [r4, #0]
 80075cc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80075d0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80075d4:	d006      	beq.n	80075e4 <_scanf_float+0x250>
 80075d6:	0550      	lsls	r0, r2, #21
 80075d8:	f57f af0c 	bpl.w	80073f4 <_scanf_float+0x60>
 80075dc:	f1b9 0f00 	cmp.w	r9, #0
 80075e0:	f43f af0f 	beq.w	8007402 <_scanf_float+0x6e>
 80075e4:	0591      	lsls	r1, r2, #22
 80075e6:	bf58      	it	pl
 80075e8:	9901      	ldrpl	r1, [sp, #4]
 80075ea:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80075ee:	bf58      	it	pl
 80075f0:	eba9 0101 	subpl.w	r1, r9, r1
 80075f4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80075f8:	bf58      	it	pl
 80075fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80075fe:	6022      	str	r2, [r4, #0]
 8007600:	f04f 0900 	mov.w	r9, #0
 8007604:	e78a      	b.n	800751c <_scanf_float+0x188>
 8007606:	f04f 0a03 	mov.w	sl, #3
 800760a:	e787      	b.n	800751c <_scanf_float+0x188>
 800760c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007610:	4639      	mov	r1, r7
 8007612:	4640      	mov	r0, r8
 8007614:	4798      	blx	r3
 8007616:	2800      	cmp	r0, #0
 8007618:	f43f aedf 	beq.w	80073da <_scanf_float+0x46>
 800761c:	e6ea      	b.n	80073f4 <_scanf_float+0x60>
 800761e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007622:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007626:	463a      	mov	r2, r7
 8007628:	4640      	mov	r0, r8
 800762a:	4798      	blx	r3
 800762c:	6923      	ldr	r3, [r4, #16]
 800762e:	3b01      	subs	r3, #1
 8007630:	6123      	str	r3, [r4, #16]
 8007632:	e6ec      	b.n	800740e <_scanf_float+0x7a>
 8007634:	1e6b      	subs	r3, r5, #1
 8007636:	2b06      	cmp	r3, #6
 8007638:	d825      	bhi.n	8007686 <_scanf_float+0x2f2>
 800763a:	2d02      	cmp	r5, #2
 800763c:	d836      	bhi.n	80076ac <_scanf_float+0x318>
 800763e:	455e      	cmp	r6, fp
 8007640:	f67f aee8 	bls.w	8007414 <_scanf_float+0x80>
 8007644:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007648:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800764c:	463a      	mov	r2, r7
 800764e:	4640      	mov	r0, r8
 8007650:	4798      	blx	r3
 8007652:	6923      	ldr	r3, [r4, #16]
 8007654:	3b01      	subs	r3, #1
 8007656:	6123      	str	r3, [r4, #16]
 8007658:	e7f1      	b.n	800763e <_scanf_float+0x2aa>
 800765a:	9802      	ldr	r0, [sp, #8]
 800765c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007660:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007664:	9002      	str	r0, [sp, #8]
 8007666:	463a      	mov	r2, r7
 8007668:	4640      	mov	r0, r8
 800766a:	4798      	blx	r3
 800766c:	6923      	ldr	r3, [r4, #16]
 800766e:	3b01      	subs	r3, #1
 8007670:	6123      	str	r3, [r4, #16]
 8007672:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007676:	fa5f fa8a 	uxtb.w	sl, sl
 800767a:	f1ba 0f02 	cmp.w	sl, #2
 800767e:	d1ec      	bne.n	800765a <_scanf_float+0x2c6>
 8007680:	3d03      	subs	r5, #3
 8007682:	b2ed      	uxtb	r5, r5
 8007684:	1b76      	subs	r6, r6, r5
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	05da      	lsls	r2, r3, #23
 800768a:	d52f      	bpl.n	80076ec <_scanf_float+0x358>
 800768c:	055b      	lsls	r3, r3, #21
 800768e:	d510      	bpl.n	80076b2 <_scanf_float+0x31e>
 8007690:	455e      	cmp	r6, fp
 8007692:	f67f aebf 	bls.w	8007414 <_scanf_float+0x80>
 8007696:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800769a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800769e:	463a      	mov	r2, r7
 80076a0:	4640      	mov	r0, r8
 80076a2:	4798      	blx	r3
 80076a4:	6923      	ldr	r3, [r4, #16]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	6123      	str	r3, [r4, #16]
 80076aa:	e7f1      	b.n	8007690 <_scanf_float+0x2fc>
 80076ac:	46aa      	mov	sl, r5
 80076ae:	9602      	str	r6, [sp, #8]
 80076b0:	e7df      	b.n	8007672 <_scanf_float+0x2de>
 80076b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076b6:	6923      	ldr	r3, [r4, #16]
 80076b8:	2965      	cmp	r1, #101	; 0x65
 80076ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80076be:	f106 35ff 	add.w	r5, r6, #4294967295
 80076c2:	6123      	str	r3, [r4, #16]
 80076c4:	d00c      	beq.n	80076e0 <_scanf_float+0x34c>
 80076c6:	2945      	cmp	r1, #69	; 0x45
 80076c8:	d00a      	beq.n	80076e0 <_scanf_float+0x34c>
 80076ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076ce:	463a      	mov	r2, r7
 80076d0:	4640      	mov	r0, r8
 80076d2:	4798      	blx	r3
 80076d4:	6923      	ldr	r3, [r4, #16]
 80076d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076da:	3b01      	subs	r3, #1
 80076dc:	1eb5      	subs	r5, r6, #2
 80076de:	6123      	str	r3, [r4, #16]
 80076e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076e4:	463a      	mov	r2, r7
 80076e6:	4640      	mov	r0, r8
 80076e8:	4798      	blx	r3
 80076ea:	462e      	mov	r6, r5
 80076ec:	6825      	ldr	r5, [r4, #0]
 80076ee:	f015 0510 	ands.w	r5, r5, #16
 80076f2:	d14e      	bne.n	8007792 <_scanf_float+0x3fe>
 80076f4:	7035      	strb	r5, [r6, #0]
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80076fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007700:	d119      	bne.n	8007736 <_scanf_float+0x3a2>
 8007702:	9b01      	ldr	r3, [sp, #4]
 8007704:	454b      	cmp	r3, r9
 8007706:	eba3 0209 	sub.w	r2, r3, r9
 800770a:	d121      	bne.n	8007750 <_scanf_float+0x3bc>
 800770c:	2200      	movs	r2, #0
 800770e:	4659      	mov	r1, fp
 8007710:	4640      	mov	r0, r8
 8007712:	f000 fe53 	bl	80083bc <_strtod_r>
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	f012 0f02 	tst.w	r2, #2
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	d021      	beq.n	8007766 <_scanf_float+0x3d2>
 8007722:	9903      	ldr	r1, [sp, #12]
 8007724:	1d1a      	adds	r2, r3, #4
 8007726:	600a      	str	r2, [r1, #0]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	ed83 0b00 	vstr	d0, [r3]
 800772e:	68e3      	ldr	r3, [r4, #12]
 8007730:	3301      	adds	r3, #1
 8007732:	60e3      	str	r3, [r4, #12]
 8007734:	e66f      	b.n	8007416 <_scanf_float+0x82>
 8007736:	9b04      	ldr	r3, [sp, #16]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d0e7      	beq.n	800770c <_scanf_float+0x378>
 800773c:	9905      	ldr	r1, [sp, #20]
 800773e:	230a      	movs	r3, #10
 8007740:	462a      	mov	r2, r5
 8007742:	3101      	adds	r1, #1
 8007744:	4640      	mov	r0, r8
 8007746:	f000 fec1 	bl	80084cc <_strtol_r>
 800774a:	9b04      	ldr	r3, [sp, #16]
 800774c:	9e05      	ldr	r6, [sp, #20]
 800774e:	1ac2      	subs	r2, r0, r3
 8007750:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007754:	429e      	cmp	r6, r3
 8007756:	bf28      	it	cs
 8007758:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800775c:	490e      	ldr	r1, [pc, #56]	; (8007798 <_scanf_float+0x404>)
 800775e:	4630      	mov	r0, r6
 8007760:	f000 f83c 	bl	80077dc <siprintf>
 8007764:	e7d2      	b.n	800770c <_scanf_float+0x378>
 8007766:	9903      	ldr	r1, [sp, #12]
 8007768:	f012 0f04 	tst.w	r2, #4
 800776c:	f103 0204 	add.w	r2, r3, #4
 8007770:	600a      	str	r2, [r1, #0]
 8007772:	d1d9      	bne.n	8007728 <_scanf_float+0x394>
 8007774:	eeb4 0b40 	vcmp.f64	d0, d0
 8007778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800777c:	681e      	ldr	r6, [r3, #0]
 800777e:	d705      	bvc.n	800778c <_scanf_float+0x3f8>
 8007780:	4806      	ldr	r0, [pc, #24]	; (800779c <_scanf_float+0x408>)
 8007782:	f000 f825 	bl	80077d0 <nanf>
 8007786:	ed86 0a00 	vstr	s0, [r6]
 800778a:	e7d0      	b.n	800772e <_scanf_float+0x39a>
 800778c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007790:	e7f9      	b.n	8007786 <_scanf_float+0x3f2>
 8007792:	2500      	movs	r5, #0
 8007794:	e63f      	b.n	8007416 <_scanf_float+0x82>
 8007796:	bf00      	nop
 8007798:	0800b2e4 	.word	0x0800b2e4
 800779c:	0800b758 	.word	0x0800b758

080077a0 <iprintf>:
 80077a0:	b40f      	push	{r0, r1, r2, r3}
 80077a2:	4b0a      	ldr	r3, [pc, #40]	; (80077cc <iprintf+0x2c>)
 80077a4:	b513      	push	{r0, r1, r4, lr}
 80077a6:	681c      	ldr	r4, [r3, #0]
 80077a8:	b124      	cbz	r4, 80077b4 <iprintf+0x14>
 80077aa:	69a3      	ldr	r3, [r4, #24]
 80077ac:	b913      	cbnz	r3, 80077b4 <iprintf+0x14>
 80077ae:	4620      	mov	r0, r4
 80077b0:	f001 fce0 	bl	8009174 <__sinit>
 80077b4:	ab05      	add	r3, sp, #20
 80077b6:	9a04      	ldr	r2, [sp, #16]
 80077b8:	68a1      	ldr	r1, [r4, #8]
 80077ba:	9301      	str	r3, [sp, #4]
 80077bc:	4620      	mov	r0, r4
 80077be:	f003 f841 	bl	800a844 <_vfiprintf_r>
 80077c2:	b002      	add	sp, #8
 80077c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c8:	b004      	add	sp, #16
 80077ca:	4770      	bx	lr
 80077cc:	24000010 	.word	0x24000010

080077d0 <nanf>:
 80077d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80077d8 <nanf+0x8>
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	7fc00000 	.word	0x7fc00000

080077dc <siprintf>:
 80077dc:	b40e      	push	{r1, r2, r3}
 80077de:	b500      	push	{lr}
 80077e0:	b09c      	sub	sp, #112	; 0x70
 80077e2:	ab1d      	add	r3, sp, #116	; 0x74
 80077e4:	9002      	str	r0, [sp, #8]
 80077e6:	9006      	str	r0, [sp, #24]
 80077e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80077ec:	4809      	ldr	r0, [pc, #36]	; (8007814 <siprintf+0x38>)
 80077ee:	9107      	str	r1, [sp, #28]
 80077f0:	9104      	str	r1, [sp, #16]
 80077f2:	4909      	ldr	r1, [pc, #36]	; (8007818 <siprintf+0x3c>)
 80077f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077f8:	9105      	str	r1, [sp, #20]
 80077fa:	6800      	ldr	r0, [r0, #0]
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	a902      	add	r1, sp, #8
 8007800:	f002 fef6 	bl	800a5f0 <_svfiprintf_r>
 8007804:	9b02      	ldr	r3, [sp, #8]
 8007806:	2200      	movs	r2, #0
 8007808:	701a      	strb	r2, [r3, #0]
 800780a:	b01c      	add	sp, #112	; 0x70
 800780c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007810:	b003      	add	sp, #12
 8007812:	4770      	bx	lr
 8007814:	24000010 	.word	0x24000010
 8007818:	ffff0208 	.word	0xffff0208

0800781c <sulp>:
 800781c:	b570      	push	{r4, r5, r6, lr}
 800781e:	4604      	mov	r4, r0
 8007820:	460d      	mov	r5, r1
 8007822:	4616      	mov	r6, r2
 8007824:	ec45 4b10 	vmov	d0, r4, r5
 8007828:	f002 fc44 	bl	800a0b4 <__ulp>
 800782c:	b17e      	cbz	r6, 800784e <sulp+0x32>
 800782e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007832:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007836:	2b00      	cmp	r3, #0
 8007838:	dd09      	ble.n	800784e <sulp+0x32>
 800783a:	051b      	lsls	r3, r3, #20
 800783c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007840:	2000      	movs	r0, #0
 8007842:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007846:	ec41 0b17 	vmov	d7, r0, r1
 800784a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800784e:	bd70      	pop	{r4, r5, r6, pc}

08007850 <_strtod_l>:
 8007850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007854:	ed2d 8b0e 	vpush	{d8-d14}
 8007858:	b097      	sub	sp, #92	; 0x5c
 800785a:	461f      	mov	r7, r3
 800785c:	2300      	movs	r3, #0
 800785e:	9312      	str	r3, [sp, #72]	; 0x48
 8007860:	4ba1      	ldr	r3, [pc, #644]	; (8007ae8 <_strtod_l+0x298>)
 8007862:	920d      	str	r2, [sp, #52]	; 0x34
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	4604      	mov	r4, r0
 800786a:	4618      	mov	r0, r3
 800786c:	468b      	mov	fp, r1
 800786e:	f7f8 fd37 	bl	80002e0 <strlen>
 8007872:	f04f 0800 	mov.w	r8, #0
 8007876:	4605      	mov	r5, r0
 8007878:	f04f 0900 	mov.w	r9, #0
 800787c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007880:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007882:	7813      	ldrb	r3, [r2, #0]
 8007884:	2b2b      	cmp	r3, #43	; 0x2b
 8007886:	d04d      	beq.n	8007924 <_strtod_l+0xd4>
 8007888:	d83a      	bhi.n	8007900 <_strtod_l+0xb0>
 800788a:	2b0d      	cmp	r3, #13
 800788c:	d833      	bhi.n	80078f6 <_strtod_l+0xa6>
 800788e:	2b08      	cmp	r3, #8
 8007890:	d833      	bhi.n	80078fa <_strtod_l+0xaa>
 8007892:	2b00      	cmp	r3, #0
 8007894:	d03d      	beq.n	8007912 <_strtod_l+0xc2>
 8007896:	2300      	movs	r3, #0
 8007898:	9308      	str	r3, [sp, #32]
 800789a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800789c:	7833      	ldrb	r3, [r6, #0]
 800789e:	2b30      	cmp	r3, #48	; 0x30
 80078a0:	f040 80b0 	bne.w	8007a04 <_strtod_l+0x1b4>
 80078a4:	7873      	ldrb	r3, [r6, #1]
 80078a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80078aa:	2b58      	cmp	r3, #88	; 0x58
 80078ac:	d167      	bne.n	800797e <_strtod_l+0x12e>
 80078ae:	9b08      	ldr	r3, [sp, #32]
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	ab12      	add	r3, sp, #72	; 0x48
 80078b4:	9702      	str	r7, [sp, #8]
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	4a8c      	ldr	r2, [pc, #560]	; (8007aec <_strtod_l+0x29c>)
 80078ba:	ab13      	add	r3, sp, #76	; 0x4c
 80078bc:	a911      	add	r1, sp, #68	; 0x44
 80078be:	4620      	mov	r0, r4
 80078c0:	f001 fd5c 	bl	800937c <__gethex>
 80078c4:	f010 0507 	ands.w	r5, r0, #7
 80078c8:	4607      	mov	r7, r0
 80078ca:	d005      	beq.n	80078d8 <_strtod_l+0x88>
 80078cc:	2d06      	cmp	r5, #6
 80078ce:	d12b      	bne.n	8007928 <_strtod_l+0xd8>
 80078d0:	3601      	adds	r6, #1
 80078d2:	2300      	movs	r3, #0
 80078d4:	9611      	str	r6, [sp, #68]	; 0x44
 80078d6:	9308      	str	r3, [sp, #32]
 80078d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f040 854e 	bne.w	800837c <_strtod_l+0xb2c>
 80078e0:	9b08      	ldr	r3, [sp, #32]
 80078e2:	b1e3      	cbz	r3, 800791e <_strtod_l+0xce>
 80078e4:	ec49 8b17 	vmov	d7, r8, r9
 80078e8:	eeb1 0b47 	vneg.f64	d0, d7
 80078ec:	b017      	add	sp, #92	; 0x5c
 80078ee:	ecbd 8b0e 	vpop	{d8-d14}
 80078f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	d1cd      	bne.n	8007896 <_strtod_l+0x46>
 80078fa:	3201      	adds	r2, #1
 80078fc:	9211      	str	r2, [sp, #68]	; 0x44
 80078fe:	e7bf      	b.n	8007880 <_strtod_l+0x30>
 8007900:	2b2d      	cmp	r3, #45	; 0x2d
 8007902:	d1c8      	bne.n	8007896 <_strtod_l+0x46>
 8007904:	2301      	movs	r3, #1
 8007906:	9308      	str	r3, [sp, #32]
 8007908:	1c53      	adds	r3, r2, #1
 800790a:	9311      	str	r3, [sp, #68]	; 0x44
 800790c:	7853      	ldrb	r3, [r2, #1]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1c3      	bne.n	800789a <_strtod_l+0x4a>
 8007912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007914:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007918:	2b00      	cmp	r3, #0
 800791a:	f040 852d 	bne.w	8008378 <_strtod_l+0xb28>
 800791e:	ec49 8b10 	vmov	d0, r8, r9
 8007922:	e7e3      	b.n	80078ec <_strtod_l+0x9c>
 8007924:	2300      	movs	r3, #0
 8007926:	e7ee      	b.n	8007906 <_strtod_l+0xb6>
 8007928:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800792a:	b13a      	cbz	r2, 800793c <_strtod_l+0xec>
 800792c:	2135      	movs	r1, #53	; 0x35
 800792e:	a814      	add	r0, sp, #80	; 0x50
 8007930:	f002 fcc8 	bl	800a2c4 <__copybits>
 8007934:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007936:	4620      	mov	r0, r4
 8007938:	f002 f88a 	bl	8009a50 <_Bfree>
 800793c:	3d01      	subs	r5, #1
 800793e:	2d04      	cmp	r5, #4
 8007940:	d806      	bhi.n	8007950 <_strtod_l+0x100>
 8007942:	e8df f005 	tbb	[pc, r5]
 8007946:	030a      	.short	0x030a
 8007948:	1714      	.short	0x1714
 800794a:	0a          	.byte	0x0a
 800794b:	00          	.byte	0x00
 800794c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8007950:	073f      	lsls	r7, r7, #28
 8007952:	d5c1      	bpl.n	80078d8 <_strtod_l+0x88>
 8007954:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007958:	e7be      	b.n	80078d8 <_strtod_l+0x88>
 800795a:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800795e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007960:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007964:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007968:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800796c:	e7f0      	b.n	8007950 <_strtod_l+0x100>
 800796e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8007af0 <_strtod_l+0x2a0>
 8007972:	e7ed      	b.n	8007950 <_strtod_l+0x100>
 8007974:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007978:	f04f 38ff 	mov.w	r8, #4294967295
 800797c:	e7e8      	b.n	8007950 <_strtod_l+0x100>
 800797e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007980:	1c5a      	adds	r2, r3, #1
 8007982:	9211      	str	r2, [sp, #68]	; 0x44
 8007984:	785b      	ldrb	r3, [r3, #1]
 8007986:	2b30      	cmp	r3, #48	; 0x30
 8007988:	d0f9      	beq.n	800797e <_strtod_l+0x12e>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0a4      	beq.n	80078d8 <_strtod_l+0x88>
 800798e:	2301      	movs	r3, #1
 8007990:	f04f 0a00 	mov.w	sl, #0
 8007994:	9304      	str	r3, [sp, #16]
 8007996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007998:	930a      	str	r3, [sp, #40]	; 0x28
 800799a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800799e:	f8cd a018 	str.w	sl, [sp, #24]
 80079a2:	220a      	movs	r2, #10
 80079a4:	9811      	ldr	r0, [sp, #68]	; 0x44
 80079a6:	7807      	ldrb	r7, [r0, #0]
 80079a8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80079ac:	b2d9      	uxtb	r1, r3
 80079ae:	2909      	cmp	r1, #9
 80079b0:	d92a      	bls.n	8007a08 <_strtod_l+0x1b8>
 80079b2:	9907      	ldr	r1, [sp, #28]
 80079b4:	462a      	mov	r2, r5
 80079b6:	f003 f8d2 	bl	800ab5e <strncmp>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d033      	beq.n	8007a26 <_strtod_l+0x1d6>
 80079be:	2000      	movs	r0, #0
 80079c0:	9b06      	ldr	r3, [sp, #24]
 80079c2:	463a      	mov	r2, r7
 80079c4:	4601      	mov	r1, r0
 80079c6:	4607      	mov	r7, r0
 80079c8:	2a65      	cmp	r2, #101	; 0x65
 80079ca:	d001      	beq.n	80079d0 <_strtod_l+0x180>
 80079cc:	2a45      	cmp	r2, #69	; 0x45
 80079ce:	d117      	bne.n	8007a00 <_strtod_l+0x1b0>
 80079d0:	b91b      	cbnz	r3, 80079da <_strtod_l+0x18a>
 80079d2:	9b04      	ldr	r3, [sp, #16]
 80079d4:	4303      	orrs	r3, r0
 80079d6:	d09c      	beq.n	8007912 <_strtod_l+0xc2>
 80079d8:	2300      	movs	r3, #0
 80079da:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80079de:	f10b 0201 	add.w	r2, fp, #1
 80079e2:	9211      	str	r2, [sp, #68]	; 0x44
 80079e4:	f89b 2001 	ldrb.w	r2, [fp, #1]
 80079e8:	2a2b      	cmp	r2, #43	; 0x2b
 80079ea:	d071      	beq.n	8007ad0 <_strtod_l+0x280>
 80079ec:	2a2d      	cmp	r2, #45	; 0x2d
 80079ee:	d077      	beq.n	8007ae0 <_strtod_l+0x290>
 80079f0:	f04f 0e00 	mov.w	lr, #0
 80079f4:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80079f8:	2d09      	cmp	r5, #9
 80079fa:	d97f      	bls.n	8007afc <_strtod_l+0x2ac>
 80079fc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007a00:	2500      	movs	r5, #0
 8007a02:	e09b      	b.n	8007b3c <_strtod_l+0x2ec>
 8007a04:	2300      	movs	r3, #0
 8007a06:	e7c3      	b.n	8007990 <_strtod_l+0x140>
 8007a08:	9906      	ldr	r1, [sp, #24]
 8007a0a:	2908      	cmp	r1, #8
 8007a0c:	bfdd      	ittte	le
 8007a0e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007a10:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a14:	9309      	strle	r3, [sp, #36]	; 0x24
 8007a16:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007a1a:	9b06      	ldr	r3, [sp, #24]
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	3301      	adds	r3, #1
 8007a20:	9306      	str	r3, [sp, #24]
 8007a22:	9011      	str	r0, [sp, #68]	; 0x44
 8007a24:	e7be      	b.n	80079a4 <_strtod_l+0x154>
 8007a26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a28:	195a      	adds	r2, r3, r5
 8007a2a:	9211      	str	r2, [sp, #68]	; 0x44
 8007a2c:	5d5a      	ldrb	r2, [r3, r5]
 8007a2e:	9b06      	ldr	r3, [sp, #24]
 8007a30:	b3a3      	cbz	r3, 8007a9c <_strtod_l+0x24c>
 8007a32:	4607      	mov	r7, r0
 8007a34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007a38:	2909      	cmp	r1, #9
 8007a3a:	d912      	bls.n	8007a62 <_strtod_l+0x212>
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	e7c3      	b.n	80079c8 <_strtod_l+0x178>
 8007a40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a42:	1c5a      	adds	r2, r3, #1
 8007a44:	9211      	str	r2, [sp, #68]	; 0x44
 8007a46:	785a      	ldrb	r2, [r3, #1]
 8007a48:	3001      	adds	r0, #1
 8007a4a:	2a30      	cmp	r2, #48	; 0x30
 8007a4c:	d0f8      	beq.n	8007a40 <_strtod_l+0x1f0>
 8007a4e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007a52:	2b08      	cmp	r3, #8
 8007a54:	f200 8497 	bhi.w	8008386 <_strtod_l+0xb36>
 8007a58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a5c:	4607      	mov	r7, r0
 8007a5e:	2000      	movs	r0, #0
 8007a60:	4603      	mov	r3, r0
 8007a62:	3a30      	subs	r2, #48	; 0x30
 8007a64:	f100 0101 	add.w	r1, r0, #1
 8007a68:	d012      	beq.n	8007a90 <_strtod_l+0x240>
 8007a6a:	440f      	add	r7, r1
 8007a6c:	eb00 0c03 	add.w	ip, r0, r3
 8007a70:	4619      	mov	r1, r3
 8007a72:	250a      	movs	r5, #10
 8007a74:	4561      	cmp	r1, ip
 8007a76:	d113      	bne.n	8007aa0 <_strtod_l+0x250>
 8007a78:	1819      	adds	r1, r3, r0
 8007a7a:	2908      	cmp	r1, #8
 8007a7c:	f103 0301 	add.w	r3, r3, #1
 8007a80:	4403      	add	r3, r0
 8007a82:	dc1c      	bgt.n	8007abe <_strtod_l+0x26e>
 8007a84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a86:	210a      	movs	r1, #10
 8007a88:	fb01 2200 	mla	r2, r1, r0, r2
 8007a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a8e:	2100      	movs	r1, #0
 8007a90:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007a92:	1c50      	adds	r0, r2, #1
 8007a94:	9011      	str	r0, [sp, #68]	; 0x44
 8007a96:	7852      	ldrb	r2, [r2, #1]
 8007a98:	4608      	mov	r0, r1
 8007a9a:	e7cb      	b.n	8007a34 <_strtod_l+0x1e4>
 8007a9c:	9806      	ldr	r0, [sp, #24]
 8007a9e:	e7d4      	b.n	8007a4a <_strtod_l+0x1fa>
 8007aa0:	2908      	cmp	r1, #8
 8007aa2:	dc04      	bgt.n	8007aae <_strtod_l+0x25e>
 8007aa4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007aa6:	436e      	muls	r6, r5
 8007aa8:	9609      	str	r6, [sp, #36]	; 0x24
 8007aaa:	3101      	adds	r1, #1
 8007aac:	e7e2      	b.n	8007a74 <_strtod_l+0x224>
 8007aae:	f101 0e01 	add.w	lr, r1, #1
 8007ab2:	f1be 0f10 	cmp.w	lr, #16
 8007ab6:	bfd8      	it	le
 8007ab8:	fb05 fa0a 	mulle.w	sl, r5, sl
 8007abc:	e7f5      	b.n	8007aaa <_strtod_l+0x25a>
 8007abe:	2b10      	cmp	r3, #16
 8007ac0:	bfdc      	itt	le
 8007ac2:	210a      	movle	r1, #10
 8007ac4:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8007ac8:	e7e1      	b.n	8007a8e <_strtod_l+0x23e>
 8007aca:	2700      	movs	r7, #0
 8007acc:	2101      	movs	r1, #1
 8007ace:	e780      	b.n	80079d2 <_strtod_l+0x182>
 8007ad0:	f04f 0e00 	mov.w	lr, #0
 8007ad4:	f10b 0202 	add.w	r2, fp, #2
 8007ad8:	9211      	str	r2, [sp, #68]	; 0x44
 8007ada:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8007ade:	e789      	b.n	80079f4 <_strtod_l+0x1a4>
 8007ae0:	f04f 0e01 	mov.w	lr, #1
 8007ae4:	e7f6      	b.n	8007ad4 <_strtod_l+0x284>
 8007ae6:	bf00      	nop
 8007ae8:	0800b59c 	.word	0x0800b59c
 8007aec:	0800b2ec 	.word	0x0800b2ec
 8007af0:	7ff00000 	.word	0x7ff00000
 8007af4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007af6:	1c55      	adds	r5, r2, #1
 8007af8:	9511      	str	r5, [sp, #68]	; 0x44
 8007afa:	7852      	ldrb	r2, [r2, #1]
 8007afc:	2a30      	cmp	r2, #48	; 0x30
 8007afe:	d0f9      	beq.n	8007af4 <_strtod_l+0x2a4>
 8007b00:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8007b04:	2d08      	cmp	r5, #8
 8007b06:	f63f af7b 	bhi.w	8007a00 <_strtod_l+0x1b0>
 8007b0a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007b0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007b10:	9207      	str	r2, [sp, #28]
 8007b12:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007b14:	1c55      	adds	r5, r2, #1
 8007b16:	9511      	str	r5, [sp, #68]	; 0x44
 8007b18:	7852      	ldrb	r2, [r2, #1]
 8007b1a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007b1e:	2e09      	cmp	r6, #9
 8007b20:	d937      	bls.n	8007b92 <_strtod_l+0x342>
 8007b22:	9e07      	ldr	r6, [sp, #28]
 8007b24:	1bad      	subs	r5, r5, r6
 8007b26:	2d08      	cmp	r5, #8
 8007b28:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007b2c:	dc02      	bgt.n	8007b34 <_strtod_l+0x2e4>
 8007b2e:	4565      	cmp	r5, ip
 8007b30:	bfa8      	it	ge
 8007b32:	4665      	movge	r5, ip
 8007b34:	f1be 0f00 	cmp.w	lr, #0
 8007b38:	d000      	beq.n	8007b3c <_strtod_l+0x2ec>
 8007b3a:	426d      	negs	r5, r5
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d14d      	bne.n	8007bdc <_strtod_l+0x38c>
 8007b40:	9b04      	ldr	r3, [sp, #16]
 8007b42:	4303      	orrs	r3, r0
 8007b44:	f47f aec8 	bne.w	80078d8 <_strtod_l+0x88>
 8007b48:	2900      	cmp	r1, #0
 8007b4a:	f47f aee2 	bne.w	8007912 <_strtod_l+0xc2>
 8007b4e:	2a69      	cmp	r2, #105	; 0x69
 8007b50:	d027      	beq.n	8007ba2 <_strtod_l+0x352>
 8007b52:	dc24      	bgt.n	8007b9e <_strtod_l+0x34e>
 8007b54:	2a49      	cmp	r2, #73	; 0x49
 8007b56:	d024      	beq.n	8007ba2 <_strtod_l+0x352>
 8007b58:	2a4e      	cmp	r2, #78	; 0x4e
 8007b5a:	f47f aeda 	bne.w	8007912 <_strtod_l+0xc2>
 8007b5e:	4996      	ldr	r1, [pc, #600]	; (8007db8 <_strtod_l+0x568>)
 8007b60:	a811      	add	r0, sp, #68	; 0x44
 8007b62:	f001 fe63 	bl	800982c <__match>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f43f aed3 	beq.w	8007912 <_strtod_l+0xc2>
 8007b6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	2b28      	cmp	r3, #40	; 0x28
 8007b72:	d12d      	bne.n	8007bd0 <_strtod_l+0x380>
 8007b74:	4991      	ldr	r1, [pc, #580]	; (8007dbc <_strtod_l+0x56c>)
 8007b76:	aa14      	add	r2, sp, #80	; 0x50
 8007b78:	a811      	add	r0, sp, #68	; 0x44
 8007b7a:	f001 fe6b 	bl	8009854 <__hexnan>
 8007b7e:	2805      	cmp	r0, #5
 8007b80:	d126      	bne.n	8007bd0 <_strtod_l+0x380>
 8007b82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b84:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007b88:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007b8c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007b90:	e6a2      	b.n	80078d8 <_strtod_l+0x88>
 8007b92:	250a      	movs	r5, #10
 8007b94:	fb05 250c 	mla	r5, r5, ip, r2
 8007b98:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8007b9c:	e7b9      	b.n	8007b12 <_strtod_l+0x2c2>
 8007b9e:	2a6e      	cmp	r2, #110	; 0x6e
 8007ba0:	e7db      	b.n	8007b5a <_strtod_l+0x30a>
 8007ba2:	4987      	ldr	r1, [pc, #540]	; (8007dc0 <_strtod_l+0x570>)
 8007ba4:	a811      	add	r0, sp, #68	; 0x44
 8007ba6:	f001 fe41 	bl	800982c <__match>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	f43f aeb1 	beq.w	8007912 <_strtod_l+0xc2>
 8007bb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bb2:	4984      	ldr	r1, [pc, #528]	; (8007dc4 <_strtod_l+0x574>)
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	a811      	add	r0, sp, #68	; 0x44
 8007bb8:	9311      	str	r3, [sp, #68]	; 0x44
 8007bba:	f001 fe37 	bl	800982c <__match>
 8007bbe:	b910      	cbnz	r0, 8007bc6 <_strtod_l+0x376>
 8007bc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	9311      	str	r3, [sp, #68]	; 0x44
 8007bc6:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8007dd8 <_strtod_l+0x588>
 8007bca:	f04f 0800 	mov.w	r8, #0
 8007bce:	e683      	b.n	80078d8 <_strtod_l+0x88>
 8007bd0:	487d      	ldr	r0, [pc, #500]	; (8007dc8 <_strtod_l+0x578>)
 8007bd2:	f002 ff69 	bl	800aaa8 <nan>
 8007bd6:	ec59 8b10 	vmov	r8, r9, d0
 8007bda:	e67d      	b.n	80078d8 <_strtod_l+0x88>
 8007bdc:	1bea      	subs	r2, r5, r7
 8007bde:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8007be2:	9207      	str	r2, [sp, #28]
 8007be4:	9a06      	ldr	r2, [sp, #24]
 8007be6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007bea:	2a00      	cmp	r2, #0
 8007bec:	bf08      	it	eq
 8007bee:	461a      	moveq	r2, r3
 8007bf0:	2b10      	cmp	r3, #16
 8007bf2:	9206      	str	r2, [sp, #24]
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	bfa8      	it	ge
 8007bf8:	2210      	movge	r2, #16
 8007bfa:	2b09      	cmp	r3, #9
 8007bfc:	ec59 8b17 	vmov	r8, r9, d7
 8007c00:	dd0c      	ble.n	8007c1c <_strtod_l+0x3cc>
 8007c02:	4972      	ldr	r1, [pc, #456]	; (8007dcc <_strtod_l+0x57c>)
 8007c04:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007c08:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8007c0c:	ee06 aa90 	vmov	s13, sl
 8007c10:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8007c14:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007c18:	ec59 8b16 	vmov	r8, r9, d6
 8007c1c:	2b0f      	cmp	r3, #15
 8007c1e:	dc36      	bgt.n	8007c8e <_strtod_l+0x43e>
 8007c20:	9907      	ldr	r1, [sp, #28]
 8007c22:	2900      	cmp	r1, #0
 8007c24:	f43f ae58 	beq.w	80078d8 <_strtod_l+0x88>
 8007c28:	dd23      	ble.n	8007c72 <_strtod_l+0x422>
 8007c2a:	2916      	cmp	r1, #22
 8007c2c:	dc0b      	bgt.n	8007c46 <_strtod_l+0x3f6>
 8007c2e:	4b67      	ldr	r3, [pc, #412]	; (8007dcc <_strtod_l+0x57c>)
 8007c30:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007c34:	ed93 7b00 	vldr	d7, [r3]
 8007c38:	ec49 8b16 	vmov	d6, r8, r9
 8007c3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c40:	ec59 8b17 	vmov	r8, r9, d7
 8007c44:	e648      	b.n	80078d8 <_strtod_l+0x88>
 8007c46:	9807      	ldr	r0, [sp, #28]
 8007c48:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8007c4c:	4281      	cmp	r1, r0
 8007c4e:	db1e      	blt.n	8007c8e <_strtod_l+0x43e>
 8007c50:	4a5e      	ldr	r2, [pc, #376]	; (8007dcc <_strtod_l+0x57c>)
 8007c52:	f1c3 030f 	rsb	r3, r3, #15
 8007c56:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007c5a:	ed91 7b00 	vldr	d7, [r1]
 8007c5e:	ec49 8b16 	vmov	d6, r8, r9
 8007c62:	1ac3      	subs	r3, r0, r3
 8007c64:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007c68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c6c:	ed92 6b00 	vldr	d6, [r2]
 8007c70:	e7e4      	b.n	8007c3c <_strtod_l+0x3ec>
 8007c72:	9907      	ldr	r1, [sp, #28]
 8007c74:	3116      	adds	r1, #22
 8007c76:	db0a      	blt.n	8007c8e <_strtod_l+0x43e>
 8007c78:	4b54      	ldr	r3, [pc, #336]	; (8007dcc <_strtod_l+0x57c>)
 8007c7a:	1b7d      	subs	r5, r7, r5
 8007c7c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007c80:	ed95 7b00 	vldr	d7, [r5]
 8007c84:	ec49 8b16 	vmov	d6, r8, r9
 8007c88:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007c8c:	e7d8      	b.n	8007c40 <_strtod_l+0x3f0>
 8007c8e:	9907      	ldr	r1, [sp, #28]
 8007c90:	1a9a      	subs	r2, r3, r2
 8007c92:	440a      	add	r2, r1
 8007c94:	2a00      	cmp	r2, #0
 8007c96:	dd6f      	ble.n	8007d78 <_strtod_l+0x528>
 8007c98:	f012 000f 	ands.w	r0, r2, #15
 8007c9c:	d00a      	beq.n	8007cb4 <_strtod_l+0x464>
 8007c9e:	494b      	ldr	r1, [pc, #300]	; (8007dcc <_strtod_l+0x57c>)
 8007ca0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007ca4:	ed91 7b00 	vldr	d7, [r1]
 8007ca8:	ec49 8b16 	vmov	d6, r8, r9
 8007cac:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007cb0:	ec59 8b17 	vmov	r8, r9, d7
 8007cb4:	f032 020f 	bics.w	r2, r2, #15
 8007cb8:	d04f      	beq.n	8007d5a <_strtod_l+0x50a>
 8007cba:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8007cbe:	dd22      	ble.n	8007d06 <_strtod_l+0x4b6>
 8007cc0:	2500      	movs	r5, #0
 8007cc2:	462e      	mov	r6, r5
 8007cc4:	9506      	str	r5, [sp, #24]
 8007cc6:	462f      	mov	r7, r5
 8007cc8:	2322      	movs	r3, #34	; 0x22
 8007cca:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8007dd8 <_strtod_l+0x588>
 8007cce:	6023      	str	r3, [r4, #0]
 8007cd0:	f04f 0800 	mov.w	r8, #0
 8007cd4:	9b06      	ldr	r3, [sp, #24]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f43f adfe 	beq.w	80078d8 <_strtod_l+0x88>
 8007cdc:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f001 feb6 	bl	8009a50 <_Bfree>
 8007ce4:	4639      	mov	r1, r7
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f001 feb2 	bl	8009a50 <_Bfree>
 8007cec:	4631      	mov	r1, r6
 8007cee:	4620      	mov	r0, r4
 8007cf0:	f001 feae 	bl	8009a50 <_Bfree>
 8007cf4:	9906      	ldr	r1, [sp, #24]
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f001 feaa 	bl	8009a50 <_Bfree>
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f001 fea6 	bl	8009a50 <_Bfree>
 8007d04:	e5e8      	b.n	80078d8 <_strtod_l+0x88>
 8007d06:	2000      	movs	r0, #0
 8007d08:	ec49 8b17 	vmov	d7, r8, r9
 8007d0c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8007dd0 <_strtod_l+0x580>
 8007d10:	1112      	asrs	r2, r2, #4
 8007d12:	4601      	mov	r1, r0
 8007d14:	2a01      	cmp	r2, #1
 8007d16:	dc23      	bgt.n	8007d60 <_strtod_l+0x510>
 8007d18:	b108      	cbz	r0, 8007d1e <_strtod_l+0x4ce>
 8007d1a:	ec59 8b17 	vmov	r8, r9, d7
 8007d1e:	4a2c      	ldr	r2, [pc, #176]	; (8007dd0 <_strtod_l+0x580>)
 8007d20:	482c      	ldr	r0, [pc, #176]	; (8007dd4 <_strtod_l+0x584>)
 8007d22:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007d26:	ed92 7b00 	vldr	d7, [r2]
 8007d2a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007d2e:	ec49 8b16 	vmov	d6, r8, r9
 8007d32:	4a29      	ldr	r2, [pc, #164]	; (8007dd8 <_strtod_l+0x588>)
 8007d34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007d38:	ee17 1a90 	vmov	r1, s15
 8007d3c:	400a      	ands	r2, r1
 8007d3e:	4282      	cmp	r2, r0
 8007d40:	ec59 8b17 	vmov	r8, r9, d7
 8007d44:	d8bc      	bhi.n	8007cc0 <_strtod_l+0x470>
 8007d46:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8007d4a:	4282      	cmp	r2, r0
 8007d4c:	bf86      	itte	hi
 8007d4e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8007ddc <_strtod_l+0x58c>
 8007d52:	f04f 38ff 	movhi.w	r8, #4294967295
 8007d56:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	9204      	str	r2, [sp, #16]
 8007d5e:	e078      	b.n	8007e52 <_strtod_l+0x602>
 8007d60:	07d6      	lsls	r6, r2, #31
 8007d62:	d504      	bpl.n	8007d6e <_strtod_l+0x51e>
 8007d64:	ed9c 6b00 	vldr	d6, [ip]
 8007d68:	2001      	movs	r0, #1
 8007d6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007d6e:	3101      	adds	r1, #1
 8007d70:	1052      	asrs	r2, r2, #1
 8007d72:	f10c 0c08 	add.w	ip, ip, #8
 8007d76:	e7cd      	b.n	8007d14 <_strtod_l+0x4c4>
 8007d78:	d0ef      	beq.n	8007d5a <_strtod_l+0x50a>
 8007d7a:	4252      	negs	r2, r2
 8007d7c:	f012 000f 	ands.w	r0, r2, #15
 8007d80:	d00a      	beq.n	8007d98 <_strtod_l+0x548>
 8007d82:	4912      	ldr	r1, [pc, #72]	; (8007dcc <_strtod_l+0x57c>)
 8007d84:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007d88:	ed91 7b00 	vldr	d7, [r1]
 8007d8c:	ec49 8b16 	vmov	d6, r8, r9
 8007d90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007d94:	ec59 8b17 	vmov	r8, r9, d7
 8007d98:	1112      	asrs	r2, r2, #4
 8007d9a:	d0de      	beq.n	8007d5a <_strtod_l+0x50a>
 8007d9c:	2a1f      	cmp	r2, #31
 8007d9e:	dd1f      	ble.n	8007de0 <_strtod_l+0x590>
 8007da0:	2500      	movs	r5, #0
 8007da2:	462e      	mov	r6, r5
 8007da4:	9506      	str	r5, [sp, #24]
 8007da6:	462f      	mov	r7, r5
 8007da8:	2322      	movs	r3, #34	; 0x22
 8007daa:	f04f 0800 	mov.w	r8, #0
 8007dae:	f04f 0900 	mov.w	r9, #0
 8007db2:	6023      	str	r3, [r4, #0]
 8007db4:	e78e      	b.n	8007cd4 <_strtod_l+0x484>
 8007db6:	bf00      	nop
 8007db8:	0800b2bd 	.word	0x0800b2bd
 8007dbc:	0800b300 	.word	0x0800b300
 8007dc0:	0800b2b5 	.word	0x0800b2b5
 8007dc4:	0800b444 	.word	0x0800b444
 8007dc8:	0800b758 	.word	0x0800b758
 8007dcc:	0800b638 	.word	0x0800b638
 8007dd0:	0800b610 	.word	0x0800b610
 8007dd4:	7ca00000 	.word	0x7ca00000
 8007dd8:	7ff00000 	.word	0x7ff00000
 8007ddc:	7fefffff 	.word	0x7fefffff
 8007de0:	f012 0110 	ands.w	r1, r2, #16
 8007de4:	bf18      	it	ne
 8007de6:	216a      	movne	r1, #106	; 0x6a
 8007de8:	9104      	str	r1, [sp, #16]
 8007dea:	ec49 8b17 	vmov	d7, r8, r9
 8007dee:	49be      	ldr	r1, [pc, #760]	; (80080e8 <_strtod_l+0x898>)
 8007df0:	2000      	movs	r0, #0
 8007df2:	07d6      	lsls	r6, r2, #31
 8007df4:	d504      	bpl.n	8007e00 <_strtod_l+0x5b0>
 8007df6:	ed91 6b00 	vldr	d6, [r1]
 8007dfa:	2001      	movs	r0, #1
 8007dfc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e00:	1052      	asrs	r2, r2, #1
 8007e02:	f101 0108 	add.w	r1, r1, #8
 8007e06:	d1f4      	bne.n	8007df2 <_strtod_l+0x5a2>
 8007e08:	b108      	cbz	r0, 8007e0e <_strtod_l+0x5be>
 8007e0a:	ec59 8b17 	vmov	r8, r9, d7
 8007e0e:	9a04      	ldr	r2, [sp, #16]
 8007e10:	b1c2      	cbz	r2, 8007e44 <_strtod_l+0x5f4>
 8007e12:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8007e16:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8007e1a:	2a00      	cmp	r2, #0
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	dd11      	ble.n	8007e44 <_strtod_l+0x5f4>
 8007e20:	2a1f      	cmp	r2, #31
 8007e22:	f340 812e 	ble.w	8008082 <_strtod_l+0x832>
 8007e26:	2a34      	cmp	r2, #52	; 0x34
 8007e28:	bfde      	ittt	le
 8007e2a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8007e2e:	f04f 32ff 	movle.w	r2, #4294967295
 8007e32:	fa02 f101 	lslle.w	r1, r2, r1
 8007e36:	f04f 0800 	mov.w	r8, #0
 8007e3a:	bfcc      	ite	gt
 8007e3c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007e40:	ea01 0900 	andle.w	r9, r1, r0
 8007e44:	ec49 8b17 	vmov	d7, r8, r9
 8007e48:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e50:	d0a6      	beq.n	8007da0 <_strtod_l+0x550>
 8007e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e54:	9200      	str	r2, [sp, #0]
 8007e56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007e58:	9a06      	ldr	r2, [sp, #24]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f001 fe60 	bl	8009b20 <__s2b>
 8007e60:	9006      	str	r0, [sp, #24]
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f43f af2c 	beq.w	8007cc0 <_strtod_l+0x470>
 8007e68:	9b07      	ldr	r3, [sp, #28]
 8007e6a:	1b7d      	subs	r5, r7, r5
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	bfb4      	ite	lt
 8007e70:	462b      	movlt	r3, r5
 8007e72:	2300      	movge	r3, #0
 8007e74:	9309      	str	r3, [sp, #36]	; 0x24
 8007e76:	9b07      	ldr	r3, [sp, #28]
 8007e78:	ed9f 9b93 	vldr	d9, [pc, #588]	; 80080c8 <_strtod_l+0x878>
 8007e7c:	ed9f ab94 	vldr	d10, [pc, #592]	; 80080d0 <_strtod_l+0x880>
 8007e80:	ed9f bb95 	vldr	d11, [pc, #596]	; 80080d8 <_strtod_l+0x888>
 8007e84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007e88:	2500      	movs	r5, #0
 8007e8a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e8c:	462e      	mov	r6, r5
 8007e8e:	9b06      	ldr	r3, [sp, #24]
 8007e90:	4620      	mov	r0, r4
 8007e92:	6859      	ldr	r1, [r3, #4]
 8007e94:	f001 fd9c 	bl	80099d0 <_Balloc>
 8007e98:	4607      	mov	r7, r0
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	f43f af14 	beq.w	8007cc8 <_strtod_l+0x478>
 8007ea0:	9b06      	ldr	r3, [sp, #24]
 8007ea2:	691a      	ldr	r2, [r3, #16]
 8007ea4:	3202      	adds	r2, #2
 8007ea6:	f103 010c 	add.w	r1, r3, #12
 8007eaa:	0092      	lsls	r2, r2, #2
 8007eac:	300c      	adds	r0, #12
 8007eae:	f7fe fe19 	bl	8006ae4 <memcpy>
 8007eb2:	ec49 8b10 	vmov	d0, r8, r9
 8007eb6:	aa14      	add	r2, sp, #80	; 0x50
 8007eb8:	a913      	add	r1, sp, #76	; 0x4c
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f002 f976 	bl	800a1ac <__d2b>
 8007ec0:	ec49 8b18 	vmov	d8, r8, r9
 8007ec4:	9012      	str	r0, [sp, #72]	; 0x48
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f43f aefe 	beq.w	8007cc8 <_strtod_l+0x478>
 8007ecc:	2101      	movs	r1, #1
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f001 fec0 	bl	8009c54 <__i2b>
 8007ed4:	4606      	mov	r6, r0
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	f43f aef6 	beq.w	8007cc8 <_strtod_l+0x478>
 8007edc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ede:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	bfab      	itete	ge
 8007ee4:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8007ee6:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8007ee8:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8007eec:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8007ef0:	bfac      	ite	ge
 8007ef2:	eb03 0b02 	addge.w	fp, r3, r2
 8007ef6:	eba2 0a03 	sublt.w	sl, r2, r3
 8007efa:	9a04      	ldr	r2, [sp, #16]
 8007efc:	1a9b      	subs	r3, r3, r2
 8007efe:	440b      	add	r3, r1
 8007f00:	4a7a      	ldr	r2, [pc, #488]	; (80080ec <_strtod_l+0x89c>)
 8007f02:	3b01      	subs	r3, #1
 8007f04:	4293      	cmp	r3, r2
 8007f06:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8007f0a:	f280 80cd 	bge.w	80080a8 <_strtod_l+0x858>
 8007f0e:	1ad2      	subs	r2, r2, r3
 8007f10:	2a1f      	cmp	r2, #31
 8007f12:	eba1 0102 	sub.w	r1, r1, r2
 8007f16:	f04f 0001 	mov.w	r0, #1
 8007f1a:	f300 80b9 	bgt.w	8008090 <_strtod_l+0x840>
 8007f1e:	fa00 f302 	lsl.w	r3, r0, r2
 8007f22:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f24:	2300      	movs	r3, #0
 8007f26:	930a      	str	r3, [sp, #40]	; 0x28
 8007f28:	eb0b 0301 	add.w	r3, fp, r1
 8007f2c:	9a04      	ldr	r2, [sp, #16]
 8007f2e:	459b      	cmp	fp, r3
 8007f30:	448a      	add	sl, r1
 8007f32:	4492      	add	sl, r2
 8007f34:	465a      	mov	r2, fp
 8007f36:	bfa8      	it	ge
 8007f38:	461a      	movge	r2, r3
 8007f3a:	4552      	cmp	r2, sl
 8007f3c:	bfa8      	it	ge
 8007f3e:	4652      	movge	r2, sl
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	bfc2      	ittt	gt
 8007f44:	1a9b      	subgt	r3, r3, r2
 8007f46:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007f4a:	ebab 0b02 	subgt.w	fp, fp, r2
 8007f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f50:	2a00      	cmp	r2, #0
 8007f52:	dd18      	ble.n	8007f86 <_strtod_l+0x736>
 8007f54:	4631      	mov	r1, r6
 8007f56:	4620      	mov	r0, r4
 8007f58:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f5a:	f001 ff3b 	bl	8009dd4 <__pow5mult>
 8007f5e:	4606      	mov	r6, r0
 8007f60:	2800      	cmp	r0, #0
 8007f62:	f43f aeb1 	beq.w	8007cc8 <_strtod_l+0x478>
 8007f66:	4601      	mov	r1, r0
 8007f68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f001 fe88 	bl	8009c80 <__multiply>
 8007f70:	900e      	str	r0, [sp, #56]	; 0x38
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f43f aea8 	beq.w	8007cc8 <_strtod_l+0x478>
 8007f78:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f001 fd68 	bl	8009a50 <_Bfree>
 8007f80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f84:	9212      	str	r2, [sp, #72]	; 0x48
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	f300 8093 	bgt.w	80080b2 <_strtod_l+0x862>
 8007f8c:	9b07      	ldr	r3, [sp, #28]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	dd08      	ble.n	8007fa4 <_strtod_l+0x754>
 8007f92:	4639      	mov	r1, r7
 8007f94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f96:	4620      	mov	r0, r4
 8007f98:	f001 ff1c 	bl	8009dd4 <__pow5mult>
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	f43f ae92 	beq.w	8007cc8 <_strtod_l+0x478>
 8007fa4:	f1ba 0f00 	cmp.w	sl, #0
 8007fa8:	dd08      	ble.n	8007fbc <_strtod_l+0x76c>
 8007faa:	4639      	mov	r1, r7
 8007fac:	4652      	mov	r2, sl
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f001 ff6a 	bl	8009e88 <__lshift>
 8007fb4:	4607      	mov	r7, r0
 8007fb6:	2800      	cmp	r0, #0
 8007fb8:	f43f ae86 	beq.w	8007cc8 <_strtod_l+0x478>
 8007fbc:	f1bb 0f00 	cmp.w	fp, #0
 8007fc0:	dd08      	ble.n	8007fd4 <_strtod_l+0x784>
 8007fc2:	4631      	mov	r1, r6
 8007fc4:	465a      	mov	r2, fp
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f001 ff5e 	bl	8009e88 <__lshift>
 8007fcc:	4606      	mov	r6, r0
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	f43f ae7a 	beq.w	8007cc8 <_strtod_l+0x478>
 8007fd4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007fd6:	463a      	mov	r2, r7
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f001 ffe1 	bl	8009fa0 <__mdiff>
 8007fde:	4605      	mov	r5, r0
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	f43f ae71 	beq.w	8007cc8 <_strtod_l+0x478>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8007fec:	60c3      	str	r3, [r0, #12]
 8007fee:	4631      	mov	r1, r6
 8007ff0:	f001 ffba 	bl	8009f68 <__mcmp>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	da7d      	bge.n	80080f4 <_strtod_l+0x8a4>
 8007ff8:	ea5a 0308 	orrs.w	r3, sl, r8
 8007ffc:	f040 80a3 	bne.w	8008146 <_strtod_l+0x8f6>
 8008000:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008004:	2b00      	cmp	r3, #0
 8008006:	f040 809e 	bne.w	8008146 <_strtod_l+0x8f6>
 800800a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800800e:	0d1b      	lsrs	r3, r3, #20
 8008010:	051b      	lsls	r3, r3, #20
 8008012:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008016:	f240 8096 	bls.w	8008146 <_strtod_l+0x8f6>
 800801a:	696b      	ldr	r3, [r5, #20]
 800801c:	b91b      	cbnz	r3, 8008026 <_strtod_l+0x7d6>
 800801e:	692b      	ldr	r3, [r5, #16]
 8008020:	2b01      	cmp	r3, #1
 8008022:	f340 8090 	ble.w	8008146 <_strtod_l+0x8f6>
 8008026:	4629      	mov	r1, r5
 8008028:	2201      	movs	r2, #1
 800802a:	4620      	mov	r0, r4
 800802c:	f001 ff2c 	bl	8009e88 <__lshift>
 8008030:	4631      	mov	r1, r6
 8008032:	4605      	mov	r5, r0
 8008034:	f001 ff98 	bl	8009f68 <__mcmp>
 8008038:	2800      	cmp	r0, #0
 800803a:	f340 8084 	ble.w	8008146 <_strtod_l+0x8f6>
 800803e:	9904      	ldr	r1, [sp, #16]
 8008040:	4a2b      	ldr	r2, [pc, #172]	; (80080f0 <_strtod_l+0x8a0>)
 8008042:	464b      	mov	r3, r9
 8008044:	2900      	cmp	r1, #0
 8008046:	f000 809d 	beq.w	8008184 <_strtod_l+0x934>
 800804a:	ea02 0109 	and.w	r1, r2, r9
 800804e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008052:	f300 8097 	bgt.w	8008184 <_strtod_l+0x934>
 8008056:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800805a:	f77f aea5 	ble.w	8007da8 <_strtod_l+0x558>
 800805e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80080e0 <_strtod_l+0x890>
 8008062:	ec49 8b16 	vmov	d6, r8, r9
 8008066:	ee26 7b07 	vmul.f64	d7, d6, d7
 800806a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800806e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008072:	4313      	orrs	r3, r2
 8008074:	bf08      	it	eq
 8008076:	2322      	moveq	r3, #34	; 0x22
 8008078:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800807c:	bf08      	it	eq
 800807e:	6023      	streq	r3, [r4, #0]
 8008080:	e62c      	b.n	8007cdc <_strtod_l+0x48c>
 8008082:	f04f 31ff 	mov.w	r1, #4294967295
 8008086:	fa01 f202 	lsl.w	r2, r1, r2
 800808a:	ea02 0808 	and.w	r8, r2, r8
 800808e:	e6d9      	b.n	8007e44 <_strtod_l+0x5f4>
 8008090:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8008094:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8008098:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800809c:	33e2      	adds	r3, #226	; 0xe2
 800809e:	fa00 f303 	lsl.w	r3, r0, r3
 80080a2:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80080a6:	e73f      	b.n	8007f28 <_strtod_l+0x6d8>
 80080a8:	2200      	movs	r2, #0
 80080aa:	2301      	movs	r3, #1
 80080ac:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80080b0:	e73a      	b.n	8007f28 <_strtod_l+0x6d8>
 80080b2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80080b4:	461a      	mov	r2, r3
 80080b6:	4620      	mov	r0, r4
 80080b8:	f001 fee6 	bl	8009e88 <__lshift>
 80080bc:	9012      	str	r0, [sp, #72]	; 0x48
 80080be:	2800      	cmp	r0, #0
 80080c0:	f47f af64 	bne.w	8007f8c <_strtod_l+0x73c>
 80080c4:	e600      	b.n	8007cc8 <_strtod_l+0x478>
 80080c6:	bf00      	nop
 80080c8:	94a03595 	.word	0x94a03595
 80080cc:	3fcfffff 	.word	0x3fcfffff
 80080d0:	94a03595 	.word	0x94a03595
 80080d4:	3fdfffff 	.word	0x3fdfffff
 80080d8:	35afe535 	.word	0x35afe535
 80080dc:	3fe00000 	.word	0x3fe00000
 80080e0:	00000000 	.word	0x00000000
 80080e4:	39500000 	.word	0x39500000
 80080e8:	0800b318 	.word	0x0800b318
 80080ec:	fffffc02 	.word	0xfffffc02
 80080f0:	7ff00000 	.word	0x7ff00000
 80080f4:	46cb      	mov	fp, r9
 80080f6:	d15f      	bne.n	80081b8 <_strtod_l+0x968>
 80080f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080fc:	f1ba 0f00 	cmp.w	sl, #0
 8008100:	d02a      	beq.n	8008158 <_strtod_l+0x908>
 8008102:	4aa7      	ldr	r2, [pc, #668]	; (80083a0 <_strtod_l+0xb50>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d12b      	bne.n	8008160 <_strtod_l+0x910>
 8008108:	9b04      	ldr	r3, [sp, #16]
 800810a:	4642      	mov	r2, r8
 800810c:	b1fb      	cbz	r3, 800814e <_strtod_l+0x8fe>
 800810e:	4ba5      	ldr	r3, [pc, #660]	; (80083a4 <_strtod_l+0xb54>)
 8008110:	ea09 0303 	and.w	r3, r9, r3
 8008114:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008118:	f04f 31ff 	mov.w	r1, #4294967295
 800811c:	d81a      	bhi.n	8008154 <_strtod_l+0x904>
 800811e:	0d1b      	lsrs	r3, r3, #20
 8008120:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008124:	fa01 f303 	lsl.w	r3, r1, r3
 8008128:	429a      	cmp	r2, r3
 800812a:	d119      	bne.n	8008160 <_strtod_l+0x910>
 800812c:	4b9e      	ldr	r3, [pc, #632]	; (80083a8 <_strtod_l+0xb58>)
 800812e:	459b      	cmp	fp, r3
 8008130:	d102      	bne.n	8008138 <_strtod_l+0x8e8>
 8008132:	3201      	adds	r2, #1
 8008134:	f43f adc8 	beq.w	8007cc8 <_strtod_l+0x478>
 8008138:	4b9a      	ldr	r3, [pc, #616]	; (80083a4 <_strtod_l+0xb54>)
 800813a:	ea0b 0303 	and.w	r3, fp, r3
 800813e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008142:	f04f 0800 	mov.w	r8, #0
 8008146:	9b04      	ldr	r3, [sp, #16]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d188      	bne.n	800805e <_strtod_l+0x80e>
 800814c:	e5c6      	b.n	8007cdc <_strtod_l+0x48c>
 800814e:	f04f 33ff 	mov.w	r3, #4294967295
 8008152:	e7e9      	b.n	8008128 <_strtod_l+0x8d8>
 8008154:	460b      	mov	r3, r1
 8008156:	e7e7      	b.n	8008128 <_strtod_l+0x8d8>
 8008158:	ea53 0308 	orrs.w	r3, r3, r8
 800815c:	f43f af6f 	beq.w	800803e <_strtod_l+0x7ee>
 8008160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008162:	b1cb      	cbz	r3, 8008198 <_strtod_l+0x948>
 8008164:	ea13 0f0b 	tst.w	r3, fp
 8008168:	d0ed      	beq.n	8008146 <_strtod_l+0x8f6>
 800816a:	9a04      	ldr	r2, [sp, #16]
 800816c:	4640      	mov	r0, r8
 800816e:	4649      	mov	r1, r9
 8008170:	f1ba 0f00 	cmp.w	sl, #0
 8008174:	d014      	beq.n	80081a0 <_strtod_l+0x950>
 8008176:	f7ff fb51 	bl	800781c <sulp>
 800817a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800817e:	ec59 8b17 	vmov	r8, r9, d7
 8008182:	e7e0      	b.n	8008146 <_strtod_l+0x8f6>
 8008184:	4013      	ands	r3, r2
 8008186:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800818a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800818e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008192:	f04f 38ff 	mov.w	r8, #4294967295
 8008196:	e7d6      	b.n	8008146 <_strtod_l+0x8f6>
 8008198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819a:	ea13 0f08 	tst.w	r3, r8
 800819e:	e7e3      	b.n	8008168 <_strtod_l+0x918>
 80081a0:	f7ff fb3c 	bl	800781c <sulp>
 80081a4:	ee38 0b40 	vsub.f64	d0, d8, d0
 80081a8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80081ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081b0:	ec59 8b10 	vmov	r8, r9, d0
 80081b4:	d1c7      	bne.n	8008146 <_strtod_l+0x8f6>
 80081b6:	e5f7      	b.n	8007da8 <_strtod_l+0x558>
 80081b8:	4631      	mov	r1, r6
 80081ba:	4628      	mov	r0, r5
 80081bc:	f002 f852 	bl	800a264 <__ratio>
 80081c0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80081c4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80081c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081cc:	d865      	bhi.n	800829a <_strtod_l+0xa4a>
 80081ce:	f1ba 0f00 	cmp.w	sl, #0
 80081d2:	d042      	beq.n	800825a <_strtod_l+0xa0a>
 80081d4:	4b75      	ldr	r3, [pc, #468]	; (80083ac <_strtod_l+0xb5c>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80081dc:	4871      	ldr	r0, [pc, #452]	; (80083a4 <_strtod_l+0xb54>)
 80081de:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80083b8 <_strtod_l+0xb68>
 80081e2:	ea0b 0100 	and.w	r1, fp, r0
 80081e6:	4561      	cmp	r1, ip
 80081e8:	f040 808e 	bne.w	8008308 <_strtod_l+0xab8>
 80081ec:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80081f0:	ec49 8b10 	vmov	d0, r8, r9
 80081f4:	ec43 2b1c 	vmov	d12, r2, r3
 80081f8:	910a      	str	r1, [sp, #40]	; 0x28
 80081fa:	f001 ff5b 	bl	800a0b4 <__ulp>
 80081fe:	ec49 8b1e 	vmov	d14, r8, r9
 8008202:	4868      	ldr	r0, [pc, #416]	; (80083a4 <_strtod_l+0xb54>)
 8008204:	eeac eb00 	vfma.f64	d14, d12, d0
 8008208:	ee1e 3a90 	vmov	r3, s29
 800820c:	4a68      	ldr	r2, [pc, #416]	; (80083b0 <_strtod_l+0xb60>)
 800820e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008210:	4018      	ands	r0, r3
 8008212:	4290      	cmp	r0, r2
 8008214:	ec59 8b1e 	vmov	r8, r9, d14
 8008218:	d94e      	bls.n	80082b8 <_strtod_l+0xa68>
 800821a:	ee18 3a90 	vmov	r3, s17
 800821e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008222:	4293      	cmp	r3, r2
 8008224:	d104      	bne.n	8008230 <_strtod_l+0x9e0>
 8008226:	ee18 3a10 	vmov	r3, s16
 800822a:	3301      	adds	r3, #1
 800822c:	f43f ad4c 	beq.w	8007cc8 <_strtod_l+0x478>
 8008230:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80083a8 <_strtod_l+0xb58>
 8008234:	f04f 38ff 	mov.w	r8, #4294967295
 8008238:	9912      	ldr	r1, [sp, #72]	; 0x48
 800823a:	4620      	mov	r0, r4
 800823c:	f001 fc08 	bl	8009a50 <_Bfree>
 8008240:	4639      	mov	r1, r7
 8008242:	4620      	mov	r0, r4
 8008244:	f001 fc04 	bl	8009a50 <_Bfree>
 8008248:	4631      	mov	r1, r6
 800824a:	4620      	mov	r0, r4
 800824c:	f001 fc00 	bl	8009a50 <_Bfree>
 8008250:	4629      	mov	r1, r5
 8008252:	4620      	mov	r0, r4
 8008254:	f001 fbfc 	bl	8009a50 <_Bfree>
 8008258:	e619      	b.n	8007e8e <_strtod_l+0x63e>
 800825a:	f1b8 0f00 	cmp.w	r8, #0
 800825e:	d112      	bne.n	8008286 <_strtod_l+0xa36>
 8008260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008264:	b9b3      	cbnz	r3, 8008294 <_strtod_l+0xa44>
 8008266:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800826a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800826e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008272:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8008276:	bf58      	it	pl
 8008278:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800827c:	eeb1 7b4d 	vneg.f64	d7, d13
 8008280:	ec53 2b17 	vmov	r2, r3, d7
 8008284:	e7aa      	b.n	80081dc <_strtod_l+0x98c>
 8008286:	f1b8 0f01 	cmp.w	r8, #1
 800828a:	d103      	bne.n	8008294 <_strtod_l+0xa44>
 800828c:	f1b9 0f00 	cmp.w	r9, #0
 8008290:	f43f ad8a 	beq.w	8007da8 <_strtod_l+0x558>
 8008294:	4b47      	ldr	r3, [pc, #284]	; (80083b4 <_strtod_l+0xb64>)
 8008296:	2200      	movs	r2, #0
 8008298:	e79e      	b.n	80081d8 <_strtod_l+0x988>
 800829a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800829e:	ee20 db0d 	vmul.f64	d13, d0, d13
 80082a2:	f1ba 0f00 	cmp.w	sl, #0
 80082a6:	d104      	bne.n	80082b2 <_strtod_l+0xa62>
 80082a8:	eeb1 7b4d 	vneg.f64	d7, d13
 80082ac:	ec53 2b17 	vmov	r2, r3, d7
 80082b0:	e794      	b.n	80081dc <_strtod_l+0x98c>
 80082b2:	eeb0 7b4d 	vmov.f64	d7, d13
 80082b6:	e7f9      	b.n	80082ac <_strtod_l+0xa5c>
 80082b8:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1ba      	bne.n	8008238 <_strtod_l+0x9e8>
 80082c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80082c6:	0d1b      	lsrs	r3, r3, #20
 80082c8:	051b      	lsls	r3, r3, #20
 80082ca:	4299      	cmp	r1, r3
 80082cc:	d1b4      	bne.n	8008238 <_strtod_l+0x9e8>
 80082ce:	ec51 0b1d 	vmov	r0, r1, d13
 80082d2:	f7f8 fa31 	bl	8000738 <__aeabi_d2lz>
 80082d6:	f7f8 f9e9 	bl	80006ac <__aeabi_l2d>
 80082da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80082de:	ec41 0b17 	vmov	d7, r0, r1
 80082e2:	ea43 0308 	orr.w	r3, r3, r8
 80082e6:	ea53 030a 	orrs.w	r3, r3, sl
 80082ea:	ee3d db47 	vsub.f64	d13, d13, d7
 80082ee:	d03c      	beq.n	800836a <_strtod_l+0xb1a>
 80082f0:	eeb4 dbca 	vcmpe.f64	d13, d10
 80082f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082f8:	f53f acf0 	bmi.w	8007cdc <_strtod_l+0x48c>
 80082fc:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8008300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008304:	dd98      	ble.n	8008238 <_strtod_l+0x9e8>
 8008306:	e4e9      	b.n	8007cdc <_strtod_l+0x48c>
 8008308:	9804      	ldr	r0, [sp, #16]
 800830a:	b1f0      	cbz	r0, 800834a <_strtod_l+0xafa>
 800830c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8008310:	d81b      	bhi.n	800834a <_strtod_l+0xafa>
 8008312:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008398 <_strtod_l+0xb48>
 8008316:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800831a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800831e:	d811      	bhi.n	8008344 <_strtod_l+0xaf4>
 8008320:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8008324:	ee1d 3a10 	vmov	r3, s26
 8008328:	2b01      	cmp	r3, #1
 800832a:	bf38      	it	cc
 800832c:	2301      	movcc	r3, #1
 800832e:	ee0d 3a10 	vmov	s26, r3
 8008332:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8008336:	f1ba 0f00 	cmp.w	sl, #0
 800833a:	d113      	bne.n	8008364 <_strtod_l+0xb14>
 800833c:	eeb1 7b4d 	vneg.f64	d7, d13
 8008340:	ec53 2b17 	vmov	r2, r3, d7
 8008344:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8008348:	1a43      	subs	r3, r0, r1
 800834a:	eeb0 0b48 	vmov.f64	d0, d8
 800834e:	ec43 2b1c 	vmov	d12, r2, r3
 8008352:	910a      	str	r1, [sp, #40]	; 0x28
 8008354:	f001 feae 	bl	800a0b4 <__ulp>
 8008358:	990a      	ldr	r1, [sp, #40]	; 0x28
 800835a:	eeac 8b00 	vfma.f64	d8, d12, d0
 800835e:	ec59 8b18 	vmov	r8, r9, d8
 8008362:	e7ab      	b.n	80082bc <_strtod_l+0xa6c>
 8008364:	eeb0 7b4d 	vmov.f64	d7, d13
 8008368:	e7ea      	b.n	8008340 <_strtod_l+0xaf0>
 800836a:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800836e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008372:	f57f af61 	bpl.w	8008238 <_strtod_l+0x9e8>
 8008376:	e4b1      	b.n	8007cdc <_strtod_l+0x48c>
 8008378:	2300      	movs	r3, #0
 800837a:	9308      	str	r3, [sp, #32]
 800837c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800837e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008380:	6013      	str	r3, [r2, #0]
 8008382:	f7ff baad 	b.w	80078e0 <_strtod_l+0x90>
 8008386:	2a65      	cmp	r2, #101	; 0x65
 8008388:	f43f ab9f 	beq.w	8007aca <_strtod_l+0x27a>
 800838c:	2a45      	cmp	r2, #69	; 0x45
 800838e:	f43f ab9c 	beq.w	8007aca <_strtod_l+0x27a>
 8008392:	2101      	movs	r1, #1
 8008394:	f7ff bbd4 	b.w	8007b40 <_strtod_l+0x2f0>
 8008398:	ffc00000 	.word	0xffc00000
 800839c:	41dfffff 	.word	0x41dfffff
 80083a0:	000fffff 	.word	0x000fffff
 80083a4:	7ff00000 	.word	0x7ff00000
 80083a8:	7fefffff 	.word	0x7fefffff
 80083ac:	3ff00000 	.word	0x3ff00000
 80083b0:	7c9fffff 	.word	0x7c9fffff
 80083b4:	bff00000 	.word	0xbff00000
 80083b8:	7fe00000 	.word	0x7fe00000

080083bc <_strtod_r>:
 80083bc:	4b01      	ldr	r3, [pc, #4]	; (80083c4 <_strtod_r+0x8>)
 80083be:	f7ff ba47 	b.w	8007850 <_strtod_l>
 80083c2:	bf00      	nop
 80083c4:	24000078 	.word	0x24000078

080083c8 <_strtol_l.constprop.0>:
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ce:	d001      	beq.n	80083d4 <_strtol_l.constprop.0+0xc>
 80083d0:	2b24      	cmp	r3, #36	; 0x24
 80083d2:	d906      	bls.n	80083e2 <_strtol_l.constprop.0+0x1a>
 80083d4:	f7fe fb5c 	bl	8006a90 <__errno>
 80083d8:	2316      	movs	r3, #22
 80083da:	6003      	str	r3, [r0, #0]
 80083dc:	2000      	movs	r0, #0
 80083de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80084c8 <_strtol_l.constprop.0+0x100>
 80083e6:	460d      	mov	r5, r1
 80083e8:	462e      	mov	r6, r5
 80083ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083ee:	f814 700c 	ldrb.w	r7, [r4, ip]
 80083f2:	f017 0708 	ands.w	r7, r7, #8
 80083f6:	d1f7      	bne.n	80083e8 <_strtol_l.constprop.0+0x20>
 80083f8:	2c2d      	cmp	r4, #45	; 0x2d
 80083fa:	d132      	bne.n	8008462 <_strtol_l.constprop.0+0x9a>
 80083fc:	782c      	ldrb	r4, [r5, #0]
 80083fe:	2701      	movs	r7, #1
 8008400:	1cb5      	adds	r5, r6, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	d05b      	beq.n	80084be <_strtol_l.constprop.0+0xf6>
 8008406:	2b10      	cmp	r3, #16
 8008408:	d109      	bne.n	800841e <_strtol_l.constprop.0+0x56>
 800840a:	2c30      	cmp	r4, #48	; 0x30
 800840c:	d107      	bne.n	800841e <_strtol_l.constprop.0+0x56>
 800840e:	782c      	ldrb	r4, [r5, #0]
 8008410:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008414:	2c58      	cmp	r4, #88	; 0x58
 8008416:	d14d      	bne.n	80084b4 <_strtol_l.constprop.0+0xec>
 8008418:	786c      	ldrb	r4, [r5, #1]
 800841a:	2310      	movs	r3, #16
 800841c:	3502      	adds	r5, #2
 800841e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008422:	f108 38ff 	add.w	r8, r8, #4294967295
 8008426:	f04f 0c00 	mov.w	ip, #0
 800842a:	fbb8 f9f3 	udiv	r9, r8, r3
 800842e:	4666      	mov	r6, ip
 8008430:	fb03 8a19 	mls	sl, r3, r9, r8
 8008434:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008438:	f1be 0f09 	cmp.w	lr, #9
 800843c:	d816      	bhi.n	800846c <_strtol_l.constprop.0+0xa4>
 800843e:	4674      	mov	r4, lr
 8008440:	42a3      	cmp	r3, r4
 8008442:	dd24      	ble.n	800848e <_strtol_l.constprop.0+0xc6>
 8008444:	f1bc 0f00 	cmp.w	ip, #0
 8008448:	db1e      	blt.n	8008488 <_strtol_l.constprop.0+0xc0>
 800844a:	45b1      	cmp	r9, r6
 800844c:	d31c      	bcc.n	8008488 <_strtol_l.constprop.0+0xc0>
 800844e:	d101      	bne.n	8008454 <_strtol_l.constprop.0+0x8c>
 8008450:	45a2      	cmp	sl, r4
 8008452:	db19      	blt.n	8008488 <_strtol_l.constprop.0+0xc0>
 8008454:	fb06 4603 	mla	r6, r6, r3, r4
 8008458:	f04f 0c01 	mov.w	ip, #1
 800845c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008460:	e7e8      	b.n	8008434 <_strtol_l.constprop.0+0x6c>
 8008462:	2c2b      	cmp	r4, #43	; 0x2b
 8008464:	bf04      	itt	eq
 8008466:	782c      	ldrbeq	r4, [r5, #0]
 8008468:	1cb5      	addeq	r5, r6, #2
 800846a:	e7ca      	b.n	8008402 <_strtol_l.constprop.0+0x3a>
 800846c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008470:	f1be 0f19 	cmp.w	lr, #25
 8008474:	d801      	bhi.n	800847a <_strtol_l.constprop.0+0xb2>
 8008476:	3c37      	subs	r4, #55	; 0x37
 8008478:	e7e2      	b.n	8008440 <_strtol_l.constprop.0+0x78>
 800847a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800847e:	f1be 0f19 	cmp.w	lr, #25
 8008482:	d804      	bhi.n	800848e <_strtol_l.constprop.0+0xc6>
 8008484:	3c57      	subs	r4, #87	; 0x57
 8008486:	e7db      	b.n	8008440 <_strtol_l.constprop.0+0x78>
 8008488:	f04f 3cff 	mov.w	ip, #4294967295
 800848c:	e7e6      	b.n	800845c <_strtol_l.constprop.0+0x94>
 800848e:	f1bc 0f00 	cmp.w	ip, #0
 8008492:	da05      	bge.n	80084a0 <_strtol_l.constprop.0+0xd8>
 8008494:	2322      	movs	r3, #34	; 0x22
 8008496:	6003      	str	r3, [r0, #0]
 8008498:	4646      	mov	r6, r8
 800849a:	b942      	cbnz	r2, 80084ae <_strtol_l.constprop.0+0xe6>
 800849c:	4630      	mov	r0, r6
 800849e:	e79e      	b.n	80083de <_strtol_l.constprop.0+0x16>
 80084a0:	b107      	cbz	r7, 80084a4 <_strtol_l.constprop.0+0xdc>
 80084a2:	4276      	negs	r6, r6
 80084a4:	2a00      	cmp	r2, #0
 80084a6:	d0f9      	beq.n	800849c <_strtol_l.constprop.0+0xd4>
 80084a8:	f1bc 0f00 	cmp.w	ip, #0
 80084ac:	d000      	beq.n	80084b0 <_strtol_l.constprop.0+0xe8>
 80084ae:	1e69      	subs	r1, r5, #1
 80084b0:	6011      	str	r1, [r2, #0]
 80084b2:	e7f3      	b.n	800849c <_strtol_l.constprop.0+0xd4>
 80084b4:	2430      	movs	r4, #48	; 0x30
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1b1      	bne.n	800841e <_strtol_l.constprop.0+0x56>
 80084ba:	2308      	movs	r3, #8
 80084bc:	e7af      	b.n	800841e <_strtol_l.constprop.0+0x56>
 80084be:	2c30      	cmp	r4, #48	; 0x30
 80084c0:	d0a5      	beq.n	800840e <_strtol_l.constprop.0+0x46>
 80084c2:	230a      	movs	r3, #10
 80084c4:	e7ab      	b.n	800841e <_strtol_l.constprop.0+0x56>
 80084c6:	bf00      	nop
 80084c8:	0800b341 	.word	0x0800b341

080084cc <_strtol_r>:
 80084cc:	f7ff bf7c 	b.w	80083c8 <_strtol_l.constprop.0>

080084d0 <quorem>:
 80084d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	6903      	ldr	r3, [r0, #16]
 80084d6:	690c      	ldr	r4, [r1, #16]
 80084d8:	42a3      	cmp	r3, r4
 80084da:	4607      	mov	r7, r0
 80084dc:	f2c0 8081 	blt.w	80085e2 <quorem+0x112>
 80084e0:	3c01      	subs	r4, #1
 80084e2:	f101 0814 	add.w	r8, r1, #20
 80084e6:	f100 0514 	add.w	r5, r0, #20
 80084ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084ee:	9301      	str	r3, [sp, #4]
 80084f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084f8:	3301      	adds	r3, #1
 80084fa:	429a      	cmp	r2, r3
 80084fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008500:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008504:	fbb2 f6f3 	udiv	r6, r2, r3
 8008508:	d331      	bcc.n	800856e <quorem+0x9e>
 800850a:	f04f 0e00 	mov.w	lr, #0
 800850e:	4640      	mov	r0, r8
 8008510:	46ac      	mov	ip, r5
 8008512:	46f2      	mov	sl, lr
 8008514:	f850 2b04 	ldr.w	r2, [r0], #4
 8008518:	b293      	uxth	r3, r2
 800851a:	fb06 e303 	mla	r3, r6, r3, lr
 800851e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008522:	b29b      	uxth	r3, r3
 8008524:	ebaa 0303 	sub.w	r3, sl, r3
 8008528:	f8dc a000 	ldr.w	sl, [ip]
 800852c:	0c12      	lsrs	r2, r2, #16
 800852e:	fa13 f38a 	uxtah	r3, r3, sl
 8008532:	fb06 e202 	mla	r2, r6, r2, lr
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	9b00      	ldr	r3, [sp, #0]
 800853a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800853e:	b292      	uxth	r2, r2
 8008540:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008544:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008548:	f8bd 3000 	ldrh.w	r3, [sp]
 800854c:	4581      	cmp	r9, r0
 800854e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008552:	f84c 3b04 	str.w	r3, [ip], #4
 8008556:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800855a:	d2db      	bcs.n	8008514 <quorem+0x44>
 800855c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008560:	b92b      	cbnz	r3, 800856e <quorem+0x9e>
 8008562:	9b01      	ldr	r3, [sp, #4]
 8008564:	3b04      	subs	r3, #4
 8008566:	429d      	cmp	r5, r3
 8008568:	461a      	mov	r2, r3
 800856a:	d32e      	bcc.n	80085ca <quorem+0xfa>
 800856c:	613c      	str	r4, [r7, #16]
 800856e:	4638      	mov	r0, r7
 8008570:	f001 fcfa 	bl	8009f68 <__mcmp>
 8008574:	2800      	cmp	r0, #0
 8008576:	db24      	blt.n	80085c2 <quorem+0xf2>
 8008578:	3601      	adds	r6, #1
 800857a:	4628      	mov	r0, r5
 800857c:	f04f 0c00 	mov.w	ip, #0
 8008580:	f858 2b04 	ldr.w	r2, [r8], #4
 8008584:	f8d0 e000 	ldr.w	lr, [r0]
 8008588:	b293      	uxth	r3, r2
 800858a:	ebac 0303 	sub.w	r3, ip, r3
 800858e:	0c12      	lsrs	r2, r2, #16
 8008590:	fa13 f38e 	uxtah	r3, r3, lr
 8008594:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008598:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800859c:	b29b      	uxth	r3, r3
 800859e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085a2:	45c1      	cmp	r9, r8
 80085a4:	f840 3b04 	str.w	r3, [r0], #4
 80085a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085ac:	d2e8      	bcs.n	8008580 <quorem+0xb0>
 80085ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085b6:	b922      	cbnz	r2, 80085c2 <quorem+0xf2>
 80085b8:	3b04      	subs	r3, #4
 80085ba:	429d      	cmp	r5, r3
 80085bc:	461a      	mov	r2, r3
 80085be:	d30a      	bcc.n	80085d6 <quorem+0x106>
 80085c0:	613c      	str	r4, [r7, #16]
 80085c2:	4630      	mov	r0, r6
 80085c4:	b003      	add	sp, #12
 80085c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ca:	6812      	ldr	r2, [r2, #0]
 80085cc:	3b04      	subs	r3, #4
 80085ce:	2a00      	cmp	r2, #0
 80085d0:	d1cc      	bne.n	800856c <quorem+0x9c>
 80085d2:	3c01      	subs	r4, #1
 80085d4:	e7c7      	b.n	8008566 <quorem+0x96>
 80085d6:	6812      	ldr	r2, [r2, #0]
 80085d8:	3b04      	subs	r3, #4
 80085da:	2a00      	cmp	r2, #0
 80085dc:	d1f0      	bne.n	80085c0 <quorem+0xf0>
 80085de:	3c01      	subs	r4, #1
 80085e0:	e7eb      	b.n	80085ba <quorem+0xea>
 80085e2:	2000      	movs	r0, #0
 80085e4:	e7ee      	b.n	80085c4 <quorem+0xf4>
	...

080085e8 <_dtoa_r>:
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ec:	ed2d 8b02 	vpush	{d8}
 80085f0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085f2:	b091      	sub	sp, #68	; 0x44
 80085f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80085f8:	ec59 8b10 	vmov	r8, r9, d0
 80085fc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80085fe:	9106      	str	r1, [sp, #24]
 8008600:	4606      	mov	r6, r0
 8008602:	9208      	str	r2, [sp, #32]
 8008604:	930c      	str	r3, [sp, #48]	; 0x30
 8008606:	b975      	cbnz	r5, 8008626 <_dtoa_r+0x3e>
 8008608:	2010      	movs	r0, #16
 800860a:	f001 f9c7 	bl	800999c <malloc>
 800860e:	4602      	mov	r2, r0
 8008610:	6270      	str	r0, [r6, #36]	; 0x24
 8008612:	b920      	cbnz	r0, 800861e <_dtoa_r+0x36>
 8008614:	4baa      	ldr	r3, [pc, #680]	; (80088c0 <_dtoa_r+0x2d8>)
 8008616:	21ea      	movs	r1, #234	; 0xea
 8008618:	48aa      	ldr	r0, [pc, #680]	; (80088c4 <_dtoa_r+0x2dc>)
 800861a:	f002 fb95 	bl	800ad48 <__assert_func>
 800861e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008622:	6005      	str	r5, [r0, #0]
 8008624:	60c5      	str	r5, [r0, #12]
 8008626:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008628:	6819      	ldr	r1, [r3, #0]
 800862a:	b151      	cbz	r1, 8008642 <_dtoa_r+0x5a>
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	604a      	str	r2, [r1, #4]
 8008630:	2301      	movs	r3, #1
 8008632:	4093      	lsls	r3, r2
 8008634:	608b      	str	r3, [r1, #8]
 8008636:	4630      	mov	r0, r6
 8008638:	f001 fa0a 	bl	8009a50 <_Bfree>
 800863c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
 8008642:	f1b9 0300 	subs.w	r3, r9, #0
 8008646:	bfbb      	ittet	lt
 8008648:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800864c:	9303      	strlt	r3, [sp, #12]
 800864e:	2300      	movge	r3, #0
 8008650:	2201      	movlt	r2, #1
 8008652:	bfac      	ite	ge
 8008654:	6023      	strge	r3, [r4, #0]
 8008656:	6022      	strlt	r2, [r4, #0]
 8008658:	4b9b      	ldr	r3, [pc, #620]	; (80088c8 <_dtoa_r+0x2e0>)
 800865a:	9c03      	ldr	r4, [sp, #12]
 800865c:	43a3      	bics	r3, r4
 800865e:	d11c      	bne.n	800869a <_dtoa_r+0xb2>
 8008660:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008662:	f242 730f 	movw	r3, #9999	; 0x270f
 8008666:	6013      	str	r3, [r2, #0]
 8008668:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800866c:	ea53 0308 	orrs.w	r3, r3, r8
 8008670:	f000 84fd 	beq.w	800906e <_dtoa_r+0xa86>
 8008674:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008676:	b963      	cbnz	r3, 8008692 <_dtoa_r+0xaa>
 8008678:	4b94      	ldr	r3, [pc, #592]	; (80088cc <_dtoa_r+0x2e4>)
 800867a:	e01f      	b.n	80086bc <_dtoa_r+0xd4>
 800867c:	4b94      	ldr	r3, [pc, #592]	; (80088d0 <_dtoa_r+0x2e8>)
 800867e:	9301      	str	r3, [sp, #4]
 8008680:	3308      	adds	r3, #8
 8008682:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	9801      	ldr	r0, [sp, #4]
 8008688:	b011      	add	sp, #68	; 0x44
 800868a:	ecbd 8b02 	vpop	{d8}
 800868e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008692:	4b8e      	ldr	r3, [pc, #568]	; (80088cc <_dtoa_r+0x2e4>)
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	3303      	adds	r3, #3
 8008698:	e7f3      	b.n	8008682 <_dtoa_r+0x9a>
 800869a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800869e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80086a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086a6:	d10b      	bne.n	80086c0 <_dtoa_r+0xd8>
 80086a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086aa:	2301      	movs	r3, #1
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 84d9 	beq.w	8009068 <_dtoa_r+0xa80>
 80086b6:	4887      	ldr	r0, [pc, #540]	; (80088d4 <_dtoa_r+0x2ec>)
 80086b8:	6018      	str	r0, [r3, #0]
 80086ba:	1e43      	subs	r3, r0, #1
 80086bc:	9301      	str	r3, [sp, #4]
 80086be:	e7e2      	b.n	8008686 <_dtoa_r+0x9e>
 80086c0:	a90f      	add	r1, sp, #60	; 0x3c
 80086c2:	aa0e      	add	r2, sp, #56	; 0x38
 80086c4:	4630      	mov	r0, r6
 80086c6:	eeb0 0b48 	vmov.f64	d0, d8
 80086ca:	f001 fd6f 	bl	800a1ac <__d2b>
 80086ce:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80086d2:	4605      	mov	r5, r0
 80086d4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80086d6:	2900      	cmp	r1, #0
 80086d8:	d046      	beq.n	8008768 <_dtoa_r+0x180>
 80086da:	ee18 4a90 	vmov	r4, s17
 80086de:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80086e2:	ec53 2b18 	vmov	r2, r3, d8
 80086e6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80086ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80086ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80086f2:	2400      	movs	r4, #0
 80086f4:	ec43 2b16 	vmov	d6, r2, r3
 80086f8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80086fc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80088a8 <_dtoa_r+0x2c0>
 8008700:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008704:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80088b0 <_dtoa_r+0x2c8>
 8008708:	eea7 6b05 	vfma.f64	d6, d7, d5
 800870c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80088b8 <_dtoa_r+0x2d0>
 8008710:	ee07 1a90 	vmov	s15, r1
 8008714:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008718:	eeb0 7b46 	vmov.f64	d7, d6
 800871c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008720:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008724:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872c:	ee16 ba90 	vmov	fp, s13
 8008730:	940a      	str	r4, [sp, #40]	; 0x28
 8008732:	d508      	bpl.n	8008746 <_dtoa_r+0x15e>
 8008734:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008738:	eeb4 6b47 	vcmp.f64	d6, d7
 800873c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008740:	bf18      	it	ne
 8008742:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008746:	f1bb 0f16 	cmp.w	fp, #22
 800874a:	d82f      	bhi.n	80087ac <_dtoa_r+0x1c4>
 800874c:	4b62      	ldr	r3, [pc, #392]	; (80088d8 <_dtoa_r+0x2f0>)
 800874e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008752:	ed93 7b00 	vldr	d7, [r3]
 8008756:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800875a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800875e:	d501      	bpl.n	8008764 <_dtoa_r+0x17c>
 8008760:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008764:	2300      	movs	r3, #0
 8008766:	e022      	b.n	80087ae <_dtoa_r+0x1c6>
 8008768:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800876a:	4401      	add	r1, r0
 800876c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8008770:	2b20      	cmp	r3, #32
 8008772:	bfc1      	itttt	gt
 8008774:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008778:	fa04 f303 	lslgt.w	r3, r4, r3
 800877c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8008780:	fa28 f804 	lsrgt.w	r8, r8, r4
 8008784:	bfd6      	itet	le
 8008786:	f1c3 0320 	rsble	r3, r3, #32
 800878a:	ea43 0808 	orrgt.w	r8, r3, r8
 800878e:	fa08 f803 	lslle.w	r8, r8, r3
 8008792:	ee07 8a90 	vmov	s15, r8
 8008796:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800879a:	3901      	subs	r1, #1
 800879c:	ee17 4a90 	vmov	r4, s15
 80087a0:	ec53 2b17 	vmov	r2, r3, d7
 80087a4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80087a8:	2401      	movs	r4, #1
 80087aa:	e7a3      	b.n	80086f4 <_dtoa_r+0x10c>
 80087ac:	2301      	movs	r3, #1
 80087ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80087b0:	1a43      	subs	r3, r0, r1
 80087b2:	1e5a      	subs	r2, r3, #1
 80087b4:	bf45      	ittet	mi
 80087b6:	f1c3 0301 	rsbmi	r3, r3, #1
 80087ba:	9304      	strmi	r3, [sp, #16]
 80087bc:	2300      	movpl	r3, #0
 80087be:	2300      	movmi	r3, #0
 80087c0:	9205      	str	r2, [sp, #20]
 80087c2:	bf54      	ite	pl
 80087c4:	9304      	strpl	r3, [sp, #16]
 80087c6:	9305      	strmi	r3, [sp, #20]
 80087c8:	f1bb 0f00 	cmp.w	fp, #0
 80087cc:	db18      	blt.n	8008800 <_dtoa_r+0x218>
 80087ce:	9b05      	ldr	r3, [sp, #20]
 80087d0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80087d4:	445b      	add	r3, fp
 80087d6:	9305      	str	r3, [sp, #20]
 80087d8:	2300      	movs	r3, #0
 80087da:	9a06      	ldr	r2, [sp, #24]
 80087dc:	2a09      	cmp	r2, #9
 80087de:	d849      	bhi.n	8008874 <_dtoa_r+0x28c>
 80087e0:	2a05      	cmp	r2, #5
 80087e2:	bfc4      	itt	gt
 80087e4:	3a04      	subgt	r2, #4
 80087e6:	9206      	strgt	r2, [sp, #24]
 80087e8:	9a06      	ldr	r2, [sp, #24]
 80087ea:	f1a2 0202 	sub.w	r2, r2, #2
 80087ee:	bfcc      	ite	gt
 80087f0:	2400      	movgt	r4, #0
 80087f2:	2401      	movle	r4, #1
 80087f4:	2a03      	cmp	r2, #3
 80087f6:	d848      	bhi.n	800888a <_dtoa_r+0x2a2>
 80087f8:	e8df f002 	tbb	[pc, r2]
 80087fc:	3a2c2e0b 	.word	0x3a2c2e0b
 8008800:	9b04      	ldr	r3, [sp, #16]
 8008802:	2200      	movs	r2, #0
 8008804:	eba3 030b 	sub.w	r3, r3, fp
 8008808:	9304      	str	r3, [sp, #16]
 800880a:	9209      	str	r2, [sp, #36]	; 0x24
 800880c:	f1cb 0300 	rsb	r3, fp, #0
 8008810:	e7e3      	b.n	80087da <_dtoa_r+0x1f2>
 8008812:	2200      	movs	r2, #0
 8008814:	9207      	str	r2, [sp, #28]
 8008816:	9a08      	ldr	r2, [sp, #32]
 8008818:	2a00      	cmp	r2, #0
 800881a:	dc39      	bgt.n	8008890 <_dtoa_r+0x2a8>
 800881c:	f04f 0a01 	mov.w	sl, #1
 8008820:	46d1      	mov	r9, sl
 8008822:	4652      	mov	r2, sl
 8008824:	f8cd a020 	str.w	sl, [sp, #32]
 8008828:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800882a:	2100      	movs	r1, #0
 800882c:	6079      	str	r1, [r7, #4]
 800882e:	2004      	movs	r0, #4
 8008830:	f100 0c14 	add.w	ip, r0, #20
 8008834:	4594      	cmp	ip, r2
 8008836:	6879      	ldr	r1, [r7, #4]
 8008838:	d92f      	bls.n	800889a <_dtoa_r+0x2b2>
 800883a:	4630      	mov	r0, r6
 800883c:	930d      	str	r3, [sp, #52]	; 0x34
 800883e:	f001 f8c7 	bl	80099d0 <_Balloc>
 8008842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008844:	9001      	str	r0, [sp, #4]
 8008846:	4602      	mov	r2, r0
 8008848:	2800      	cmp	r0, #0
 800884a:	d149      	bne.n	80088e0 <_dtoa_r+0x2f8>
 800884c:	4b23      	ldr	r3, [pc, #140]	; (80088dc <_dtoa_r+0x2f4>)
 800884e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008852:	e6e1      	b.n	8008618 <_dtoa_r+0x30>
 8008854:	2201      	movs	r2, #1
 8008856:	e7dd      	b.n	8008814 <_dtoa_r+0x22c>
 8008858:	2200      	movs	r2, #0
 800885a:	9207      	str	r2, [sp, #28]
 800885c:	9a08      	ldr	r2, [sp, #32]
 800885e:	eb0b 0a02 	add.w	sl, fp, r2
 8008862:	f10a 0901 	add.w	r9, sl, #1
 8008866:	464a      	mov	r2, r9
 8008868:	2a01      	cmp	r2, #1
 800886a:	bfb8      	it	lt
 800886c:	2201      	movlt	r2, #1
 800886e:	e7db      	b.n	8008828 <_dtoa_r+0x240>
 8008870:	2201      	movs	r2, #1
 8008872:	e7f2      	b.n	800885a <_dtoa_r+0x272>
 8008874:	2401      	movs	r4, #1
 8008876:	2200      	movs	r2, #0
 8008878:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800887c:	f04f 3aff 	mov.w	sl, #4294967295
 8008880:	2100      	movs	r1, #0
 8008882:	46d1      	mov	r9, sl
 8008884:	2212      	movs	r2, #18
 8008886:	9108      	str	r1, [sp, #32]
 8008888:	e7ce      	b.n	8008828 <_dtoa_r+0x240>
 800888a:	2201      	movs	r2, #1
 800888c:	9207      	str	r2, [sp, #28]
 800888e:	e7f5      	b.n	800887c <_dtoa_r+0x294>
 8008890:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008894:	46d1      	mov	r9, sl
 8008896:	4652      	mov	r2, sl
 8008898:	e7c6      	b.n	8008828 <_dtoa_r+0x240>
 800889a:	3101      	adds	r1, #1
 800889c:	6079      	str	r1, [r7, #4]
 800889e:	0040      	lsls	r0, r0, #1
 80088a0:	e7c6      	b.n	8008830 <_dtoa_r+0x248>
 80088a2:	bf00      	nop
 80088a4:	f3af 8000 	nop.w
 80088a8:	636f4361 	.word	0x636f4361
 80088ac:	3fd287a7 	.word	0x3fd287a7
 80088b0:	8b60c8b3 	.word	0x8b60c8b3
 80088b4:	3fc68a28 	.word	0x3fc68a28
 80088b8:	509f79fb 	.word	0x509f79fb
 80088bc:	3fd34413 	.word	0x3fd34413
 80088c0:	0800b44e 	.word	0x0800b44e
 80088c4:	0800b465 	.word	0x0800b465
 80088c8:	7ff00000 	.word	0x7ff00000
 80088cc:	0800b44a 	.word	0x0800b44a
 80088d0:	0800b441 	.word	0x0800b441
 80088d4:	0800b2c1 	.word	0x0800b2c1
 80088d8:	0800b638 	.word	0x0800b638
 80088dc:	0800b4c0 	.word	0x0800b4c0
 80088e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80088e2:	9901      	ldr	r1, [sp, #4]
 80088e4:	6011      	str	r1, [r2, #0]
 80088e6:	f1b9 0f0e 	cmp.w	r9, #14
 80088ea:	d86c      	bhi.n	80089c6 <_dtoa_r+0x3de>
 80088ec:	2c00      	cmp	r4, #0
 80088ee:	d06a      	beq.n	80089c6 <_dtoa_r+0x3de>
 80088f0:	f1bb 0f00 	cmp.w	fp, #0
 80088f4:	f340 80a0 	ble.w	8008a38 <_dtoa_r+0x450>
 80088f8:	49c1      	ldr	r1, [pc, #772]	; (8008c00 <_dtoa_r+0x618>)
 80088fa:	f00b 020f 	and.w	r2, fp, #15
 80088fe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008902:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008906:	ed92 7b00 	vldr	d7, [r2]
 800890a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800890e:	f000 8087 	beq.w	8008a20 <_dtoa_r+0x438>
 8008912:	4abc      	ldr	r2, [pc, #752]	; (8008c04 <_dtoa_r+0x61c>)
 8008914:	ed92 6b08 	vldr	d6, [r2, #32]
 8008918:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800891c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008920:	f001 010f 	and.w	r1, r1, #15
 8008924:	2203      	movs	r2, #3
 8008926:	48b7      	ldr	r0, [pc, #732]	; (8008c04 <_dtoa_r+0x61c>)
 8008928:	2900      	cmp	r1, #0
 800892a:	d17b      	bne.n	8008a24 <_dtoa_r+0x43c>
 800892c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008930:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008934:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008938:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800893a:	2900      	cmp	r1, #0
 800893c:	f000 80a2 	beq.w	8008a84 <_dtoa_r+0x49c>
 8008940:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008944:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008948:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800894c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008950:	f140 8098 	bpl.w	8008a84 <_dtoa_r+0x49c>
 8008954:	f1b9 0f00 	cmp.w	r9, #0
 8008958:	f000 8094 	beq.w	8008a84 <_dtoa_r+0x49c>
 800895c:	f1ba 0f00 	cmp.w	sl, #0
 8008960:	dd2f      	ble.n	80089c2 <_dtoa_r+0x3da>
 8008962:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008966:	ee27 7b06 	vmul.f64	d7, d7, d6
 800896a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800896e:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008972:	3201      	adds	r2, #1
 8008974:	4650      	mov	r0, sl
 8008976:	ed9d 6b02 	vldr	d6, [sp, #8]
 800897a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800897e:	ee07 2a90 	vmov	s15, r2
 8008982:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008986:	eea7 5b06 	vfma.f64	d5, d7, d6
 800898a:	ee15 4a90 	vmov	r4, s11
 800898e:	ec52 1b15 	vmov	r1, r2, d5
 8008992:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008996:	2800      	cmp	r0, #0
 8008998:	d177      	bne.n	8008a8a <_dtoa_r+0x4a2>
 800899a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800899e:	ee36 6b47 	vsub.f64	d6, d6, d7
 80089a2:	ec42 1b17 	vmov	d7, r1, r2
 80089a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ae:	f300 8263 	bgt.w	8008e78 <_dtoa_r+0x890>
 80089b2:	eeb1 7b47 	vneg.f64	d7, d7
 80089b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089be:	f100 8258 	bmi.w	8008e72 <_dtoa_r+0x88a>
 80089c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80089c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089c8:	2a00      	cmp	r2, #0
 80089ca:	f2c0 811d 	blt.w	8008c08 <_dtoa_r+0x620>
 80089ce:	f1bb 0f0e 	cmp.w	fp, #14
 80089d2:	f300 8119 	bgt.w	8008c08 <_dtoa_r+0x620>
 80089d6:	4b8a      	ldr	r3, [pc, #552]	; (8008c00 <_dtoa_r+0x618>)
 80089d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80089dc:	ed93 6b00 	vldr	d6, [r3]
 80089e0:	9b08      	ldr	r3, [sp, #32]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f280 80b7 	bge.w	8008b56 <_dtoa_r+0x56e>
 80089e8:	f1b9 0f00 	cmp.w	r9, #0
 80089ec:	f300 80b3 	bgt.w	8008b56 <_dtoa_r+0x56e>
 80089f0:	f040 823f 	bne.w	8008e72 <_dtoa_r+0x88a>
 80089f4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80089f8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80089fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a00:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a08:	464c      	mov	r4, r9
 8008a0a:	464f      	mov	r7, r9
 8008a0c:	f280 8215 	bge.w	8008e3a <_dtoa_r+0x852>
 8008a10:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008a14:	2331      	movs	r3, #49	; 0x31
 8008a16:	f808 3b01 	strb.w	r3, [r8], #1
 8008a1a:	f10b 0b01 	add.w	fp, fp, #1
 8008a1e:	e211      	b.n	8008e44 <_dtoa_r+0x85c>
 8008a20:	2202      	movs	r2, #2
 8008a22:	e780      	b.n	8008926 <_dtoa_r+0x33e>
 8008a24:	07cc      	lsls	r4, r1, #31
 8008a26:	d504      	bpl.n	8008a32 <_dtoa_r+0x44a>
 8008a28:	ed90 6b00 	vldr	d6, [r0]
 8008a2c:	3201      	adds	r2, #1
 8008a2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008a32:	1049      	asrs	r1, r1, #1
 8008a34:	3008      	adds	r0, #8
 8008a36:	e777      	b.n	8008928 <_dtoa_r+0x340>
 8008a38:	d022      	beq.n	8008a80 <_dtoa_r+0x498>
 8008a3a:	f1cb 0100 	rsb	r1, fp, #0
 8008a3e:	4a70      	ldr	r2, [pc, #448]	; (8008c00 <_dtoa_r+0x618>)
 8008a40:	f001 000f 	and.w	r0, r1, #15
 8008a44:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008a48:	ed92 7b00 	vldr	d7, [r2]
 8008a4c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008a50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a54:	486b      	ldr	r0, [pc, #428]	; (8008c04 <_dtoa_r+0x61c>)
 8008a56:	1109      	asrs	r1, r1, #4
 8008a58:	2400      	movs	r4, #0
 8008a5a:	2202      	movs	r2, #2
 8008a5c:	b929      	cbnz	r1, 8008a6a <_dtoa_r+0x482>
 8008a5e:	2c00      	cmp	r4, #0
 8008a60:	f43f af6a 	beq.w	8008938 <_dtoa_r+0x350>
 8008a64:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a68:	e766      	b.n	8008938 <_dtoa_r+0x350>
 8008a6a:	07cf      	lsls	r7, r1, #31
 8008a6c:	d505      	bpl.n	8008a7a <_dtoa_r+0x492>
 8008a6e:	ed90 6b00 	vldr	d6, [r0]
 8008a72:	3201      	adds	r2, #1
 8008a74:	2401      	movs	r4, #1
 8008a76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008a7a:	1049      	asrs	r1, r1, #1
 8008a7c:	3008      	adds	r0, #8
 8008a7e:	e7ed      	b.n	8008a5c <_dtoa_r+0x474>
 8008a80:	2202      	movs	r2, #2
 8008a82:	e759      	b.n	8008938 <_dtoa_r+0x350>
 8008a84:	465f      	mov	r7, fp
 8008a86:	4648      	mov	r0, r9
 8008a88:	e775      	b.n	8008976 <_dtoa_r+0x38e>
 8008a8a:	ec42 1b17 	vmov	d7, r1, r2
 8008a8e:	4a5c      	ldr	r2, [pc, #368]	; (8008c00 <_dtoa_r+0x618>)
 8008a90:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008a94:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008a98:	9a01      	ldr	r2, [sp, #4]
 8008a9a:	1814      	adds	r4, r2, r0
 8008a9c:	9a07      	ldr	r2, [sp, #28]
 8008a9e:	b352      	cbz	r2, 8008af6 <_dtoa_r+0x50e>
 8008aa0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008aa4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008aa8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008aac:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008ab0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008ab4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008ab8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008abc:	ee14 2a90 	vmov	r2, s9
 8008ac0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008ac4:	3230      	adds	r2, #48	; 0x30
 8008ac6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008aca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad2:	f808 2b01 	strb.w	r2, [r8], #1
 8008ad6:	d439      	bmi.n	8008b4c <_dtoa_r+0x564>
 8008ad8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008adc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ae4:	d472      	bmi.n	8008bcc <_dtoa_r+0x5e4>
 8008ae6:	45a0      	cmp	r8, r4
 8008ae8:	f43f af6b 	beq.w	80089c2 <_dtoa_r+0x3da>
 8008aec:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008af0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008af4:	e7e0      	b.n	8008ab8 <_dtoa_r+0x4d0>
 8008af6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008afa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008afe:	4621      	mov	r1, r4
 8008b00:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008b04:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b08:	ee14 2a90 	vmov	r2, s9
 8008b0c:	3230      	adds	r2, #48	; 0x30
 8008b0e:	f808 2b01 	strb.w	r2, [r8], #1
 8008b12:	45a0      	cmp	r8, r4
 8008b14:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b18:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b1c:	d118      	bne.n	8008b50 <_dtoa_r+0x568>
 8008b1e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008b22:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008b26:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b2e:	dc4d      	bgt.n	8008bcc <_dtoa_r+0x5e4>
 8008b30:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008b34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3c:	f57f af41 	bpl.w	80089c2 <_dtoa_r+0x3da>
 8008b40:	4688      	mov	r8, r1
 8008b42:	3901      	subs	r1, #1
 8008b44:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008b48:	2b30      	cmp	r3, #48	; 0x30
 8008b4a:	d0f9      	beq.n	8008b40 <_dtoa_r+0x558>
 8008b4c:	46bb      	mov	fp, r7
 8008b4e:	e02a      	b.n	8008ba6 <_dtoa_r+0x5be>
 8008b50:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008b54:	e7d6      	b.n	8008b04 <_dtoa_r+0x51c>
 8008b56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b5a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008b5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b62:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008b66:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008b6a:	ee15 3a10 	vmov	r3, s10
 8008b6e:	3330      	adds	r3, #48	; 0x30
 8008b70:	f808 3b01 	strb.w	r3, [r8], #1
 8008b74:	9b01      	ldr	r3, [sp, #4]
 8008b76:	eba8 0303 	sub.w	r3, r8, r3
 8008b7a:	4599      	cmp	r9, r3
 8008b7c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008b80:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008b84:	d133      	bne.n	8008bee <_dtoa_r+0x606>
 8008b86:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008b8a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b92:	dc1a      	bgt.n	8008bca <_dtoa_r+0x5e2>
 8008b94:	eeb4 7b46 	vcmp.f64	d7, d6
 8008b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b9c:	d103      	bne.n	8008ba6 <_dtoa_r+0x5be>
 8008b9e:	ee15 3a10 	vmov	r3, s10
 8008ba2:	07d9      	lsls	r1, r3, #31
 8008ba4:	d411      	bmi.n	8008bca <_dtoa_r+0x5e2>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4630      	mov	r0, r6
 8008baa:	f000 ff51 	bl	8009a50 <_Bfree>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bb2:	f888 3000 	strb.w	r3, [r8]
 8008bb6:	f10b 0301 	add.w	r3, fp, #1
 8008bba:	6013      	str	r3, [r2, #0]
 8008bbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f43f ad61 	beq.w	8008686 <_dtoa_r+0x9e>
 8008bc4:	f8c3 8000 	str.w	r8, [r3]
 8008bc8:	e55d      	b.n	8008686 <_dtoa_r+0x9e>
 8008bca:	465f      	mov	r7, fp
 8008bcc:	4643      	mov	r3, r8
 8008bce:	4698      	mov	r8, r3
 8008bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bd4:	2a39      	cmp	r2, #57	; 0x39
 8008bd6:	d106      	bne.n	8008be6 <_dtoa_r+0x5fe>
 8008bd8:	9a01      	ldr	r2, [sp, #4]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d1f7      	bne.n	8008bce <_dtoa_r+0x5e6>
 8008bde:	9901      	ldr	r1, [sp, #4]
 8008be0:	2230      	movs	r2, #48	; 0x30
 8008be2:	3701      	adds	r7, #1
 8008be4:	700a      	strb	r2, [r1, #0]
 8008be6:	781a      	ldrb	r2, [r3, #0]
 8008be8:	3201      	adds	r2, #1
 8008bea:	701a      	strb	r2, [r3, #0]
 8008bec:	e7ae      	b.n	8008b4c <_dtoa_r+0x564>
 8008bee:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008bf2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bfa:	d1b2      	bne.n	8008b62 <_dtoa_r+0x57a>
 8008bfc:	e7d3      	b.n	8008ba6 <_dtoa_r+0x5be>
 8008bfe:	bf00      	nop
 8008c00:	0800b638 	.word	0x0800b638
 8008c04:	0800b610 	.word	0x0800b610
 8008c08:	9907      	ldr	r1, [sp, #28]
 8008c0a:	2900      	cmp	r1, #0
 8008c0c:	f000 80d0 	beq.w	8008db0 <_dtoa_r+0x7c8>
 8008c10:	9906      	ldr	r1, [sp, #24]
 8008c12:	2901      	cmp	r1, #1
 8008c14:	f300 80b4 	bgt.w	8008d80 <_dtoa_r+0x798>
 8008c18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c1a:	2900      	cmp	r1, #0
 8008c1c:	f000 80ac 	beq.w	8008d78 <_dtoa_r+0x790>
 8008c20:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008c24:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008c28:	461c      	mov	r4, r3
 8008c2a:	930a      	str	r3, [sp, #40]	; 0x28
 8008c2c:	9b04      	ldr	r3, [sp, #16]
 8008c2e:	4413      	add	r3, r2
 8008c30:	9304      	str	r3, [sp, #16]
 8008c32:	9b05      	ldr	r3, [sp, #20]
 8008c34:	2101      	movs	r1, #1
 8008c36:	4413      	add	r3, r2
 8008c38:	4630      	mov	r0, r6
 8008c3a:	9305      	str	r3, [sp, #20]
 8008c3c:	f001 f80a 	bl	8009c54 <__i2b>
 8008c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c42:	4607      	mov	r7, r0
 8008c44:	f1b8 0f00 	cmp.w	r8, #0
 8008c48:	dd0d      	ble.n	8008c66 <_dtoa_r+0x67e>
 8008c4a:	9a05      	ldr	r2, [sp, #20]
 8008c4c:	2a00      	cmp	r2, #0
 8008c4e:	dd0a      	ble.n	8008c66 <_dtoa_r+0x67e>
 8008c50:	4542      	cmp	r2, r8
 8008c52:	9904      	ldr	r1, [sp, #16]
 8008c54:	bfa8      	it	ge
 8008c56:	4642      	movge	r2, r8
 8008c58:	1a89      	subs	r1, r1, r2
 8008c5a:	9104      	str	r1, [sp, #16]
 8008c5c:	9905      	ldr	r1, [sp, #20]
 8008c5e:	eba8 0802 	sub.w	r8, r8, r2
 8008c62:	1a8a      	subs	r2, r1, r2
 8008c64:	9205      	str	r2, [sp, #20]
 8008c66:	b303      	cbz	r3, 8008caa <_dtoa_r+0x6c2>
 8008c68:	9a07      	ldr	r2, [sp, #28]
 8008c6a:	2a00      	cmp	r2, #0
 8008c6c:	f000 80a5 	beq.w	8008dba <_dtoa_r+0x7d2>
 8008c70:	2c00      	cmp	r4, #0
 8008c72:	dd13      	ble.n	8008c9c <_dtoa_r+0x6b4>
 8008c74:	4639      	mov	r1, r7
 8008c76:	4622      	mov	r2, r4
 8008c78:	4630      	mov	r0, r6
 8008c7a:	930d      	str	r3, [sp, #52]	; 0x34
 8008c7c:	f001 f8aa 	bl	8009dd4 <__pow5mult>
 8008c80:	462a      	mov	r2, r5
 8008c82:	4601      	mov	r1, r0
 8008c84:	4607      	mov	r7, r0
 8008c86:	4630      	mov	r0, r6
 8008c88:	f000 fffa 	bl	8009c80 <__multiply>
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	900a      	str	r0, [sp, #40]	; 0x28
 8008c90:	4630      	mov	r0, r6
 8008c92:	f000 fedd 	bl	8009a50 <_Bfree>
 8008c96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c9a:	4615      	mov	r5, r2
 8008c9c:	1b1a      	subs	r2, r3, r4
 8008c9e:	d004      	beq.n	8008caa <_dtoa_r+0x6c2>
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f001 f896 	bl	8009dd4 <__pow5mult>
 8008ca8:	4605      	mov	r5, r0
 8008caa:	2101      	movs	r1, #1
 8008cac:	4630      	mov	r0, r6
 8008cae:	f000 ffd1 	bl	8009c54 <__i2b>
 8008cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	4604      	mov	r4, r0
 8008cb8:	f340 8081 	ble.w	8008dbe <_dtoa_r+0x7d6>
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	4601      	mov	r1, r0
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	f001 f887 	bl	8009dd4 <__pow5mult>
 8008cc6:	9b06      	ldr	r3, [sp, #24]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	4604      	mov	r4, r0
 8008ccc:	dd7a      	ble.n	8008dc4 <_dtoa_r+0x7dc>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	930a      	str	r3, [sp, #40]	; 0x28
 8008cd2:	6922      	ldr	r2, [r4, #16]
 8008cd4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008cd8:	6910      	ldr	r0, [r2, #16]
 8008cda:	f000 ff6b 	bl	8009bb4 <__hi0bits>
 8008cde:	f1c0 0020 	rsb	r0, r0, #32
 8008ce2:	9b05      	ldr	r3, [sp, #20]
 8008ce4:	4418      	add	r0, r3
 8008ce6:	f010 001f 	ands.w	r0, r0, #31
 8008cea:	f000 808c 	beq.w	8008e06 <_dtoa_r+0x81e>
 8008cee:	f1c0 0220 	rsb	r2, r0, #32
 8008cf2:	2a04      	cmp	r2, #4
 8008cf4:	f340 8085 	ble.w	8008e02 <_dtoa_r+0x81a>
 8008cf8:	f1c0 001c 	rsb	r0, r0, #28
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	4403      	add	r3, r0
 8008d00:	9304      	str	r3, [sp, #16]
 8008d02:	9b05      	ldr	r3, [sp, #20]
 8008d04:	4403      	add	r3, r0
 8008d06:	4480      	add	r8, r0
 8008d08:	9305      	str	r3, [sp, #20]
 8008d0a:	9b04      	ldr	r3, [sp, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	dd05      	ble.n	8008d1c <_dtoa_r+0x734>
 8008d10:	4629      	mov	r1, r5
 8008d12:	461a      	mov	r2, r3
 8008d14:	4630      	mov	r0, r6
 8008d16:	f001 f8b7 	bl	8009e88 <__lshift>
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	9b05      	ldr	r3, [sp, #20]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	dd05      	ble.n	8008d2e <_dtoa_r+0x746>
 8008d22:	4621      	mov	r1, r4
 8008d24:	461a      	mov	r2, r3
 8008d26:	4630      	mov	r0, r6
 8008d28:	f001 f8ae 	bl	8009e88 <__lshift>
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d06a      	beq.n	8008e0a <_dtoa_r+0x822>
 8008d34:	4621      	mov	r1, r4
 8008d36:	4628      	mov	r0, r5
 8008d38:	f001 f916 	bl	8009f68 <__mcmp>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	da64      	bge.n	8008e0a <_dtoa_r+0x822>
 8008d40:	2300      	movs	r3, #0
 8008d42:	4629      	mov	r1, r5
 8008d44:	220a      	movs	r2, #10
 8008d46:	4630      	mov	r0, r6
 8008d48:	f000 fea4 	bl	8009a94 <__multadd>
 8008d4c:	9b07      	ldr	r3, [sp, #28]
 8008d4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d52:	4605      	mov	r5, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 8191 	beq.w	800907c <_dtoa_r+0xa94>
 8008d5a:	4639      	mov	r1, r7
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	220a      	movs	r2, #10
 8008d60:	4630      	mov	r0, r6
 8008d62:	f000 fe97 	bl	8009a94 <__multadd>
 8008d66:	f1ba 0f00 	cmp.w	sl, #0
 8008d6a:	4607      	mov	r7, r0
 8008d6c:	f300 808d 	bgt.w	8008e8a <_dtoa_r+0x8a2>
 8008d70:	9b06      	ldr	r3, [sp, #24]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	dc50      	bgt.n	8008e18 <_dtoa_r+0x830>
 8008d76:	e088      	b.n	8008e8a <_dtoa_r+0x8a2>
 8008d78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d7a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008d7e:	e751      	b.n	8008c24 <_dtoa_r+0x63c>
 8008d80:	f109 34ff 	add.w	r4, r9, #4294967295
 8008d84:	42a3      	cmp	r3, r4
 8008d86:	bfbf      	itttt	lt
 8008d88:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8008d8a:	1ae3      	sublt	r3, r4, r3
 8008d8c:	18d2      	addlt	r2, r2, r3
 8008d8e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8008d90:	bfb6      	itet	lt
 8008d92:	4623      	movlt	r3, r4
 8008d94:	1b1c      	subge	r4, r3, r4
 8008d96:	2400      	movlt	r4, #0
 8008d98:	f1b9 0f00 	cmp.w	r9, #0
 8008d9c:	bfb5      	itete	lt
 8008d9e:	9a04      	ldrlt	r2, [sp, #16]
 8008da0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008da4:	eba2 0809 	sublt.w	r8, r2, r9
 8008da8:	464a      	movge	r2, r9
 8008daa:	bfb8      	it	lt
 8008dac:	2200      	movlt	r2, #0
 8008dae:	e73c      	b.n	8008c2a <_dtoa_r+0x642>
 8008db0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008db4:	9f07      	ldr	r7, [sp, #28]
 8008db6:	461c      	mov	r4, r3
 8008db8:	e744      	b.n	8008c44 <_dtoa_r+0x65c>
 8008dba:	461a      	mov	r2, r3
 8008dbc:	e770      	b.n	8008ca0 <_dtoa_r+0x6b8>
 8008dbe:	9b06      	ldr	r3, [sp, #24]
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	dc18      	bgt.n	8008df6 <_dtoa_r+0x80e>
 8008dc4:	9b02      	ldr	r3, [sp, #8]
 8008dc6:	b9b3      	cbnz	r3, 8008df6 <_dtoa_r+0x80e>
 8008dc8:	9b03      	ldr	r3, [sp, #12]
 8008dca:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008dce:	b9a2      	cbnz	r2, 8008dfa <_dtoa_r+0x812>
 8008dd0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008dd4:	0d12      	lsrs	r2, r2, #20
 8008dd6:	0512      	lsls	r2, r2, #20
 8008dd8:	b18a      	cbz	r2, 8008dfe <_dtoa_r+0x816>
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	3301      	adds	r3, #1
 8008dde:	9304      	str	r3, [sp, #16]
 8008de0:	9b05      	ldr	r3, [sp, #20]
 8008de2:	3301      	adds	r3, #1
 8008de4:	9305      	str	r3, [sp, #20]
 8008de6:	2301      	movs	r3, #1
 8008de8:	930a      	str	r3, [sp, #40]	; 0x28
 8008dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f47f af70 	bne.w	8008cd2 <_dtoa_r+0x6ea>
 8008df2:	2001      	movs	r0, #1
 8008df4:	e775      	b.n	8008ce2 <_dtoa_r+0x6fa>
 8008df6:	2300      	movs	r3, #0
 8008df8:	e7f6      	b.n	8008de8 <_dtoa_r+0x800>
 8008dfa:	9b02      	ldr	r3, [sp, #8]
 8008dfc:	e7f4      	b.n	8008de8 <_dtoa_r+0x800>
 8008dfe:	920a      	str	r2, [sp, #40]	; 0x28
 8008e00:	e7f3      	b.n	8008dea <_dtoa_r+0x802>
 8008e02:	d082      	beq.n	8008d0a <_dtoa_r+0x722>
 8008e04:	4610      	mov	r0, r2
 8008e06:	301c      	adds	r0, #28
 8008e08:	e778      	b.n	8008cfc <_dtoa_r+0x714>
 8008e0a:	f1b9 0f00 	cmp.w	r9, #0
 8008e0e:	dc37      	bgt.n	8008e80 <_dtoa_r+0x898>
 8008e10:	9b06      	ldr	r3, [sp, #24]
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	dd34      	ble.n	8008e80 <_dtoa_r+0x898>
 8008e16:	46ca      	mov	sl, r9
 8008e18:	f1ba 0f00 	cmp.w	sl, #0
 8008e1c:	d10d      	bne.n	8008e3a <_dtoa_r+0x852>
 8008e1e:	4621      	mov	r1, r4
 8008e20:	4653      	mov	r3, sl
 8008e22:	2205      	movs	r2, #5
 8008e24:	4630      	mov	r0, r6
 8008e26:	f000 fe35 	bl	8009a94 <__multadd>
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f001 f89a 	bl	8009f68 <__mcmp>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	f73f adeb 	bgt.w	8008a10 <_dtoa_r+0x428>
 8008e3a:	9b08      	ldr	r3, [sp, #32]
 8008e3c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008e40:	ea6f 0b03 	mvn.w	fp, r3
 8008e44:	f04f 0900 	mov.w	r9, #0
 8008e48:	4621      	mov	r1, r4
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f000 fe00 	bl	8009a50 <_Bfree>
 8008e50:	2f00      	cmp	r7, #0
 8008e52:	f43f aea8 	beq.w	8008ba6 <_dtoa_r+0x5be>
 8008e56:	f1b9 0f00 	cmp.w	r9, #0
 8008e5a:	d005      	beq.n	8008e68 <_dtoa_r+0x880>
 8008e5c:	45b9      	cmp	r9, r7
 8008e5e:	d003      	beq.n	8008e68 <_dtoa_r+0x880>
 8008e60:	4649      	mov	r1, r9
 8008e62:	4630      	mov	r0, r6
 8008e64:	f000 fdf4 	bl	8009a50 <_Bfree>
 8008e68:	4639      	mov	r1, r7
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	f000 fdf0 	bl	8009a50 <_Bfree>
 8008e70:	e699      	b.n	8008ba6 <_dtoa_r+0x5be>
 8008e72:	2400      	movs	r4, #0
 8008e74:	4627      	mov	r7, r4
 8008e76:	e7e0      	b.n	8008e3a <_dtoa_r+0x852>
 8008e78:	46bb      	mov	fp, r7
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	4607      	mov	r7, r0
 8008e7e:	e5c7      	b.n	8008a10 <_dtoa_r+0x428>
 8008e80:	9b07      	ldr	r3, [sp, #28]
 8008e82:	46ca      	mov	sl, r9
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8100 	beq.w	800908a <_dtoa_r+0xaa2>
 8008e8a:	f1b8 0f00 	cmp.w	r8, #0
 8008e8e:	dd05      	ble.n	8008e9c <_dtoa_r+0x8b4>
 8008e90:	4639      	mov	r1, r7
 8008e92:	4642      	mov	r2, r8
 8008e94:	4630      	mov	r0, r6
 8008e96:	f000 fff7 	bl	8009e88 <__lshift>
 8008e9a:	4607      	mov	r7, r0
 8008e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d05d      	beq.n	8008f5e <_dtoa_r+0x976>
 8008ea2:	6879      	ldr	r1, [r7, #4]
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f000 fd93 	bl	80099d0 <_Balloc>
 8008eaa:	4680      	mov	r8, r0
 8008eac:	b928      	cbnz	r0, 8008eba <_dtoa_r+0x8d2>
 8008eae:	4b82      	ldr	r3, [pc, #520]	; (80090b8 <_dtoa_r+0xad0>)
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008eb6:	f7ff bbaf 	b.w	8008618 <_dtoa_r+0x30>
 8008eba:	693a      	ldr	r2, [r7, #16]
 8008ebc:	3202      	adds	r2, #2
 8008ebe:	0092      	lsls	r2, r2, #2
 8008ec0:	f107 010c 	add.w	r1, r7, #12
 8008ec4:	300c      	adds	r0, #12
 8008ec6:	f7fd fe0d 	bl	8006ae4 <memcpy>
 8008eca:	2201      	movs	r2, #1
 8008ecc:	4641      	mov	r1, r8
 8008ece:	4630      	mov	r0, r6
 8008ed0:	f000 ffda 	bl	8009e88 <__lshift>
 8008ed4:	9b01      	ldr	r3, [sp, #4]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	9304      	str	r3, [sp, #16]
 8008eda:	9b01      	ldr	r3, [sp, #4]
 8008edc:	4453      	add	r3, sl
 8008ede:	9308      	str	r3, [sp, #32]
 8008ee0:	9b02      	ldr	r3, [sp, #8]
 8008ee2:	f003 0301 	and.w	r3, r3, #1
 8008ee6:	46b9      	mov	r9, r7
 8008ee8:	9307      	str	r3, [sp, #28]
 8008eea:	4607      	mov	r7, r0
 8008eec:	9b04      	ldr	r3, [sp, #16]
 8008eee:	4621      	mov	r1, r4
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	9302      	str	r3, [sp, #8]
 8008ef6:	f7ff faeb 	bl	80084d0 <quorem>
 8008efa:	4603      	mov	r3, r0
 8008efc:	3330      	adds	r3, #48	; 0x30
 8008efe:	9005      	str	r0, [sp, #20]
 8008f00:	4649      	mov	r1, r9
 8008f02:	4628      	mov	r0, r5
 8008f04:	9309      	str	r3, [sp, #36]	; 0x24
 8008f06:	f001 f82f 	bl	8009f68 <__mcmp>
 8008f0a:	463a      	mov	r2, r7
 8008f0c:	4682      	mov	sl, r0
 8008f0e:	4621      	mov	r1, r4
 8008f10:	4630      	mov	r0, r6
 8008f12:	f001 f845 	bl	8009fa0 <__mdiff>
 8008f16:	68c2      	ldr	r2, [r0, #12]
 8008f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f1a:	4680      	mov	r8, r0
 8008f1c:	bb0a      	cbnz	r2, 8008f62 <_dtoa_r+0x97a>
 8008f1e:	4601      	mov	r1, r0
 8008f20:	4628      	mov	r0, r5
 8008f22:	f001 f821 	bl	8009f68 <__mcmp>
 8008f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f28:	4602      	mov	r2, r0
 8008f2a:	4641      	mov	r1, r8
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8008f32:	f000 fd8d 	bl	8009a50 <_Bfree>
 8008f36:	9b06      	ldr	r3, [sp, #24]
 8008f38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f3a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008f3e:	ea43 0102 	orr.w	r1, r3, r2
 8008f42:	9b07      	ldr	r3, [sp, #28]
 8008f44:	430b      	orrs	r3, r1
 8008f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f48:	d10d      	bne.n	8008f66 <_dtoa_r+0x97e>
 8008f4a:	2b39      	cmp	r3, #57	; 0x39
 8008f4c:	d029      	beq.n	8008fa2 <_dtoa_r+0x9ba>
 8008f4e:	f1ba 0f00 	cmp.w	sl, #0
 8008f52:	dd01      	ble.n	8008f58 <_dtoa_r+0x970>
 8008f54:	9b05      	ldr	r3, [sp, #20]
 8008f56:	3331      	adds	r3, #49	; 0x31
 8008f58:	9a02      	ldr	r2, [sp, #8]
 8008f5a:	7013      	strb	r3, [r2, #0]
 8008f5c:	e774      	b.n	8008e48 <_dtoa_r+0x860>
 8008f5e:	4638      	mov	r0, r7
 8008f60:	e7b8      	b.n	8008ed4 <_dtoa_r+0x8ec>
 8008f62:	2201      	movs	r2, #1
 8008f64:	e7e1      	b.n	8008f2a <_dtoa_r+0x942>
 8008f66:	f1ba 0f00 	cmp.w	sl, #0
 8008f6a:	db06      	blt.n	8008f7a <_dtoa_r+0x992>
 8008f6c:	9906      	ldr	r1, [sp, #24]
 8008f6e:	ea41 0a0a 	orr.w	sl, r1, sl
 8008f72:	9907      	ldr	r1, [sp, #28]
 8008f74:	ea5a 0101 	orrs.w	r1, sl, r1
 8008f78:	d120      	bne.n	8008fbc <_dtoa_r+0x9d4>
 8008f7a:	2a00      	cmp	r2, #0
 8008f7c:	ddec      	ble.n	8008f58 <_dtoa_r+0x970>
 8008f7e:	4629      	mov	r1, r5
 8008f80:	2201      	movs	r2, #1
 8008f82:	4630      	mov	r0, r6
 8008f84:	9304      	str	r3, [sp, #16]
 8008f86:	f000 ff7f 	bl	8009e88 <__lshift>
 8008f8a:	4621      	mov	r1, r4
 8008f8c:	4605      	mov	r5, r0
 8008f8e:	f000 ffeb 	bl	8009f68 <__mcmp>
 8008f92:	2800      	cmp	r0, #0
 8008f94:	9b04      	ldr	r3, [sp, #16]
 8008f96:	dc02      	bgt.n	8008f9e <_dtoa_r+0x9b6>
 8008f98:	d1de      	bne.n	8008f58 <_dtoa_r+0x970>
 8008f9a:	07da      	lsls	r2, r3, #31
 8008f9c:	d5dc      	bpl.n	8008f58 <_dtoa_r+0x970>
 8008f9e:	2b39      	cmp	r3, #57	; 0x39
 8008fa0:	d1d8      	bne.n	8008f54 <_dtoa_r+0x96c>
 8008fa2:	9a02      	ldr	r2, [sp, #8]
 8008fa4:	2339      	movs	r3, #57	; 0x39
 8008fa6:	7013      	strb	r3, [r2, #0]
 8008fa8:	4643      	mov	r3, r8
 8008faa:	4698      	mov	r8, r3
 8008fac:	3b01      	subs	r3, #1
 8008fae:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008fb2:	2a39      	cmp	r2, #57	; 0x39
 8008fb4:	d051      	beq.n	800905a <_dtoa_r+0xa72>
 8008fb6:	3201      	adds	r2, #1
 8008fb8:	701a      	strb	r2, [r3, #0]
 8008fba:	e745      	b.n	8008e48 <_dtoa_r+0x860>
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	dd03      	ble.n	8008fc8 <_dtoa_r+0x9e0>
 8008fc0:	2b39      	cmp	r3, #57	; 0x39
 8008fc2:	d0ee      	beq.n	8008fa2 <_dtoa_r+0x9ba>
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	e7c7      	b.n	8008f58 <_dtoa_r+0x970>
 8008fc8:	9a04      	ldr	r2, [sp, #16]
 8008fca:	9908      	ldr	r1, [sp, #32]
 8008fcc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008fd0:	428a      	cmp	r2, r1
 8008fd2:	d02b      	beq.n	800902c <_dtoa_r+0xa44>
 8008fd4:	4629      	mov	r1, r5
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	220a      	movs	r2, #10
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f000 fd5a 	bl	8009a94 <__multadd>
 8008fe0:	45b9      	cmp	r9, r7
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	f04f 0300 	mov.w	r3, #0
 8008fe8:	f04f 020a 	mov.w	r2, #10
 8008fec:	4649      	mov	r1, r9
 8008fee:	4630      	mov	r0, r6
 8008ff0:	d107      	bne.n	8009002 <_dtoa_r+0xa1a>
 8008ff2:	f000 fd4f 	bl	8009a94 <__multadd>
 8008ff6:	4681      	mov	r9, r0
 8008ff8:	4607      	mov	r7, r0
 8008ffa:	9b04      	ldr	r3, [sp, #16]
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	9304      	str	r3, [sp, #16]
 8009000:	e774      	b.n	8008eec <_dtoa_r+0x904>
 8009002:	f000 fd47 	bl	8009a94 <__multadd>
 8009006:	4639      	mov	r1, r7
 8009008:	4681      	mov	r9, r0
 800900a:	2300      	movs	r3, #0
 800900c:	220a      	movs	r2, #10
 800900e:	4630      	mov	r0, r6
 8009010:	f000 fd40 	bl	8009a94 <__multadd>
 8009014:	4607      	mov	r7, r0
 8009016:	e7f0      	b.n	8008ffa <_dtoa_r+0xa12>
 8009018:	f1ba 0f00 	cmp.w	sl, #0
 800901c:	9a01      	ldr	r2, [sp, #4]
 800901e:	bfcc      	ite	gt
 8009020:	46d0      	movgt	r8, sl
 8009022:	f04f 0801 	movle.w	r8, #1
 8009026:	4490      	add	r8, r2
 8009028:	f04f 0900 	mov.w	r9, #0
 800902c:	4629      	mov	r1, r5
 800902e:	2201      	movs	r2, #1
 8009030:	4630      	mov	r0, r6
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	f000 ff28 	bl	8009e88 <__lshift>
 8009038:	4621      	mov	r1, r4
 800903a:	4605      	mov	r5, r0
 800903c:	f000 ff94 	bl	8009f68 <__mcmp>
 8009040:	2800      	cmp	r0, #0
 8009042:	dcb1      	bgt.n	8008fa8 <_dtoa_r+0x9c0>
 8009044:	d102      	bne.n	800904c <_dtoa_r+0xa64>
 8009046:	9b02      	ldr	r3, [sp, #8]
 8009048:	07db      	lsls	r3, r3, #31
 800904a:	d4ad      	bmi.n	8008fa8 <_dtoa_r+0x9c0>
 800904c:	4643      	mov	r3, r8
 800904e:	4698      	mov	r8, r3
 8009050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009054:	2a30      	cmp	r2, #48	; 0x30
 8009056:	d0fa      	beq.n	800904e <_dtoa_r+0xa66>
 8009058:	e6f6      	b.n	8008e48 <_dtoa_r+0x860>
 800905a:	9a01      	ldr	r2, [sp, #4]
 800905c:	429a      	cmp	r2, r3
 800905e:	d1a4      	bne.n	8008faa <_dtoa_r+0x9c2>
 8009060:	f10b 0b01 	add.w	fp, fp, #1
 8009064:	2331      	movs	r3, #49	; 0x31
 8009066:	e778      	b.n	8008f5a <_dtoa_r+0x972>
 8009068:	4b14      	ldr	r3, [pc, #80]	; (80090bc <_dtoa_r+0xad4>)
 800906a:	f7ff bb27 	b.w	80086bc <_dtoa_r+0xd4>
 800906e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009070:	2b00      	cmp	r3, #0
 8009072:	f47f ab03 	bne.w	800867c <_dtoa_r+0x94>
 8009076:	4b12      	ldr	r3, [pc, #72]	; (80090c0 <_dtoa_r+0xad8>)
 8009078:	f7ff bb20 	b.w	80086bc <_dtoa_r+0xd4>
 800907c:	f1ba 0f00 	cmp.w	sl, #0
 8009080:	dc03      	bgt.n	800908a <_dtoa_r+0xaa2>
 8009082:	9b06      	ldr	r3, [sp, #24]
 8009084:	2b02      	cmp	r3, #2
 8009086:	f73f aec7 	bgt.w	8008e18 <_dtoa_r+0x830>
 800908a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800908e:	4621      	mov	r1, r4
 8009090:	4628      	mov	r0, r5
 8009092:	f7ff fa1d 	bl	80084d0 <quorem>
 8009096:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800909a:	f808 3b01 	strb.w	r3, [r8], #1
 800909e:	9a01      	ldr	r2, [sp, #4]
 80090a0:	eba8 0202 	sub.w	r2, r8, r2
 80090a4:	4592      	cmp	sl, r2
 80090a6:	ddb7      	ble.n	8009018 <_dtoa_r+0xa30>
 80090a8:	4629      	mov	r1, r5
 80090aa:	2300      	movs	r3, #0
 80090ac:	220a      	movs	r2, #10
 80090ae:	4630      	mov	r0, r6
 80090b0:	f000 fcf0 	bl	8009a94 <__multadd>
 80090b4:	4605      	mov	r5, r0
 80090b6:	e7ea      	b.n	800908e <_dtoa_r+0xaa6>
 80090b8:	0800b4c0 	.word	0x0800b4c0
 80090bc:	0800b2c0 	.word	0x0800b2c0
 80090c0:	0800b441 	.word	0x0800b441

080090c4 <std>:
 80090c4:	2300      	movs	r3, #0
 80090c6:	b510      	push	{r4, lr}
 80090c8:	4604      	mov	r4, r0
 80090ca:	e9c0 3300 	strd	r3, r3, [r0]
 80090ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090d2:	6083      	str	r3, [r0, #8]
 80090d4:	8181      	strh	r1, [r0, #12]
 80090d6:	6643      	str	r3, [r0, #100]	; 0x64
 80090d8:	81c2      	strh	r2, [r0, #14]
 80090da:	6183      	str	r3, [r0, #24]
 80090dc:	4619      	mov	r1, r3
 80090de:	2208      	movs	r2, #8
 80090e0:	305c      	adds	r0, #92	; 0x5c
 80090e2:	f7fd fd0d 	bl	8006b00 <memset>
 80090e6:	4b05      	ldr	r3, [pc, #20]	; (80090fc <std+0x38>)
 80090e8:	6263      	str	r3, [r4, #36]	; 0x24
 80090ea:	4b05      	ldr	r3, [pc, #20]	; (8009100 <std+0x3c>)
 80090ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80090ee:	4b05      	ldr	r3, [pc, #20]	; (8009104 <std+0x40>)
 80090f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090f2:	4b05      	ldr	r3, [pc, #20]	; (8009108 <std+0x44>)
 80090f4:	6224      	str	r4, [r4, #32]
 80090f6:	6323      	str	r3, [r4, #48]	; 0x30
 80090f8:	bd10      	pop	{r4, pc}
 80090fa:	bf00      	nop
 80090fc:	0800aad9 	.word	0x0800aad9
 8009100:	0800aafb 	.word	0x0800aafb
 8009104:	0800ab33 	.word	0x0800ab33
 8009108:	0800ab57 	.word	0x0800ab57

0800910c <_cleanup_r>:
 800910c:	4901      	ldr	r1, [pc, #4]	; (8009114 <_cleanup_r+0x8>)
 800910e:	f000 b8af 	b.w	8009270 <_fwalk_reent>
 8009112:	bf00      	nop
 8009114:	0800aeb1 	.word	0x0800aeb1

08009118 <__sfmoreglue>:
 8009118:	b570      	push	{r4, r5, r6, lr}
 800911a:	2268      	movs	r2, #104	; 0x68
 800911c:	1e4d      	subs	r5, r1, #1
 800911e:	4355      	muls	r5, r2
 8009120:	460e      	mov	r6, r1
 8009122:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009126:	f001 f993 	bl	800a450 <_malloc_r>
 800912a:	4604      	mov	r4, r0
 800912c:	b140      	cbz	r0, 8009140 <__sfmoreglue+0x28>
 800912e:	2100      	movs	r1, #0
 8009130:	e9c0 1600 	strd	r1, r6, [r0]
 8009134:	300c      	adds	r0, #12
 8009136:	60a0      	str	r0, [r4, #8]
 8009138:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800913c:	f7fd fce0 	bl	8006b00 <memset>
 8009140:	4620      	mov	r0, r4
 8009142:	bd70      	pop	{r4, r5, r6, pc}

08009144 <__sfp_lock_acquire>:
 8009144:	4801      	ldr	r0, [pc, #4]	; (800914c <__sfp_lock_acquire+0x8>)
 8009146:	f000 bc26 	b.w	8009996 <__retarget_lock_acquire_recursive>
 800914a:	bf00      	nop
 800914c:	240003dd 	.word	0x240003dd

08009150 <__sfp_lock_release>:
 8009150:	4801      	ldr	r0, [pc, #4]	; (8009158 <__sfp_lock_release+0x8>)
 8009152:	f000 bc21 	b.w	8009998 <__retarget_lock_release_recursive>
 8009156:	bf00      	nop
 8009158:	240003dd 	.word	0x240003dd

0800915c <__sinit_lock_acquire>:
 800915c:	4801      	ldr	r0, [pc, #4]	; (8009164 <__sinit_lock_acquire+0x8>)
 800915e:	f000 bc1a 	b.w	8009996 <__retarget_lock_acquire_recursive>
 8009162:	bf00      	nop
 8009164:	240003de 	.word	0x240003de

08009168 <__sinit_lock_release>:
 8009168:	4801      	ldr	r0, [pc, #4]	; (8009170 <__sinit_lock_release+0x8>)
 800916a:	f000 bc15 	b.w	8009998 <__retarget_lock_release_recursive>
 800916e:	bf00      	nop
 8009170:	240003de 	.word	0x240003de

08009174 <__sinit>:
 8009174:	b510      	push	{r4, lr}
 8009176:	4604      	mov	r4, r0
 8009178:	f7ff fff0 	bl	800915c <__sinit_lock_acquire>
 800917c:	69a3      	ldr	r3, [r4, #24]
 800917e:	b11b      	cbz	r3, 8009188 <__sinit+0x14>
 8009180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009184:	f7ff bff0 	b.w	8009168 <__sinit_lock_release>
 8009188:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800918c:	6523      	str	r3, [r4, #80]	; 0x50
 800918e:	4b13      	ldr	r3, [pc, #76]	; (80091dc <__sinit+0x68>)
 8009190:	4a13      	ldr	r2, [pc, #76]	; (80091e0 <__sinit+0x6c>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	62a2      	str	r2, [r4, #40]	; 0x28
 8009196:	42a3      	cmp	r3, r4
 8009198:	bf04      	itt	eq
 800919a:	2301      	moveq	r3, #1
 800919c:	61a3      	streq	r3, [r4, #24]
 800919e:	4620      	mov	r0, r4
 80091a0:	f000 f820 	bl	80091e4 <__sfp>
 80091a4:	6060      	str	r0, [r4, #4]
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 f81c 	bl	80091e4 <__sfp>
 80091ac:	60a0      	str	r0, [r4, #8]
 80091ae:	4620      	mov	r0, r4
 80091b0:	f000 f818 	bl	80091e4 <__sfp>
 80091b4:	2200      	movs	r2, #0
 80091b6:	60e0      	str	r0, [r4, #12]
 80091b8:	2104      	movs	r1, #4
 80091ba:	6860      	ldr	r0, [r4, #4]
 80091bc:	f7ff ff82 	bl	80090c4 <std>
 80091c0:	68a0      	ldr	r0, [r4, #8]
 80091c2:	2201      	movs	r2, #1
 80091c4:	2109      	movs	r1, #9
 80091c6:	f7ff ff7d 	bl	80090c4 <std>
 80091ca:	68e0      	ldr	r0, [r4, #12]
 80091cc:	2202      	movs	r2, #2
 80091ce:	2112      	movs	r1, #18
 80091d0:	f7ff ff78 	bl	80090c4 <std>
 80091d4:	2301      	movs	r3, #1
 80091d6:	61a3      	str	r3, [r4, #24]
 80091d8:	e7d2      	b.n	8009180 <__sinit+0xc>
 80091da:	bf00      	nop
 80091dc:	0800b2ac 	.word	0x0800b2ac
 80091e0:	0800910d 	.word	0x0800910d

080091e4 <__sfp>:
 80091e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e6:	4607      	mov	r7, r0
 80091e8:	f7ff ffac 	bl	8009144 <__sfp_lock_acquire>
 80091ec:	4b1e      	ldr	r3, [pc, #120]	; (8009268 <__sfp+0x84>)
 80091ee:	681e      	ldr	r6, [r3, #0]
 80091f0:	69b3      	ldr	r3, [r6, #24]
 80091f2:	b913      	cbnz	r3, 80091fa <__sfp+0x16>
 80091f4:	4630      	mov	r0, r6
 80091f6:	f7ff ffbd 	bl	8009174 <__sinit>
 80091fa:	3648      	adds	r6, #72	; 0x48
 80091fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009200:	3b01      	subs	r3, #1
 8009202:	d503      	bpl.n	800920c <__sfp+0x28>
 8009204:	6833      	ldr	r3, [r6, #0]
 8009206:	b30b      	cbz	r3, 800924c <__sfp+0x68>
 8009208:	6836      	ldr	r6, [r6, #0]
 800920a:	e7f7      	b.n	80091fc <__sfp+0x18>
 800920c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009210:	b9d5      	cbnz	r5, 8009248 <__sfp+0x64>
 8009212:	4b16      	ldr	r3, [pc, #88]	; (800926c <__sfp+0x88>)
 8009214:	60e3      	str	r3, [r4, #12]
 8009216:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800921a:	6665      	str	r5, [r4, #100]	; 0x64
 800921c:	f000 fbba 	bl	8009994 <__retarget_lock_init_recursive>
 8009220:	f7ff ff96 	bl	8009150 <__sfp_lock_release>
 8009224:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009228:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800922c:	6025      	str	r5, [r4, #0]
 800922e:	61a5      	str	r5, [r4, #24]
 8009230:	2208      	movs	r2, #8
 8009232:	4629      	mov	r1, r5
 8009234:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009238:	f7fd fc62 	bl	8006b00 <memset>
 800923c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009240:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009244:	4620      	mov	r0, r4
 8009246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009248:	3468      	adds	r4, #104	; 0x68
 800924a:	e7d9      	b.n	8009200 <__sfp+0x1c>
 800924c:	2104      	movs	r1, #4
 800924e:	4638      	mov	r0, r7
 8009250:	f7ff ff62 	bl	8009118 <__sfmoreglue>
 8009254:	4604      	mov	r4, r0
 8009256:	6030      	str	r0, [r6, #0]
 8009258:	2800      	cmp	r0, #0
 800925a:	d1d5      	bne.n	8009208 <__sfp+0x24>
 800925c:	f7ff ff78 	bl	8009150 <__sfp_lock_release>
 8009260:	230c      	movs	r3, #12
 8009262:	603b      	str	r3, [r7, #0]
 8009264:	e7ee      	b.n	8009244 <__sfp+0x60>
 8009266:	bf00      	nop
 8009268:	0800b2ac 	.word	0x0800b2ac
 800926c:	ffff0001 	.word	0xffff0001

08009270 <_fwalk_reent>:
 8009270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009274:	4606      	mov	r6, r0
 8009276:	4688      	mov	r8, r1
 8009278:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800927c:	2700      	movs	r7, #0
 800927e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009282:	f1b9 0901 	subs.w	r9, r9, #1
 8009286:	d505      	bpl.n	8009294 <_fwalk_reent+0x24>
 8009288:	6824      	ldr	r4, [r4, #0]
 800928a:	2c00      	cmp	r4, #0
 800928c:	d1f7      	bne.n	800927e <_fwalk_reent+0xe>
 800928e:	4638      	mov	r0, r7
 8009290:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009294:	89ab      	ldrh	r3, [r5, #12]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d907      	bls.n	80092aa <_fwalk_reent+0x3a>
 800929a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800929e:	3301      	adds	r3, #1
 80092a0:	d003      	beq.n	80092aa <_fwalk_reent+0x3a>
 80092a2:	4629      	mov	r1, r5
 80092a4:	4630      	mov	r0, r6
 80092a6:	47c0      	blx	r8
 80092a8:	4307      	orrs	r7, r0
 80092aa:	3568      	adds	r5, #104	; 0x68
 80092ac:	e7e9      	b.n	8009282 <_fwalk_reent+0x12>

080092ae <rshift>:
 80092ae:	6903      	ldr	r3, [r0, #16]
 80092b0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80092b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092b8:	ea4f 1261 	mov.w	r2, r1, asr #5
 80092bc:	f100 0414 	add.w	r4, r0, #20
 80092c0:	dd45      	ble.n	800934e <rshift+0xa0>
 80092c2:	f011 011f 	ands.w	r1, r1, #31
 80092c6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80092ca:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80092ce:	d10c      	bne.n	80092ea <rshift+0x3c>
 80092d0:	f100 0710 	add.w	r7, r0, #16
 80092d4:	4629      	mov	r1, r5
 80092d6:	42b1      	cmp	r1, r6
 80092d8:	d334      	bcc.n	8009344 <rshift+0x96>
 80092da:	1a9b      	subs	r3, r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	1eea      	subs	r2, r5, #3
 80092e0:	4296      	cmp	r6, r2
 80092e2:	bf38      	it	cc
 80092e4:	2300      	movcc	r3, #0
 80092e6:	4423      	add	r3, r4
 80092e8:	e015      	b.n	8009316 <rshift+0x68>
 80092ea:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80092ee:	f1c1 0820 	rsb	r8, r1, #32
 80092f2:	40cf      	lsrs	r7, r1
 80092f4:	f105 0e04 	add.w	lr, r5, #4
 80092f8:	46a1      	mov	r9, r4
 80092fa:	4576      	cmp	r6, lr
 80092fc:	46f4      	mov	ip, lr
 80092fe:	d815      	bhi.n	800932c <rshift+0x7e>
 8009300:	1a9a      	subs	r2, r3, r2
 8009302:	0092      	lsls	r2, r2, #2
 8009304:	3a04      	subs	r2, #4
 8009306:	3501      	adds	r5, #1
 8009308:	42ae      	cmp	r6, r5
 800930a:	bf38      	it	cc
 800930c:	2200      	movcc	r2, #0
 800930e:	18a3      	adds	r3, r4, r2
 8009310:	50a7      	str	r7, [r4, r2]
 8009312:	b107      	cbz	r7, 8009316 <rshift+0x68>
 8009314:	3304      	adds	r3, #4
 8009316:	1b1a      	subs	r2, r3, r4
 8009318:	42a3      	cmp	r3, r4
 800931a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800931e:	bf08      	it	eq
 8009320:	2300      	moveq	r3, #0
 8009322:	6102      	str	r2, [r0, #16]
 8009324:	bf08      	it	eq
 8009326:	6143      	streq	r3, [r0, #20]
 8009328:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800932c:	f8dc c000 	ldr.w	ip, [ip]
 8009330:	fa0c fc08 	lsl.w	ip, ip, r8
 8009334:	ea4c 0707 	orr.w	r7, ip, r7
 8009338:	f849 7b04 	str.w	r7, [r9], #4
 800933c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009340:	40cf      	lsrs	r7, r1
 8009342:	e7da      	b.n	80092fa <rshift+0x4c>
 8009344:	f851 cb04 	ldr.w	ip, [r1], #4
 8009348:	f847 cf04 	str.w	ip, [r7, #4]!
 800934c:	e7c3      	b.n	80092d6 <rshift+0x28>
 800934e:	4623      	mov	r3, r4
 8009350:	e7e1      	b.n	8009316 <rshift+0x68>

08009352 <__hexdig_fun>:
 8009352:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009356:	2b09      	cmp	r3, #9
 8009358:	d802      	bhi.n	8009360 <__hexdig_fun+0xe>
 800935a:	3820      	subs	r0, #32
 800935c:	b2c0      	uxtb	r0, r0
 800935e:	4770      	bx	lr
 8009360:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009364:	2b05      	cmp	r3, #5
 8009366:	d801      	bhi.n	800936c <__hexdig_fun+0x1a>
 8009368:	3847      	subs	r0, #71	; 0x47
 800936a:	e7f7      	b.n	800935c <__hexdig_fun+0xa>
 800936c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009370:	2b05      	cmp	r3, #5
 8009372:	d801      	bhi.n	8009378 <__hexdig_fun+0x26>
 8009374:	3827      	subs	r0, #39	; 0x27
 8009376:	e7f1      	b.n	800935c <__hexdig_fun+0xa>
 8009378:	2000      	movs	r0, #0
 800937a:	4770      	bx	lr

0800937c <__gethex>:
 800937c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009380:	ed2d 8b02 	vpush	{d8}
 8009384:	b089      	sub	sp, #36	; 0x24
 8009386:	ee08 0a10 	vmov	s16, r0
 800938a:	9304      	str	r3, [sp, #16]
 800938c:	4bb4      	ldr	r3, [pc, #720]	; (8009660 <__gethex+0x2e4>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	9301      	str	r3, [sp, #4]
 8009392:	4618      	mov	r0, r3
 8009394:	468b      	mov	fp, r1
 8009396:	4690      	mov	r8, r2
 8009398:	f7f6 ffa2 	bl	80002e0 <strlen>
 800939c:	9b01      	ldr	r3, [sp, #4]
 800939e:	f8db 2000 	ldr.w	r2, [fp]
 80093a2:	4403      	add	r3, r0
 80093a4:	4682      	mov	sl, r0
 80093a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80093aa:	9305      	str	r3, [sp, #20]
 80093ac:	1c93      	adds	r3, r2, #2
 80093ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80093b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80093b6:	32fe      	adds	r2, #254	; 0xfe
 80093b8:	18d1      	adds	r1, r2, r3
 80093ba:	461f      	mov	r7, r3
 80093bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80093c0:	9100      	str	r1, [sp, #0]
 80093c2:	2830      	cmp	r0, #48	; 0x30
 80093c4:	d0f8      	beq.n	80093b8 <__gethex+0x3c>
 80093c6:	f7ff ffc4 	bl	8009352 <__hexdig_fun>
 80093ca:	4604      	mov	r4, r0
 80093cc:	2800      	cmp	r0, #0
 80093ce:	d13a      	bne.n	8009446 <__gethex+0xca>
 80093d0:	9901      	ldr	r1, [sp, #4]
 80093d2:	4652      	mov	r2, sl
 80093d4:	4638      	mov	r0, r7
 80093d6:	f001 fbc2 	bl	800ab5e <strncmp>
 80093da:	4605      	mov	r5, r0
 80093dc:	2800      	cmp	r0, #0
 80093de:	d168      	bne.n	80094b2 <__gethex+0x136>
 80093e0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80093e4:	eb07 060a 	add.w	r6, r7, sl
 80093e8:	f7ff ffb3 	bl	8009352 <__hexdig_fun>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d062      	beq.n	80094b6 <__gethex+0x13a>
 80093f0:	4633      	mov	r3, r6
 80093f2:	7818      	ldrb	r0, [r3, #0]
 80093f4:	2830      	cmp	r0, #48	; 0x30
 80093f6:	461f      	mov	r7, r3
 80093f8:	f103 0301 	add.w	r3, r3, #1
 80093fc:	d0f9      	beq.n	80093f2 <__gethex+0x76>
 80093fe:	f7ff ffa8 	bl	8009352 <__hexdig_fun>
 8009402:	2301      	movs	r3, #1
 8009404:	fab0 f480 	clz	r4, r0
 8009408:	0964      	lsrs	r4, r4, #5
 800940a:	4635      	mov	r5, r6
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	463a      	mov	r2, r7
 8009410:	4616      	mov	r6, r2
 8009412:	3201      	adds	r2, #1
 8009414:	7830      	ldrb	r0, [r6, #0]
 8009416:	f7ff ff9c 	bl	8009352 <__hexdig_fun>
 800941a:	2800      	cmp	r0, #0
 800941c:	d1f8      	bne.n	8009410 <__gethex+0x94>
 800941e:	9901      	ldr	r1, [sp, #4]
 8009420:	4652      	mov	r2, sl
 8009422:	4630      	mov	r0, r6
 8009424:	f001 fb9b 	bl	800ab5e <strncmp>
 8009428:	b980      	cbnz	r0, 800944c <__gethex+0xd0>
 800942a:	b94d      	cbnz	r5, 8009440 <__gethex+0xc4>
 800942c:	eb06 050a 	add.w	r5, r6, sl
 8009430:	462a      	mov	r2, r5
 8009432:	4616      	mov	r6, r2
 8009434:	3201      	adds	r2, #1
 8009436:	7830      	ldrb	r0, [r6, #0]
 8009438:	f7ff ff8b 	bl	8009352 <__hexdig_fun>
 800943c:	2800      	cmp	r0, #0
 800943e:	d1f8      	bne.n	8009432 <__gethex+0xb6>
 8009440:	1bad      	subs	r5, r5, r6
 8009442:	00ad      	lsls	r5, r5, #2
 8009444:	e004      	b.n	8009450 <__gethex+0xd4>
 8009446:	2400      	movs	r4, #0
 8009448:	4625      	mov	r5, r4
 800944a:	e7e0      	b.n	800940e <__gethex+0x92>
 800944c:	2d00      	cmp	r5, #0
 800944e:	d1f7      	bne.n	8009440 <__gethex+0xc4>
 8009450:	7833      	ldrb	r3, [r6, #0]
 8009452:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009456:	2b50      	cmp	r3, #80	; 0x50
 8009458:	d13b      	bne.n	80094d2 <__gethex+0x156>
 800945a:	7873      	ldrb	r3, [r6, #1]
 800945c:	2b2b      	cmp	r3, #43	; 0x2b
 800945e:	d02c      	beq.n	80094ba <__gethex+0x13e>
 8009460:	2b2d      	cmp	r3, #45	; 0x2d
 8009462:	d02e      	beq.n	80094c2 <__gethex+0x146>
 8009464:	1c71      	adds	r1, r6, #1
 8009466:	f04f 0900 	mov.w	r9, #0
 800946a:	7808      	ldrb	r0, [r1, #0]
 800946c:	f7ff ff71 	bl	8009352 <__hexdig_fun>
 8009470:	1e43      	subs	r3, r0, #1
 8009472:	b2db      	uxtb	r3, r3
 8009474:	2b18      	cmp	r3, #24
 8009476:	d82c      	bhi.n	80094d2 <__gethex+0x156>
 8009478:	f1a0 0210 	sub.w	r2, r0, #16
 800947c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009480:	f7ff ff67 	bl	8009352 <__hexdig_fun>
 8009484:	1e43      	subs	r3, r0, #1
 8009486:	b2db      	uxtb	r3, r3
 8009488:	2b18      	cmp	r3, #24
 800948a:	d91d      	bls.n	80094c8 <__gethex+0x14c>
 800948c:	f1b9 0f00 	cmp.w	r9, #0
 8009490:	d000      	beq.n	8009494 <__gethex+0x118>
 8009492:	4252      	negs	r2, r2
 8009494:	4415      	add	r5, r2
 8009496:	f8cb 1000 	str.w	r1, [fp]
 800949a:	b1e4      	cbz	r4, 80094d6 <__gethex+0x15a>
 800949c:	9b00      	ldr	r3, [sp, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	bf14      	ite	ne
 80094a2:	2700      	movne	r7, #0
 80094a4:	2706      	moveq	r7, #6
 80094a6:	4638      	mov	r0, r7
 80094a8:	b009      	add	sp, #36	; 0x24
 80094aa:	ecbd 8b02 	vpop	{d8}
 80094ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b2:	463e      	mov	r6, r7
 80094b4:	4625      	mov	r5, r4
 80094b6:	2401      	movs	r4, #1
 80094b8:	e7ca      	b.n	8009450 <__gethex+0xd4>
 80094ba:	f04f 0900 	mov.w	r9, #0
 80094be:	1cb1      	adds	r1, r6, #2
 80094c0:	e7d3      	b.n	800946a <__gethex+0xee>
 80094c2:	f04f 0901 	mov.w	r9, #1
 80094c6:	e7fa      	b.n	80094be <__gethex+0x142>
 80094c8:	230a      	movs	r3, #10
 80094ca:	fb03 0202 	mla	r2, r3, r2, r0
 80094ce:	3a10      	subs	r2, #16
 80094d0:	e7d4      	b.n	800947c <__gethex+0x100>
 80094d2:	4631      	mov	r1, r6
 80094d4:	e7df      	b.n	8009496 <__gethex+0x11a>
 80094d6:	1bf3      	subs	r3, r6, r7
 80094d8:	3b01      	subs	r3, #1
 80094da:	4621      	mov	r1, r4
 80094dc:	2b07      	cmp	r3, #7
 80094de:	dc0b      	bgt.n	80094f8 <__gethex+0x17c>
 80094e0:	ee18 0a10 	vmov	r0, s16
 80094e4:	f000 fa74 	bl	80099d0 <_Balloc>
 80094e8:	4604      	mov	r4, r0
 80094ea:	b940      	cbnz	r0, 80094fe <__gethex+0x182>
 80094ec:	4b5d      	ldr	r3, [pc, #372]	; (8009664 <__gethex+0x2e8>)
 80094ee:	4602      	mov	r2, r0
 80094f0:	21de      	movs	r1, #222	; 0xde
 80094f2:	485d      	ldr	r0, [pc, #372]	; (8009668 <__gethex+0x2ec>)
 80094f4:	f001 fc28 	bl	800ad48 <__assert_func>
 80094f8:	3101      	adds	r1, #1
 80094fa:	105b      	asrs	r3, r3, #1
 80094fc:	e7ee      	b.n	80094dc <__gethex+0x160>
 80094fe:	f100 0914 	add.w	r9, r0, #20
 8009502:	f04f 0b00 	mov.w	fp, #0
 8009506:	f1ca 0301 	rsb	r3, sl, #1
 800950a:	f8cd 9008 	str.w	r9, [sp, #8]
 800950e:	f8cd b000 	str.w	fp, [sp]
 8009512:	9306      	str	r3, [sp, #24]
 8009514:	42b7      	cmp	r7, r6
 8009516:	d340      	bcc.n	800959a <__gethex+0x21e>
 8009518:	9802      	ldr	r0, [sp, #8]
 800951a:	9b00      	ldr	r3, [sp, #0]
 800951c:	f840 3b04 	str.w	r3, [r0], #4
 8009520:	eba0 0009 	sub.w	r0, r0, r9
 8009524:	1080      	asrs	r0, r0, #2
 8009526:	0146      	lsls	r6, r0, #5
 8009528:	6120      	str	r0, [r4, #16]
 800952a:	4618      	mov	r0, r3
 800952c:	f000 fb42 	bl	8009bb4 <__hi0bits>
 8009530:	1a30      	subs	r0, r6, r0
 8009532:	f8d8 6000 	ldr.w	r6, [r8]
 8009536:	42b0      	cmp	r0, r6
 8009538:	dd63      	ble.n	8009602 <__gethex+0x286>
 800953a:	1b87      	subs	r7, r0, r6
 800953c:	4639      	mov	r1, r7
 800953e:	4620      	mov	r0, r4
 8009540:	f000 fee3 	bl	800a30a <__any_on>
 8009544:	4682      	mov	sl, r0
 8009546:	b1a8      	cbz	r0, 8009574 <__gethex+0x1f8>
 8009548:	1e7b      	subs	r3, r7, #1
 800954a:	1159      	asrs	r1, r3, #5
 800954c:	f003 021f 	and.w	r2, r3, #31
 8009550:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009554:	f04f 0a01 	mov.w	sl, #1
 8009558:	fa0a f202 	lsl.w	r2, sl, r2
 800955c:	420a      	tst	r2, r1
 800955e:	d009      	beq.n	8009574 <__gethex+0x1f8>
 8009560:	4553      	cmp	r3, sl
 8009562:	dd05      	ble.n	8009570 <__gethex+0x1f4>
 8009564:	1eb9      	subs	r1, r7, #2
 8009566:	4620      	mov	r0, r4
 8009568:	f000 fecf 	bl	800a30a <__any_on>
 800956c:	2800      	cmp	r0, #0
 800956e:	d145      	bne.n	80095fc <__gethex+0x280>
 8009570:	f04f 0a02 	mov.w	sl, #2
 8009574:	4639      	mov	r1, r7
 8009576:	4620      	mov	r0, r4
 8009578:	f7ff fe99 	bl	80092ae <rshift>
 800957c:	443d      	add	r5, r7
 800957e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009582:	42ab      	cmp	r3, r5
 8009584:	da4c      	bge.n	8009620 <__gethex+0x2a4>
 8009586:	ee18 0a10 	vmov	r0, s16
 800958a:	4621      	mov	r1, r4
 800958c:	f000 fa60 	bl	8009a50 <_Bfree>
 8009590:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009592:	2300      	movs	r3, #0
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	27a3      	movs	r7, #163	; 0xa3
 8009598:	e785      	b.n	80094a6 <__gethex+0x12a>
 800959a:	1e73      	subs	r3, r6, #1
 800959c:	9a05      	ldr	r2, [sp, #20]
 800959e:	9303      	str	r3, [sp, #12]
 80095a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d019      	beq.n	80095dc <__gethex+0x260>
 80095a8:	f1bb 0f20 	cmp.w	fp, #32
 80095ac:	d107      	bne.n	80095be <__gethex+0x242>
 80095ae:	9b02      	ldr	r3, [sp, #8]
 80095b0:	9a00      	ldr	r2, [sp, #0]
 80095b2:	f843 2b04 	str.w	r2, [r3], #4
 80095b6:	9302      	str	r3, [sp, #8]
 80095b8:	2300      	movs	r3, #0
 80095ba:	9300      	str	r3, [sp, #0]
 80095bc:	469b      	mov	fp, r3
 80095be:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80095c2:	f7ff fec6 	bl	8009352 <__hexdig_fun>
 80095c6:	9b00      	ldr	r3, [sp, #0]
 80095c8:	f000 000f 	and.w	r0, r0, #15
 80095cc:	fa00 f00b 	lsl.w	r0, r0, fp
 80095d0:	4303      	orrs	r3, r0
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	f10b 0b04 	add.w	fp, fp, #4
 80095d8:	9b03      	ldr	r3, [sp, #12]
 80095da:	e00d      	b.n	80095f8 <__gethex+0x27c>
 80095dc:	9b03      	ldr	r3, [sp, #12]
 80095de:	9a06      	ldr	r2, [sp, #24]
 80095e0:	4413      	add	r3, r2
 80095e2:	42bb      	cmp	r3, r7
 80095e4:	d3e0      	bcc.n	80095a8 <__gethex+0x22c>
 80095e6:	4618      	mov	r0, r3
 80095e8:	9901      	ldr	r1, [sp, #4]
 80095ea:	9307      	str	r3, [sp, #28]
 80095ec:	4652      	mov	r2, sl
 80095ee:	f001 fab6 	bl	800ab5e <strncmp>
 80095f2:	9b07      	ldr	r3, [sp, #28]
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d1d7      	bne.n	80095a8 <__gethex+0x22c>
 80095f8:	461e      	mov	r6, r3
 80095fa:	e78b      	b.n	8009514 <__gethex+0x198>
 80095fc:	f04f 0a03 	mov.w	sl, #3
 8009600:	e7b8      	b.n	8009574 <__gethex+0x1f8>
 8009602:	da0a      	bge.n	800961a <__gethex+0x29e>
 8009604:	1a37      	subs	r7, r6, r0
 8009606:	4621      	mov	r1, r4
 8009608:	ee18 0a10 	vmov	r0, s16
 800960c:	463a      	mov	r2, r7
 800960e:	f000 fc3b 	bl	8009e88 <__lshift>
 8009612:	1bed      	subs	r5, r5, r7
 8009614:	4604      	mov	r4, r0
 8009616:	f100 0914 	add.w	r9, r0, #20
 800961a:	f04f 0a00 	mov.w	sl, #0
 800961e:	e7ae      	b.n	800957e <__gethex+0x202>
 8009620:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009624:	42a8      	cmp	r0, r5
 8009626:	dd72      	ble.n	800970e <__gethex+0x392>
 8009628:	1b45      	subs	r5, r0, r5
 800962a:	42ae      	cmp	r6, r5
 800962c:	dc36      	bgt.n	800969c <__gethex+0x320>
 800962e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009632:	2b02      	cmp	r3, #2
 8009634:	d02a      	beq.n	800968c <__gethex+0x310>
 8009636:	2b03      	cmp	r3, #3
 8009638:	d02c      	beq.n	8009694 <__gethex+0x318>
 800963a:	2b01      	cmp	r3, #1
 800963c:	d11c      	bne.n	8009678 <__gethex+0x2fc>
 800963e:	42ae      	cmp	r6, r5
 8009640:	d11a      	bne.n	8009678 <__gethex+0x2fc>
 8009642:	2e01      	cmp	r6, #1
 8009644:	d112      	bne.n	800966c <__gethex+0x2f0>
 8009646:	9a04      	ldr	r2, [sp, #16]
 8009648:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	2301      	movs	r3, #1
 8009650:	6123      	str	r3, [r4, #16]
 8009652:	f8c9 3000 	str.w	r3, [r9]
 8009656:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009658:	2762      	movs	r7, #98	; 0x62
 800965a:	601c      	str	r4, [r3, #0]
 800965c:	e723      	b.n	80094a6 <__gethex+0x12a>
 800965e:	bf00      	nop
 8009660:	0800b59c 	.word	0x0800b59c
 8009664:	0800b4c0 	.word	0x0800b4c0
 8009668:	0800b534 	.word	0x0800b534
 800966c:	1e71      	subs	r1, r6, #1
 800966e:	4620      	mov	r0, r4
 8009670:	f000 fe4b 	bl	800a30a <__any_on>
 8009674:	2800      	cmp	r0, #0
 8009676:	d1e6      	bne.n	8009646 <__gethex+0x2ca>
 8009678:	ee18 0a10 	vmov	r0, s16
 800967c:	4621      	mov	r1, r4
 800967e:	f000 f9e7 	bl	8009a50 <_Bfree>
 8009682:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009684:	2300      	movs	r3, #0
 8009686:	6013      	str	r3, [r2, #0]
 8009688:	2750      	movs	r7, #80	; 0x50
 800968a:	e70c      	b.n	80094a6 <__gethex+0x12a>
 800968c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1f2      	bne.n	8009678 <__gethex+0x2fc>
 8009692:	e7d8      	b.n	8009646 <__gethex+0x2ca>
 8009694:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1d5      	bne.n	8009646 <__gethex+0x2ca>
 800969a:	e7ed      	b.n	8009678 <__gethex+0x2fc>
 800969c:	1e6f      	subs	r7, r5, #1
 800969e:	f1ba 0f00 	cmp.w	sl, #0
 80096a2:	d131      	bne.n	8009708 <__gethex+0x38c>
 80096a4:	b127      	cbz	r7, 80096b0 <__gethex+0x334>
 80096a6:	4639      	mov	r1, r7
 80096a8:	4620      	mov	r0, r4
 80096aa:	f000 fe2e 	bl	800a30a <__any_on>
 80096ae:	4682      	mov	sl, r0
 80096b0:	117b      	asrs	r3, r7, #5
 80096b2:	2101      	movs	r1, #1
 80096b4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80096b8:	f007 071f 	and.w	r7, r7, #31
 80096bc:	fa01 f707 	lsl.w	r7, r1, r7
 80096c0:	421f      	tst	r7, r3
 80096c2:	4629      	mov	r1, r5
 80096c4:	4620      	mov	r0, r4
 80096c6:	bf18      	it	ne
 80096c8:	f04a 0a02 	orrne.w	sl, sl, #2
 80096cc:	1b76      	subs	r6, r6, r5
 80096ce:	f7ff fdee 	bl	80092ae <rshift>
 80096d2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80096d6:	2702      	movs	r7, #2
 80096d8:	f1ba 0f00 	cmp.w	sl, #0
 80096dc:	d048      	beq.n	8009770 <__gethex+0x3f4>
 80096de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096e2:	2b02      	cmp	r3, #2
 80096e4:	d015      	beq.n	8009712 <__gethex+0x396>
 80096e6:	2b03      	cmp	r3, #3
 80096e8:	d017      	beq.n	800971a <__gethex+0x39e>
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d109      	bne.n	8009702 <__gethex+0x386>
 80096ee:	f01a 0f02 	tst.w	sl, #2
 80096f2:	d006      	beq.n	8009702 <__gethex+0x386>
 80096f4:	f8d9 0000 	ldr.w	r0, [r9]
 80096f8:	ea4a 0a00 	orr.w	sl, sl, r0
 80096fc:	f01a 0f01 	tst.w	sl, #1
 8009700:	d10e      	bne.n	8009720 <__gethex+0x3a4>
 8009702:	f047 0710 	orr.w	r7, r7, #16
 8009706:	e033      	b.n	8009770 <__gethex+0x3f4>
 8009708:	f04f 0a01 	mov.w	sl, #1
 800970c:	e7d0      	b.n	80096b0 <__gethex+0x334>
 800970e:	2701      	movs	r7, #1
 8009710:	e7e2      	b.n	80096d8 <__gethex+0x35c>
 8009712:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009714:	f1c3 0301 	rsb	r3, r3, #1
 8009718:	9315      	str	r3, [sp, #84]	; 0x54
 800971a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800971c:	2b00      	cmp	r3, #0
 800971e:	d0f0      	beq.n	8009702 <__gethex+0x386>
 8009720:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009724:	f104 0314 	add.w	r3, r4, #20
 8009728:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800972c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009730:	f04f 0c00 	mov.w	ip, #0
 8009734:	4618      	mov	r0, r3
 8009736:	f853 2b04 	ldr.w	r2, [r3], #4
 800973a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800973e:	d01c      	beq.n	800977a <__gethex+0x3fe>
 8009740:	3201      	adds	r2, #1
 8009742:	6002      	str	r2, [r0, #0]
 8009744:	2f02      	cmp	r7, #2
 8009746:	f104 0314 	add.w	r3, r4, #20
 800974a:	d13f      	bne.n	80097cc <__gethex+0x450>
 800974c:	f8d8 2000 	ldr.w	r2, [r8]
 8009750:	3a01      	subs	r2, #1
 8009752:	42b2      	cmp	r2, r6
 8009754:	d10a      	bne.n	800976c <__gethex+0x3f0>
 8009756:	1171      	asrs	r1, r6, #5
 8009758:	2201      	movs	r2, #1
 800975a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800975e:	f006 061f 	and.w	r6, r6, #31
 8009762:	fa02 f606 	lsl.w	r6, r2, r6
 8009766:	421e      	tst	r6, r3
 8009768:	bf18      	it	ne
 800976a:	4617      	movne	r7, r2
 800976c:	f047 0720 	orr.w	r7, r7, #32
 8009770:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009772:	601c      	str	r4, [r3, #0]
 8009774:	9b04      	ldr	r3, [sp, #16]
 8009776:	601d      	str	r5, [r3, #0]
 8009778:	e695      	b.n	80094a6 <__gethex+0x12a>
 800977a:	4299      	cmp	r1, r3
 800977c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009780:	d8d8      	bhi.n	8009734 <__gethex+0x3b8>
 8009782:	68a3      	ldr	r3, [r4, #8]
 8009784:	459b      	cmp	fp, r3
 8009786:	db19      	blt.n	80097bc <__gethex+0x440>
 8009788:	6861      	ldr	r1, [r4, #4]
 800978a:	ee18 0a10 	vmov	r0, s16
 800978e:	3101      	adds	r1, #1
 8009790:	f000 f91e 	bl	80099d0 <_Balloc>
 8009794:	4681      	mov	r9, r0
 8009796:	b918      	cbnz	r0, 80097a0 <__gethex+0x424>
 8009798:	4b1a      	ldr	r3, [pc, #104]	; (8009804 <__gethex+0x488>)
 800979a:	4602      	mov	r2, r0
 800979c:	2184      	movs	r1, #132	; 0x84
 800979e:	e6a8      	b.n	80094f2 <__gethex+0x176>
 80097a0:	6922      	ldr	r2, [r4, #16]
 80097a2:	3202      	adds	r2, #2
 80097a4:	f104 010c 	add.w	r1, r4, #12
 80097a8:	0092      	lsls	r2, r2, #2
 80097aa:	300c      	adds	r0, #12
 80097ac:	f7fd f99a 	bl	8006ae4 <memcpy>
 80097b0:	4621      	mov	r1, r4
 80097b2:	ee18 0a10 	vmov	r0, s16
 80097b6:	f000 f94b 	bl	8009a50 <_Bfree>
 80097ba:	464c      	mov	r4, r9
 80097bc:	6923      	ldr	r3, [r4, #16]
 80097be:	1c5a      	adds	r2, r3, #1
 80097c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097c4:	6122      	str	r2, [r4, #16]
 80097c6:	2201      	movs	r2, #1
 80097c8:	615a      	str	r2, [r3, #20]
 80097ca:	e7bb      	b.n	8009744 <__gethex+0x3c8>
 80097cc:	6922      	ldr	r2, [r4, #16]
 80097ce:	455a      	cmp	r2, fp
 80097d0:	dd0b      	ble.n	80097ea <__gethex+0x46e>
 80097d2:	2101      	movs	r1, #1
 80097d4:	4620      	mov	r0, r4
 80097d6:	f7ff fd6a 	bl	80092ae <rshift>
 80097da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097de:	3501      	adds	r5, #1
 80097e0:	42ab      	cmp	r3, r5
 80097e2:	f6ff aed0 	blt.w	8009586 <__gethex+0x20a>
 80097e6:	2701      	movs	r7, #1
 80097e8:	e7c0      	b.n	800976c <__gethex+0x3f0>
 80097ea:	f016 061f 	ands.w	r6, r6, #31
 80097ee:	d0fa      	beq.n	80097e6 <__gethex+0x46a>
 80097f0:	4453      	add	r3, sl
 80097f2:	f1c6 0620 	rsb	r6, r6, #32
 80097f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80097fa:	f000 f9db 	bl	8009bb4 <__hi0bits>
 80097fe:	42b0      	cmp	r0, r6
 8009800:	dbe7      	blt.n	80097d2 <__gethex+0x456>
 8009802:	e7f0      	b.n	80097e6 <__gethex+0x46a>
 8009804:	0800b4c0 	.word	0x0800b4c0

08009808 <L_shift>:
 8009808:	f1c2 0208 	rsb	r2, r2, #8
 800980c:	0092      	lsls	r2, r2, #2
 800980e:	b570      	push	{r4, r5, r6, lr}
 8009810:	f1c2 0620 	rsb	r6, r2, #32
 8009814:	6843      	ldr	r3, [r0, #4]
 8009816:	6804      	ldr	r4, [r0, #0]
 8009818:	fa03 f506 	lsl.w	r5, r3, r6
 800981c:	432c      	orrs	r4, r5
 800981e:	40d3      	lsrs	r3, r2
 8009820:	6004      	str	r4, [r0, #0]
 8009822:	f840 3f04 	str.w	r3, [r0, #4]!
 8009826:	4288      	cmp	r0, r1
 8009828:	d3f4      	bcc.n	8009814 <L_shift+0xc>
 800982a:	bd70      	pop	{r4, r5, r6, pc}

0800982c <__match>:
 800982c:	b530      	push	{r4, r5, lr}
 800982e:	6803      	ldr	r3, [r0, #0]
 8009830:	3301      	adds	r3, #1
 8009832:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009836:	b914      	cbnz	r4, 800983e <__match+0x12>
 8009838:	6003      	str	r3, [r0, #0]
 800983a:	2001      	movs	r0, #1
 800983c:	bd30      	pop	{r4, r5, pc}
 800983e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009842:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009846:	2d19      	cmp	r5, #25
 8009848:	bf98      	it	ls
 800984a:	3220      	addls	r2, #32
 800984c:	42a2      	cmp	r2, r4
 800984e:	d0f0      	beq.n	8009832 <__match+0x6>
 8009850:	2000      	movs	r0, #0
 8009852:	e7f3      	b.n	800983c <__match+0x10>

08009854 <__hexnan>:
 8009854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009858:	680b      	ldr	r3, [r1, #0]
 800985a:	115e      	asrs	r6, r3, #5
 800985c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009860:	f013 031f 	ands.w	r3, r3, #31
 8009864:	b087      	sub	sp, #28
 8009866:	bf18      	it	ne
 8009868:	3604      	addne	r6, #4
 800986a:	2500      	movs	r5, #0
 800986c:	1f37      	subs	r7, r6, #4
 800986e:	4690      	mov	r8, r2
 8009870:	6802      	ldr	r2, [r0, #0]
 8009872:	9301      	str	r3, [sp, #4]
 8009874:	4682      	mov	sl, r0
 8009876:	f846 5c04 	str.w	r5, [r6, #-4]
 800987a:	46b9      	mov	r9, r7
 800987c:	463c      	mov	r4, r7
 800987e:	9502      	str	r5, [sp, #8]
 8009880:	46ab      	mov	fp, r5
 8009882:	7851      	ldrb	r1, [r2, #1]
 8009884:	1c53      	adds	r3, r2, #1
 8009886:	9303      	str	r3, [sp, #12]
 8009888:	b341      	cbz	r1, 80098dc <__hexnan+0x88>
 800988a:	4608      	mov	r0, r1
 800988c:	9205      	str	r2, [sp, #20]
 800988e:	9104      	str	r1, [sp, #16]
 8009890:	f7ff fd5f 	bl	8009352 <__hexdig_fun>
 8009894:	2800      	cmp	r0, #0
 8009896:	d14f      	bne.n	8009938 <__hexnan+0xe4>
 8009898:	9904      	ldr	r1, [sp, #16]
 800989a:	9a05      	ldr	r2, [sp, #20]
 800989c:	2920      	cmp	r1, #32
 800989e:	d818      	bhi.n	80098d2 <__hexnan+0x7e>
 80098a0:	9b02      	ldr	r3, [sp, #8]
 80098a2:	459b      	cmp	fp, r3
 80098a4:	dd13      	ble.n	80098ce <__hexnan+0x7a>
 80098a6:	454c      	cmp	r4, r9
 80098a8:	d206      	bcs.n	80098b8 <__hexnan+0x64>
 80098aa:	2d07      	cmp	r5, #7
 80098ac:	dc04      	bgt.n	80098b8 <__hexnan+0x64>
 80098ae:	462a      	mov	r2, r5
 80098b0:	4649      	mov	r1, r9
 80098b2:	4620      	mov	r0, r4
 80098b4:	f7ff ffa8 	bl	8009808 <L_shift>
 80098b8:	4544      	cmp	r4, r8
 80098ba:	d950      	bls.n	800995e <__hexnan+0x10a>
 80098bc:	2300      	movs	r3, #0
 80098be:	f1a4 0904 	sub.w	r9, r4, #4
 80098c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80098c6:	f8cd b008 	str.w	fp, [sp, #8]
 80098ca:	464c      	mov	r4, r9
 80098cc:	461d      	mov	r5, r3
 80098ce:	9a03      	ldr	r2, [sp, #12]
 80098d0:	e7d7      	b.n	8009882 <__hexnan+0x2e>
 80098d2:	2929      	cmp	r1, #41	; 0x29
 80098d4:	d156      	bne.n	8009984 <__hexnan+0x130>
 80098d6:	3202      	adds	r2, #2
 80098d8:	f8ca 2000 	str.w	r2, [sl]
 80098dc:	f1bb 0f00 	cmp.w	fp, #0
 80098e0:	d050      	beq.n	8009984 <__hexnan+0x130>
 80098e2:	454c      	cmp	r4, r9
 80098e4:	d206      	bcs.n	80098f4 <__hexnan+0xa0>
 80098e6:	2d07      	cmp	r5, #7
 80098e8:	dc04      	bgt.n	80098f4 <__hexnan+0xa0>
 80098ea:	462a      	mov	r2, r5
 80098ec:	4649      	mov	r1, r9
 80098ee:	4620      	mov	r0, r4
 80098f0:	f7ff ff8a 	bl	8009808 <L_shift>
 80098f4:	4544      	cmp	r4, r8
 80098f6:	d934      	bls.n	8009962 <__hexnan+0x10e>
 80098f8:	f1a8 0204 	sub.w	r2, r8, #4
 80098fc:	4623      	mov	r3, r4
 80098fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8009902:	f842 1f04 	str.w	r1, [r2, #4]!
 8009906:	429f      	cmp	r7, r3
 8009908:	d2f9      	bcs.n	80098fe <__hexnan+0xaa>
 800990a:	1b3b      	subs	r3, r7, r4
 800990c:	f023 0303 	bic.w	r3, r3, #3
 8009910:	3304      	adds	r3, #4
 8009912:	3401      	adds	r4, #1
 8009914:	3e03      	subs	r6, #3
 8009916:	42b4      	cmp	r4, r6
 8009918:	bf88      	it	hi
 800991a:	2304      	movhi	r3, #4
 800991c:	4443      	add	r3, r8
 800991e:	2200      	movs	r2, #0
 8009920:	f843 2b04 	str.w	r2, [r3], #4
 8009924:	429f      	cmp	r7, r3
 8009926:	d2fb      	bcs.n	8009920 <__hexnan+0xcc>
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	b91b      	cbnz	r3, 8009934 <__hexnan+0xe0>
 800992c:	4547      	cmp	r7, r8
 800992e:	d127      	bne.n	8009980 <__hexnan+0x12c>
 8009930:	2301      	movs	r3, #1
 8009932:	603b      	str	r3, [r7, #0]
 8009934:	2005      	movs	r0, #5
 8009936:	e026      	b.n	8009986 <__hexnan+0x132>
 8009938:	3501      	adds	r5, #1
 800993a:	2d08      	cmp	r5, #8
 800993c:	f10b 0b01 	add.w	fp, fp, #1
 8009940:	dd06      	ble.n	8009950 <__hexnan+0xfc>
 8009942:	4544      	cmp	r4, r8
 8009944:	d9c3      	bls.n	80098ce <__hexnan+0x7a>
 8009946:	2300      	movs	r3, #0
 8009948:	f844 3c04 	str.w	r3, [r4, #-4]
 800994c:	2501      	movs	r5, #1
 800994e:	3c04      	subs	r4, #4
 8009950:	6822      	ldr	r2, [r4, #0]
 8009952:	f000 000f 	and.w	r0, r0, #15
 8009956:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800995a:	6022      	str	r2, [r4, #0]
 800995c:	e7b7      	b.n	80098ce <__hexnan+0x7a>
 800995e:	2508      	movs	r5, #8
 8009960:	e7b5      	b.n	80098ce <__hexnan+0x7a>
 8009962:	9b01      	ldr	r3, [sp, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d0df      	beq.n	8009928 <__hexnan+0xd4>
 8009968:	f04f 32ff 	mov.w	r2, #4294967295
 800996c:	f1c3 0320 	rsb	r3, r3, #32
 8009970:	fa22 f303 	lsr.w	r3, r2, r3
 8009974:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009978:	401a      	ands	r2, r3
 800997a:	f846 2c04 	str.w	r2, [r6, #-4]
 800997e:	e7d3      	b.n	8009928 <__hexnan+0xd4>
 8009980:	3f04      	subs	r7, #4
 8009982:	e7d1      	b.n	8009928 <__hexnan+0xd4>
 8009984:	2004      	movs	r0, #4
 8009986:	b007      	add	sp, #28
 8009988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800998c <_localeconv_r>:
 800998c:	4800      	ldr	r0, [pc, #0]	; (8009990 <_localeconv_r+0x4>)
 800998e:	4770      	bx	lr
 8009990:	24000168 	.word	0x24000168

08009994 <__retarget_lock_init_recursive>:
 8009994:	4770      	bx	lr

08009996 <__retarget_lock_acquire_recursive>:
 8009996:	4770      	bx	lr

08009998 <__retarget_lock_release_recursive>:
 8009998:	4770      	bx	lr
	...

0800999c <malloc>:
 800999c:	4b02      	ldr	r3, [pc, #8]	; (80099a8 <malloc+0xc>)
 800999e:	4601      	mov	r1, r0
 80099a0:	6818      	ldr	r0, [r3, #0]
 80099a2:	f000 bd55 	b.w	800a450 <_malloc_r>
 80099a6:	bf00      	nop
 80099a8:	24000010 	.word	0x24000010

080099ac <__ascii_mbtowc>:
 80099ac:	b082      	sub	sp, #8
 80099ae:	b901      	cbnz	r1, 80099b2 <__ascii_mbtowc+0x6>
 80099b0:	a901      	add	r1, sp, #4
 80099b2:	b142      	cbz	r2, 80099c6 <__ascii_mbtowc+0x1a>
 80099b4:	b14b      	cbz	r3, 80099ca <__ascii_mbtowc+0x1e>
 80099b6:	7813      	ldrb	r3, [r2, #0]
 80099b8:	600b      	str	r3, [r1, #0]
 80099ba:	7812      	ldrb	r2, [r2, #0]
 80099bc:	1e10      	subs	r0, r2, #0
 80099be:	bf18      	it	ne
 80099c0:	2001      	movne	r0, #1
 80099c2:	b002      	add	sp, #8
 80099c4:	4770      	bx	lr
 80099c6:	4610      	mov	r0, r2
 80099c8:	e7fb      	b.n	80099c2 <__ascii_mbtowc+0x16>
 80099ca:	f06f 0001 	mvn.w	r0, #1
 80099ce:	e7f8      	b.n	80099c2 <__ascii_mbtowc+0x16>

080099d0 <_Balloc>:
 80099d0:	b570      	push	{r4, r5, r6, lr}
 80099d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099d4:	4604      	mov	r4, r0
 80099d6:	460d      	mov	r5, r1
 80099d8:	b976      	cbnz	r6, 80099f8 <_Balloc+0x28>
 80099da:	2010      	movs	r0, #16
 80099dc:	f7ff ffde 	bl	800999c <malloc>
 80099e0:	4602      	mov	r2, r0
 80099e2:	6260      	str	r0, [r4, #36]	; 0x24
 80099e4:	b920      	cbnz	r0, 80099f0 <_Balloc+0x20>
 80099e6:	4b18      	ldr	r3, [pc, #96]	; (8009a48 <_Balloc+0x78>)
 80099e8:	4818      	ldr	r0, [pc, #96]	; (8009a4c <_Balloc+0x7c>)
 80099ea:	2166      	movs	r1, #102	; 0x66
 80099ec:	f001 f9ac 	bl	800ad48 <__assert_func>
 80099f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099f4:	6006      	str	r6, [r0, #0]
 80099f6:	60c6      	str	r6, [r0, #12]
 80099f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80099fa:	68f3      	ldr	r3, [r6, #12]
 80099fc:	b183      	cbz	r3, 8009a20 <_Balloc+0x50>
 80099fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a06:	b9b8      	cbnz	r0, 8009a38 <_Balloc+0x68>
 8009a08:	2101      	movs	r1, #1
 8009a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8009a0e:	1d72      	adds	r2, r6, #5
 8009a10:	0092      	lsls	r2, r2, #2
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 fc9a 	bl	800a34c <_calloc_r>
 8009a18:	b160      	cbz	r0, 8009a34 <_Balloc+0x64>
 8009a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a1e:	e00e      	b.n	8009a3e <_Balloc+0x6e>
 8009a20:	2221      	movs	r2, #33	; 0x21
 8009a22:	2104      	movs	r1, #4
 8009a24:	4620      	mov	r0, r4
 8009a26:	f000 fc91 	bl	800a34c <_calloc_r>
 8009a2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a2c:	60f0      	str	r0, [r6, #12]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d1e4      	bne.n	80099fe <_Balloc+0x2e>
 8009a34:	2000      	movs	r0, #0
 8009a36:	bd70      	pop	{r4, r5, r6, pc}
 8009a38:	6802      	ldr	r2, [r0, #0]
 8009a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a3e:	2300      	movs	r3, #0
 8009a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a44:	e7f7      	b.n	8009a36 <_Balloc+0x66>
 8009a46:	bf00      	nop
 8009a48:	0800b44e 	.word	0x0800b44e
 8009a4c:	0800b5b0 	.word	0x0800b5b0

08009a50 <_Bfree>:
 8009a50:	b570      	push	{r4, r5, r6, lr}
 8009a52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a54:	4605      	mov	r5, r0
 8009a56:	460c      	mov	r4, r1
 8009a58:	b976      	cbnz	r6, 8009a78 <_Bfree+0x28>
 8009a5a:	2010      	movs	r0, #16
 8009a5c:	f7ff ff9e 	bl	800999c <malloc>
 8009a60:	4602      	mov	r2, r0
 8009a62:	6268      	str	r0, [r5, #36]	; 0x24
 8009a64:	b920      	cbnz	r0, 8009a70 <_Bfree+0x20>
 8009a66:	4b09      	ldr	r3, [pc, #36]	; (8009a8c <_Bfree+0x3c>)
 8009a68:	4809      	ldr	r0, [pc, #36]	; (8009a90 <_Bfree+0x40>)
 8009a6a:	218a      	movs	r1, #138	; 0x8a
 8009a6c:	f001 f96c 	bl	800ad48 <__assert_func>
 8009a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a74:	6006      	str	r6, [r0, #0]
 8009a76:	60c6      	str	r6, [r0, #12]
 8009a78:	b13c      	cbz	r4, 8009a8a <_Bfree+0x3a>
 8009a7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a7c:	6862      	ldr	r2, [r4, #4]
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a84:	6021      	str	r1, [r4, #0]
 8009a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a8a:	bd70      	pop	{r4, r5, r6, pc}
 8009a8c:	0800b44e 	.word	0x0800b44e
 8009a90:	0800b5b0 	.word	0x0800b5b0

08009a94 <__multadd>:
 8009a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a98:	690d      	ldr	r5, [r1, #16]
 8009a9a:	4607      	mov	r7, r0
 8009a9c:	460c      	mov	r4, r1
 8009a9e:	461e      	mov	r6, r3
 8009aa0:	f101 0c14 	add.w	ip, r1, #20
 8009aa4:	2000      	movs	r0, #0
 8009aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8009aaa:	b299      	uxth	r1, r3
 8009aac:	fb02 6101 	mla	r1, r2, r1, r6
 8009ab0:	0c1e      	lsrs	r6, r3, #16
 8009ab2:	0c0b      	lsrs	r3, r1, #16
 8009ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8009ab8:	b289      	uxth	r1, r1
 8009aba:	3001      	adds	r0, #1
 8009abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ac0:	4285      	cmp	r5, r0
 8009ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8009ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009aca:	dcec      	bgt.n	8009aa6 <__multadd+0x12>
 8009acc:	b30e      	cbz	r6, 8009b12 <__multadd+0x7e>
 8009ace:	68a3      	ldr	r3, [r4, #8]
 8009ad0:	42ab      	cmp	r3, r5
 8009ad2:	dc19      	bgt.n	8009b08 <__multadd+0x74>
 8009ad4:	6861      	ldr	r1, [r4, #4]
 8009ad6:	4638      	mov	r0, r7
 8009ad8:	3101      	adds	r1, #1
 8009ada:	f7ff ff79 	bl	80099d0 <_Balloc>
 8009ade:	4680      	mov	r8, r0
 8009ae0:	b928      	cbnz	r0, 8009aee <__multadd+0x5a>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	4b0c      	ldr	r3, [pc, #48]	; (8009b18 <__multadd+0x84>)
 8009ae6:	480d      	ldr	r0, [pc, #52]	; (8009b1c <__multadd+0x88>)
 8009ae8:	21b5      	movs	r1, #181	; 0xb5
 8009aea:	f001 f92d 	bl	800ad48 <__assert_func>
 8009aee:	6922      	ldr	r2, [r4, #16]
 8009af0:	3202      	adds	r2, #2
 8009af2:	f104 010c 	add.w	r1, r4, #12
 8009af6:	0092      	lsls	r2, r2, #2
 8009af8:	300c      	adds	r0, #12
 8009afa:	f7fc fff3 	bl	8006ae4 <memcpy>
 8009afe:	4621      	mov	r1, r4
 8009b00:	4638      	mov	r0, r7
 8009b02:	f7ff ffa5 	bl	8009a50 <_Bfree>
 8009b06:	4644      	mov	r4, r8
 8009b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b0c:	3501      	adds	r5, #1
 8009b0e:	615e      	str	r6, [r3, #20]
 8009b10:	6125      	str	r5, [r4, #16]
 8009b12:	4620      	mov	r0, r4
 8009b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b18:	0800b4c0 	.word	0x0800b4c0
 8009b1c:	0800b5b0 	.word	0x0800b5b0

08009b20 <__s2b>:
 8009b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b24:	460c      	mov	r4, r1
 8009b26:	4615      	mov	r5, r2
 8009b28:	461f      	mov	r7, r3
 8009b2a:	2209      	movs	r2, #9
 8009b2c:	3308      	adds	r3, #8
 8009b2e:	4606      	mov	r6, r0
 8009b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b34:	2100      	movs	r1, #0
 8009b36:	2201      	movs	r2, #1
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	db09      	blt.n	8009b50 <__s2b+0x30>
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7ff ff47 	bl	80099d0 <_Balloc>
 8009b42:	b940      	cbnz	r0, 8009b56 <__s2b+0x36>
 8009b44:	4602      	mov	r2, r0
 8009b46:	4b19      	ldr	r3, [pc, #100]	; (8009bac <__s2b+0x8c>)
 8009b48:	4819      	ldr	r0, [pc, #100]	; (8009bb0 <__s2b+0x90>)
 8009b4a:	21ce      	movs	r1, #206	; 0xce
 8009b4c:	f001 f8fc 	bl	800ad48 <__assert_func>
 8009b50:	0052      	lsls	r2, r2, #1
 8009b52:	3101      	adds	r1, #1
 8009b54:	e7f0      	b.n	8009b38 <__s2b+0x18>
 8009b56:	9b08      	ldr	r3, [sp, #32]
 8009b58:	6143      	str	r3, [r0, #20]
 8009b5a:	2d09      	cmp	r5, #9
 8009b5c:	f04f 0301 	mov.w	r3, #1
 8009b60:	6103      	str	r3, [r0, #16]
 8009b62:	dd16      	ble.n	8009b92 <__s2b+0x72>
 8009b64:	f104 0909 	add.w	r9, r4, #9
 8009b68:	46c8      	mov	r8, r9
 8009b6a:	442c      	add	r4, r5
 8009b6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009b70:	4601      	mov	r1, r0
 8009b72:	3b30      	subs	r3, #48	; 0x30
 8009b74:	220a      	movs	r2, #10
 8009b76:	4630      	mov	r0, r6
 8009b78:	f7ff ff8c 	bl	8009a94 <__multadd>
 8009b7c:	45a0      	cmp	r8, r4
 8009b7e:	d1f5      	bne.n	8009b6c <__s2b+0x4c>
 8009b80:	f1a5 0408 	sub.w	r4, r5, #8
 8009b84:	444c      	add	r4, r9
 8009b86:	1b2d      	subs	r5, r5, r4
 8009b88:	1963      	adds	r3, r4, r5
 8009b8a:	42bb      	cmp	r3, r7
 8009b8c:	db04      	blt.n	8009b98 <__s2b+0x78>
 8009b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b92:	340a      	adds	r4, #10
 8009b94:	2509      	movs	r5, #9
 8009b96:	e7f6      	b.n	8009b86 <__s2b+0x66>
 8009b98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b9c:	4601      	mov	r1, r0
 8009b9e:	3b30      	subs	r3, #48	; 0x30
 8009ba0:	220a      	movs	r2, #10
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	f7ff ff76 	bl	8009a94 <__multadd>
 8009ba8:	e7ee      	b.n	8009b88 <__s2b+0x68>
 8009baa:	bf00      	nop
 8009bac:	0800b4c0 	.word	0x0800b4c0
 8009bb0:	0800b5b0 	.word	0x0800b5b0

08009bb4 <__hi0bits>:
 8009bb4:	0c03      	lsrs	r3, r0, #16
 8009bb6:	041b      	lsls	r3, r3, #16
 8009bb8:	b9d3      	cbnz	r3, 8009bf0 <__hi0bits+0x3c>
 8009bba:	0400      	lsls	r0, r0, #16
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009bc2:	bf04      	itt	eq
 8009bc4:	0200      	lsleq	r0, r0, #8
 8009bc6:	3308      	addeq	r3, #8
 8009bc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009bcc:	bf04      	itt	eq
 8009bce:	0100      	lsleq	r0, r0, #4
 8009bd0:	3304      	addeq	r3, #4
 8009bd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009bd6:	bf04      	itt	eq
 8009bd8:	0080      	lsleq	r0, r0, #2
 8009bda:	3302      	addeq	r3, #2
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	db05      	blt.n	8009bec <__hi0bits+0x38>
 8009be0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009be4:	f103 0301 	add.w	r3, r3, #1
 8009be8:	bf08      	it	eq
 8009bea:	2320      	moveq	r3, #32
 8009bec:	4618      	mov	r0, r3
 8009bee:	4770      	bx	lr
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	e7e4      	b.n	8009bbe <__hi0bits+0xa>

08009bf4 <__lo0bits>:
 8009bf4:	6803      	ldr	r3, [r0, #0]
 8009bf6:	f013 0207 	ands.w	r2, r3, #7
 8009bfa:	4601      	mov	r1, r0
 8009bfc:	d00b      	beq.n	8009c16 <__lo0bits+0x22>
 8009bfe:	07da      	lsls	r2, r3, #31
 8009c00:	d423      	bmi.n	8009c4a <__lo0bits+0x56>
 8009c02:	0798      	lsls	r0, r3, #30
 8009c04:	bf49      	itett	mi
 8009c06:	085b      	lsrmi	r3, r3, #1
 8009c08:	089b      	lsrpl	r3, r3, #2
 8009c0a:	2001      	movmi	r0, #1
 8009c0c:	600b      	strmi	r3, [r1, #0]
 8009c0e:	bf5c      	itt	pl
 8009c10:	600b      	strpl	r3, [r1, #0]
 8009c12:	2002      	movpl	r0, #2
 8009c14:	4770      	bx	lr
 8009c16:	b298      	uxth	r0, r3
 8009c18:	b9a8      	cbnz	r0, 8009c46 <__lo0bits+0x52>
 8009c1a:	0c1b      	lsrs	r3, r3, #16
 8009c1c:	2010      	movs	r0, #16
 8009c1e:	b2da      	uxtb	r2, r3
 8009c20:	b90a      	cbnz	r2, 8009c26 <__lo0bits+0x32>
 8009c22:	3008      	adds	r0, #8
 8009c24:	0a1b      	lsrs	r3, r3, #8
 8009c26:	071a      	lsls	r2, r3, #28
 8009c28:	bf04      	itt	eq
 8009c2a:	091b      	lsreq	r3, r3, #4
 8009c2c:	3004      	addeq	r0, #4
 8009c2e:	079a      	lsls	r2, r3, #30
 8009c30:	bf04      	itt	eq
 8009c32:	089b      	lsreq	r3, r3, #2
 8009c34:	3002      	addeq	r0, #2
 8009c36:	07da      	lsls	r2, r3, #31
 8009c38:	d403      	bmi.n	8009c42 <__lo0bits+0x4e>
 8009c3a:	085b      	lsrs	r3, r3, #1
 8009c3c:	f100 0001 	add.w	r0, r0, #1
 8009c40:	d005      	beq.n	8009c4e <__lo0bits+0x5a>
 8009c42:	600b      	str	r3, [r1, #0]
 8009c44:	4770      	bx	lr
 8009c46:	4610      	mov	r0, r2
 8009c48:	e7e9      	b.n	8009c1e <__lo0bits+0x2a>
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	4770      	bx	lr
 8009c4e:	2020      	movs	r0, #32
 8009c50:	4770      	bx	lr
	...

08009c54 <__i2b>:
 8009c54:	b510      	push	{r4, lr}
 8009c56:	460c      	mov	r4, r1
 8009c58:	2101      	movs	r1, #1
 8009c5a:	f7ff feb9 	bl	80099d0 <_Balloc>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	b928      	cbnz	r0, 8009c6e <__i2b+0x1a>
 8009c62:	4b05      	ldr	r3, [pc, #20]	; (8009c78 <__i2b+0x24>)
 8009c64:	4805      	ldr	r0, [pc, #20]	; (8009c7c <__i2b+0x28>)
 8009c66:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009c6a:	f001 f86d 	bl	800ad48 <__assert_func>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	6144      	str	r4, [r0, #20]
 8009c72:	6103      	str	r3, [r0, #16]
 8009c74:	bd10      	pop	{r4, pc}
 8009c76:	bf00      	nop
 8009c78:	0800b4c0 	.word	0x0800b4c0
 8009c7c:	0800b5b0 	.word	0x0800b5b0

08009c80 <__multiply>:
 8009c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c84:	4691      	mov	r9, r2
 8009c86:	690a      	ldr	r2, [r1, #16]
 8009c88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	bfb8      	it	lt
 8009c90:	460b      	movlt	r3, r1
 8009c92:	460c      	mov	r4, r1
 8009c94:	bfbc      	itt	lt
 8009c96:	464c      	movlt	r4, r9
 8009c98:	4699      	movlt	r9, r3
 8009c9a:	6927      	ldr	r7, [r4, #16]
 8009c9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ca0:	68a3      	ldr	r3, [r4, #8]
 8009ca2:	6861      	ldr	r1, [r4, #4]
 8009ca4:	eb07 060a 	add.w	r6, r7, sl
 8009ca8:	42b3      	cmp	r3, r6
 8009caa:	b085      	sub	sp, #20
 8009cac:	bfb8      	it	lt
 8009cae:	3101      	addlt	r1, #1
 8009cb0:	f7ff fe8e 	bl	80099d0 <_Balloc>
 8009cb4:	b930      	cbnz	r0, 8009cc4 <__multiply+0x44>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	4b44      	ldr	r3, [pc, #272]	; (8009dcc <__multiply+0x14c>)
 8009cba:	4845      	ldr	r0, [pc, #276]	; (8009dd0 <__multiply+0x150>)
 8009cbc:	f240 115d 	movw	r1, #349	; 0x15d
 8009cc0:	f001 f842 	bl	800ad48 <__assert_func>
 8009cc4:	f100 0514 	add.w	r5, r0, #20
 8009cc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009ccc:	462b      	mov	r3, r5
 8009cce:	2200      	movs	r2, #0
 8009cd0:	4543      	cmp	r3, r8
 8009cd2:	d321      	bcc.n	8009d18 <__multiply+0x98>
 8009cd4:	f104 0314 	add.w	r3, r4, #20
 8009cd8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009cdc:	f109 0314 	add.w	r3, r9, #20
 8009ce0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ce4:	9202      	str	r2, [sp, #8]
 8009ce6:	1b3a      	subs	r2, r7, r4
 8009ce8:	3a15      	subs	r2, #21
 8009cea:	f022 0203 	bic.w	r2, r2, #3
 8009cee:	3204      	adds	r2, #4
 8009cf0:	f104 0115 	add.w	r1, r4, #21
 8009cf4:	428f      	cmp	r7, r1
 8009cf6:	bf38      	it	cc
 8009cf8:	2204      	movcc	r2, #4
 8009cfa:	9201      	str	r2, [sp, #4]
 8009cfc:	9a02      	ldr	r2, [sp, #8]
 8009cfe:	9303      	str	r3, [sp, #12]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d80c      	bhi.n	8009d1e <__multiply+0x9e>
 8009d04:	2e00      	cmp	r6, #0
 8009d06:	dd03      	ble.n	8009d10 <__multiply+0x90>
 8009d08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d05a      	beq.n	8009dc6 <__multiply+0x146>
 8009d10:	6106      	str	r6, [r0, #16]
 8009d12:	b005      	add	sp, #20
 8009d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d18:	f843 2b04 	str.w	r2, [r3], #4
 8009d1c:	e7d8      	b.n	8009cd0 <__multiply+0x50>
 8009d1e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d22:	f1ba 0f00 	cmp.w	sl, #0
 8009d26:	d024      	beq.n	8009d72 <__multiply+0xf2>
 8009d28:	f104 0e14 	add.w	lr, r4, #20
 8009d2c:	46a9      	mov	r9, r5
 8009d2e:	f04f 0c00 	mov.w	ip, #0
 8009d32:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009d36:	f8d9 1000 	ldr.w	r1, [r9]
 8009d3a:	fa1f fb82 	uxth.w	fp, r2
 8009d3e:	b289      	uxth	r1, r1
 8009d40:	fb0a 110b 	mla	r1, sl, fp, r1
 8009d44:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009d48:	f8d9 2000 	ldr.w	r2, [r9]
 8009d4c:	4461      	add	r1, ip
 8009d4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d52:	fb0a c20b 	mla	r2, sl, fp, ip
 8009d56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d5a:	b289      	uxth	r1, r1
 8009d5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d60:	4577      	cmp	r7, lr
 8009d62:	f849 1b04 	str.w	r1, [r9], #4
 8009d66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d6a:	d8e2      	bhi.n	8009d32 <__multiply+0xb2>
 8009d6c:	9a01      	ldr	r2, [sp, #4]
 8009d6e:	f845 c002 	str.w	ip, [r5, r2]
 8009d72:	9a03      	ldr	r2, [sp, #12]
 8009d74:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d78:	3304      	adds	r3, #4
 8009d7a:	f1b9 0f00 	cmp.w	r9, #0
 8009d7e:	d020      	beq.n	8009dc2 <__multiply+0x142>
 8009d80:	6829      	ldr	r1, [r5, #0]
 8009d82:	f104 0c14 	add.w	ip, r4, #20
 8009d86:	46ae      	mov	lr, r5
 8009d88:	f04f 0a00 	mov.w	sl, #0
 8009d8c:	f8bc b000 	ldrh.w	fp, [ip]
 8009d90:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009d94:	fb09 220b 	mla	r2, r9, fp, r2
 8009d98:	4492      	add	sl, r2
 8009d9a:	b289      	uxth	r1, r1
 8009d9c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009da0:	f84e 1b04 	str.w	r1, [lr], #4
 8009da4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009da8:	f8be 1000 	ldrh.w	r1, [lr]
 8009dac:	0c12      	lsrs	r2, r2, #16
 8009dae:	fb09 1102 	mla	r1, r9, r2, r1
 8009db2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009db6:	4567      	cmp	r7, ip
 8009db8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009dbc:	d8e6      	bhi.n	8009d8c <__multiply+0x10c>
 8009dbe:	9a01      	ldr	r2, [sp, #4]
 8009dc0:	50a9      	str	r1, [r5, r2]
 8009dc2:	3504      	adds	r5, #4
 8009dc4:	e79a      	b.n	8009cfc <__multiply+0x7c>
 8009dc6:	3e01      	subs	r6, #1
 8009dc8:	e79c      	b.n	8009d04 <__multiply+0x84>
 8009dca:	bf00      	nop
 8009dcc:	0800b4c0 	.word	0x0800b4c0
 8009dd0:	0800b5b0 	.word	0x0800b5b0

08009dd4 <__pow5mult>:
 8009dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dd8:	4615      	mov	r5, r2
 8009dda:	f012 0203 	ands.w	r2, r2, #3
 8009dde:	4606      	mov	r6, r0
 8009de0:	460f      	mov	r7, r1
 8009de2:	d007      	beq.n	8009df4 <__pow5mult+0x20>
 8009de4:	4c25      	ldr	r4, [pc, #148]	; (8009e7c <__pow5mult+0xa8>)
 8009de6:	3a01      	subs	r2, #1
 8009de8:	2300      	movs	r3, #0
 8009dea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009dee:	f7ff fe51 	bl	8009a94 <__multadd>
 8009df2:	4607      	mov	r7, r0
 8009df4:	10ad      	asrs	r5, r5, #2
 8009df6:	d03d      	beq.n	8009e74 <__pow5mult+0xa0>
 8009df8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009dfa:	b97c      	cbnz	r4, 8009e1c <__pow5mult+0x48>
 8009dfc:	2010      	movs	r0, #16
 8009dfe:	f7ff fdcd 	bl	800999c <malloc>
 8009e02:	4602      	mov	r2, r0
 8009e04:	6270      	str	r0, [r6, #36]	; 0x24
 8009e06:	b928      	cbnz	r0, 8009e14 <__pow5mult+0x40>
 8009e08:	4b1d      	ldr	r3, [pc, #116]	; (8009e80 <__pow5mult+0xac>)
 8009e0a:	481e      	ldr	r0, [pc, #120]	; (8009e84 <__pow5mult+0xb0>)
 8009e0c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009e10:	f000 ff9a 	bl	800ad48 <__assert_func>
 8009e14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e18:	6004      	str	r4, [r0, #0]
 8009e1a:	60c4      	str	r4, [r0, #12]
 8009e1c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009e20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e24:	b94c      	cbnz	r4, 8009e3a <__pow5mult+0x66>
 8009e26:	f240 2171 	movw	r1, #625	; 0x271
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	f7ff ff12 	bl	8009c54 <__i2b>
 8009e30:	2300      	movs	r3, #0
 8009e32:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e36:	4604      	mov	r4, r0
 8009e38:	6003      	str	r3, [r0, #0]
 8009e3a:	f04f 0900 	mov.w	r9, #0
 8009e3e:	07eb      	lsls	r3, r5, #31
 8009e40:	d50a      	bpl.n	8009e58 <__pow5mult+0x84>
 8009e42:	4639      	mov	r1, r7
 8009e44:	4622      	mov	r2, r4
 8009e46:	4630      	mov	r0, r6
 8009e48:	f7ff ff1a 	bl	8009c80 <__multiply>
 8009e4c:	4639      	mov	r1, r7
 8009e4e:	4680      	mov	r8, r0
 8009e50:	4630      	mov	r0, r6
 8009e52:	f7ff fdfd 	bl	8009a50 <_Bfree>
 8009e56:	4647      	mov	r7, r8
 8009e58:	106d      	asrs	r5, r5, #1
 8009e5a:	d00b      	beq.n	8009e74 <__pow5mult+0xa0>
 8009e5c:	6820      	ldr	r0, [r4, #0]
 8009e5e:	b938      	cbnz	r0, 8009e70 <__pow5mult+0x9c>
 8009e60:	4622      	mov	r2, r4
 8009e62:	4621      	mov	r1, r4
 8009e64:	4630      	mov	r0, r6
 8009e66:	f7ff ff0b 	bl	8009c80 <__multiply>
 8009e6a:	6020      	str	r0, [r4, #0]
 8009e6c:	f8c0 9000 	str.w	r9, [r0]
 8009e70:	4604      	mov	r4, r0
 8009e72:	e7e4      	b.n	8009e3e <__pow5mult+0x6a>
 8009e74:	4638      	mov	r0, r7
 8009e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e7a:	bf00      	nop
 8009e7c:	0800b700 	.word	0x0800b700
 8009e80:	0800b44e 	.word	0x0800b44e
 8009e84:	0800b5b0 	.word	0x0800b5b0

08009e88 <__lshift>:
 8009e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	6849      	ldr	r1, [r1, #4]
 8009e90:	6923      	ldr	r3, [r4, #16]
 8009e92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e96:	68a3      	ldr	r3, [r4, #8]
 8009e98:	4607      	mov	r7, r0
 8009e9a:	4691      	mov	r9, r2
 8009e9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ea0:	f108 0601 	add.w	r6, r8, #1
 8009ea4:	42b3      	cmp	r3, r6
 8009ea6:	db0b      	blt.n	8009ec0 <__lshift+0x38>
 8009ea8:	4638      	mov	r0, r7
 8009eaa:	f7ff fd91 	bl	80099d0 <_Balloc>
 8009eae:	4605      	mov	r5, r0
 8009eb0:	b948      	cbnz	r0, 8009ec6 <__lshift+0x3e>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	4b2a      	ldr	r3, [pc, #168]	; (8009f60 <__lshift+0xd8>)
 8009eb6:	482b      	ldr	r0, [pc, #172]	; (8009f64 <__lshift+0xdc>)
 8009eb8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009ebc:	f000 ff44 	bl	800ad48 <__assert_func>
 8009ec0:	3101      	adds	r1, #1
 8009ec2:	005b      	lsls	r3, r3, #1
 8009ec4:	e7ee      	b.n	8009ea4 <__lshift+0x1c>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	f100 0114 	add.w	r1, r0, #20
 8009ecc:	f100 0210 	add.w	r2, r0, #16
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	4553      	cmp	r3, sl
 8009ed4:	db37      	blt.n	8009f46 <__lshift+0xbe>
 8009ed6:	6920      	ldr	r0, [r4, #16]
 8009ed8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009edc:	f104 0314 	add.w	r3, r4, #20
 8009ee0:	f019 091f 	ands.w	r9, r9, #31
 8009ee4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ee8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009eec:	d02f      	beq.n	8009f4e <__lshift+0xc6>
 8009eee:	f1c9 0e20 	rsb	lr, r9, #32
 8009ef2:	468a      	mov	sl, r1
 8009ef4:	f04f 0c00 	mov.w	ip, #0
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	fa02 f209 	lsl.w	r2, r2, r9
 8009efe:	ea42 020c 	orr.w	r2, r2, ip
 8009f02:	f84a 2b04 	str.w	r2, [sl], #4
 8009f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f0a:	4298      	cmp	r0, r3
 8009f0c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009f10:	d8f2      	bhi.n	8009ef8 <__lshift+0x70>
 8009f12:	1b03      	subs	r3, r0, r4
 8009f14:	3b15      	subs	r3, #21
 8009f16:	f023 0303 	bic.w	r3, r3, #3
 8009f1a:	3304      	adds	r3, #4
 8009f1c:	f104 0215 	add.w	r2, r4, #21
 8009f20:	4290      	cmp	r0, r2
 8009f22:	bf38      	it	cc
 8009f24:	2304      	movcc	r3, #4
 8009f26:	f841 c003 	str.w	ip, [r1, r3]
 8009f2a:	f1bc 0f00 	cmp.w	ip, #0
 8009f2e:	d001      	beq.n	8009f34 <__lshift+0xac>
 8009f30:	f108 0602 	add.w	r6, r8, #2
 8009f34:	3e01      	subs	r6, #1
 8009f36:	4638      	mov	r0, r7
 8009f38:	612e      	str	r6, [r5, #16]
 8009f3a:	4621      	mov	r1, r4
 8009f3c:	f7ff fd88 	bl	8009a50 <_Bfree>
 8009f40:	4628      	mov	r0, r5
 8009f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f46:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	e7c1      	b.n	8009ed2 <__lshift+0x4a>
 8009f4e:	3904      	subs	r1, #4
 8009f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f54:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f58:	4298      	cmp	r0, r3
 8009f5a:	d8f9      	bhi.n	8009f50 <__lshift+0xc8>
 8009f5c:	e7ea      	b.n	8009f34 <__lshift+0xac>
 8009f5e:	bf00      	nop
 8009f60:	0800b4c0 	.word	0x0800b4c0
 8009f64:	0800b5b0 	.word	0x0800b5b0

08009f68 <__mcmp>:
 8009f68:	b530      	push	{r4, r5, lr}
 8009f6a:	6902      	ldr	r2, [r0, #16]
 8009f6c:	690c      	ldr	r4, [r1, #16]
 8009f6e:	1b12      	subs	r2, r2, r4
 8009f70:	d10e      	bne.n	8009f90 <__mcmp+0x28>
 8009f72:	f100 0314 	add.w	r3, r0, #20
 8009f76:	3114      	adds	r1, #20
 8009f78:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009f7c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009f80:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009f84:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009f88:	42a5      	cmp	r5, r4
 8009f8a:	d003      	beq.n	8009f94 <__mcmp+0x2c>
 8009f8c:	d305      	bcc.n	8009f9a <__mcmp+0x32>
 8009f8e:	2201      	movs	r2, #1
 8009f90:	4610      	mov	r0, r2
 8009f92:	bd30      	pop	{r4, r5, pc}
 8009f94:	4283      	cmp	r3, r0
 8009f96:	d3f3      	bcc.n	8009f80 <__mcmp+0x18>
 8009f98:	e7fa      	b.n	8009f90 <__mcmp+0x28>
 8009f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f9e:	e7f7      	b.n	8009f90 <__mcmp+0x28>

08009fa0 <__mdiff>:
 8009fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	4611      	mov	r1, r2
 8009faa:	4620      	mov	r0, r4
 8009fac:	4690      	mov	r8, r2
 8009fae:	f7ff ffdb 	bl	8009f68 <__mcmp>
 8009fb2:	1e05      	subs	r5, r0, #0
 8009fb4:	d110      	bne.n	8009fd8 <__mdiff+0x38>
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7ff fd09 	bl	80099d0 <_Balloc>
 8009fbe:	b930      	cbnz	r0, 8009fce <__mdiff+0x2e>
 8009fc0:	4b3a      	ldr	r3, [pc, #232]	; (800a0ac <__mdiff+0x10c>)
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	f240 2132 	movw	r1, #562	; 0x232
 8009fc8:	4839      	ldr	r0, [pc, #228]	; (800a0b0 <__mdiff+0x110>)
 8009fca:	f000 febd 	bl	800ad48 <__assert_func>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009fd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd8:	bfa4      	itt	ge
 8009fda:	4643      	movge	r3, r8
 8009fdc:	46a0      	movge	r8, r4
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009fe4:	bfa6      	itte	ge
 8009fe6:	461c      	movge	r4, r3
 8009fe8:	2500      	movge	r5, #0
 8009fea:	2501      	movlt	r5, #1
 8009fec:	f7ff fcf0 	bl	80099d0 <_Balloc>
 8009ff0:	b920      	cbnz	r0, 8009ffc <__mdiff+0x5c>
 8009ff2:	4b2e      	ldr	r3, [pc, #184]	; (800a0ac <__mdiff+0x10c>)
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ffa:	e7e5      	b.n	8009fc8 <__mdiff+0x28>
 8009ffc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a000:	6926      	ldr	r6, [r4, #16]
 800a002:	60c5      	str	r5, [r0, #12]
 800a004:	f104 0914 	add.w	r9, r4, #20
 800a008:	f108 0514 	add.w	r5, r8, #20
 800a00c:	f100 0e14 	add.w	lr, r0, #20
 800a010:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a014:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a018:	f108 0210 	add.w	r2, r8, #16
 800a01c:	46f2      	mov	sl, lr
 800a01e:	2100      	movs	r1, #0
 800a020:	f859 3b04 	ldr.w	r3, [r9], #4
 800a024:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a028:	fa1f f883 	uxth.w	r8, r3
 800a02c:	fa11 f18b 	uxtah	r1, r1, fp
 800a030:	0c1b      	lsrs	r3, r3, #16
 800a032:	eba1 0808 	sub.w	r8, r1, r8
 800a036:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a03a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a03e:	fa1f f888 	uxth.w	r8, r8
 800a042:	1419      	asrs	r1, r3, #16
 800a044:	454e      	cmp	r6, r9
 800a046:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a04a:	f84a 3b04 	str.w	r3, [sl], #4
 800a04e:	d8e7      	bhi.n	800a020 <__mdiff+0x80>
 800a050:	1b33      	subs	r3, r6, r4
 800a052:	3b15      	subs	r3, #21
 800a054:	f023 0303 	bic.w	r3, r3, #3
 800a058:	3304      	adds	r3, #4
 800a05a:	3415      	adds	r4, #21
 800a05c:	42a6      	cmp	r6, r4
 800a05e:	bf38      	it	cc
 800a060:	2304      	movcc	r3, #4
 800a062:	441d      	add	r5, r3
 800a064:	4473      	add	r3, lr
 800a066:	469e      	mov	lr, r3
 800a068:	462e      	mov	r6, r5
 800a06a:	4566      	cmp	r6, ip
 800a06c:	d30e      	bcc.n	800a08c <__mdiff+0xec>
 800a06e:	f10c 0203 	add.w	r2, ip, #3
 800a072:	1b52      	subs	r2, r2, r5
 800a074:	f022 0203 	bic.w	r2, r2, #3
 800a078:	3d03      	subs	r5, #3
 800a07a:	45ac      	cmp	ip, r5
 800a07c:	bf38      	it	cc
 800a07e:	2200      	movcc	r2, #0
 800a080:	441a      	add	r2, r3
 800a082:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a086:	b17b      	cbz	r3, 800a0a8 <__mdiff+0x108>
 800a088:	6107      	str	r7, [r0, #16]
 800a08a:	e7a3      	b.n	8009fd4 <__mdiff+0x34>
 800a08c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a090:	fa11 f288 	uxtah	r2, r1, r8
 800a094:	1414      	asrs	r4, r2, #16
 800a096:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a09a:	b292      	uxth	r2, r2
 800a09c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a0a0:	f84e 2b04 	str.w	r2, [lr], #4
 800a0a4:	1421      	asrs	r1, r4, #16
 800a0a6:	e7e0      	b.n	800a06a <__mdiff+0xca>
 800a0a8:	3f01      	subs	r7, #1
 800a0aa:	e7ea      	b.n	800a082 <__mdiff+0xe2>
 800a0ac:	0800b4c0 	.word	0x0800b4c0
 800a0b0:	0800b5b0 	.word	0x0800b5b0

0800a0b4 <__ulp>:
 800a0b4:	b082      	sub	sp, #8
 800a0b6:	ed8d 0b00 	vstr	d0, [sp]
 800a0ba:	9b01      	ldr	r3, [sp, #4]
 800a0bc:	4912      	ldr	r1, [pc, #72]	; (800a108 <__ulp+0x54>)
 800a0be:	4019      	ands	r1, r3
 800a0c0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a0c4:	2900      	cmp	r1, #0
 800a0c6:	dd05      	ble.n	800a0d4 <__ulp+0x20>
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	ec43 2b10 	vmov	d0, r2, r3
 800a0d0:	b002      	add	sp, #8
 800a0d2:	4770      	bx	lr
 800a0d4:	4249      	negs	r1, r1
 800a0d6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a0da:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a0de:	f04f 0200 	mov.w	r2, #0
 800a0e2:	f04f 0300 	mov.w	r3, #0
 800a0e6:	da04      	bge.n	800a0f2 <__ulp+0x3e>
 800a0e8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a0ec:	fa41 f300 	asr.w	r3, r1, r0
 800a0f0:	e7ec      	b.n	800a0cc <__ulp+0x18>
 800a0f2:	f1a0 0114 	sub.w	r1, r0, #20
 800a0f6:	291e      	cmp	r1, #30
 800a0f8:	bfda      	itte	le
 800a0fa:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a0fe:	fa20 f101 	lsrle.w	r1, r0, r1
 800a102:	2101      	movgt	r1, #1
 800a104:	460a      	mov	r2, r1
 800a106:	e7e1      	b.n	800a0cc <__ulp+0x18>
 800a108:	7ff00000 	.word	0x7ff00000

0800a10c <__b2d>:
 800a10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10e:	6905      	ldr	r5, [r0, #16]
 800a110:	f100 0714 	add.w	r7, r0, #20
 800a114:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a118:	1f2e      	subs	r6, r5, #4
 800a11a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a11e:	4620      	mov	r0, r4
 800a120:	f7ff fd48 	bl	8009bb4 <__hi0bits>
 800a124:	f1c0 0320 	rsb	r3, r0, #32
 800a128:	280a      	cmp	r0, #10
 800a12a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a1a8 <__b2d+0x9c>
 800a12e:	600b      	str	r3, [r1, #0]
 800a130:	dc14      	bgt.n	800a15c <__b2d+0x50>
 800a132:	f1c0 0e0b 	rsb	lr, r0, #11
 800a136:	fa24 f10e 	lsr.w	r1, r4, lr
 800a13a:	42b7      	cmp	r7, r6
 800a13c:	ea41 030c 	orr.w	r3, r1, ip
 800a140:	bf34      	ite	cc
 800a142:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a146:	2100      	movcs	r1, #0
 800a148:	3015      	adds	r0, #21
 800a14a:	fa04 f000 	lsl.w	r0, r4, r0
 800a14e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a152:	ea40 0201 	orr.w	r2, r0, r1
 800a156:	ec43 2b10 	vmov	d0, r2, r3
 800a15a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a15c:	42b7      	cmp	r7, r6
 800a15e:	bf3a      	itte	cc
 800a160:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a164:	f1a5 0608 	subcc.w	r6, r5, #8
 800a168:	2100      	movcs	r1, #0
 800a16a:	380b      	subs	r0, #11
 800a16c:	d017      	beq.n	800a19e <__b2d+0x92>
 800a16e:	f1c0 0c20 	rsb	ip, r0, #32
 800a172:	fa04 f500 	lsl.w	r5, r4, r0
 800a176:	42be      	cmp	r6, r7
 800a178:	fa21 f40c 	lsr.w	r4, r1, ip
 800a17c:	ea45 0504 	orr.w	r5, r5, r4
 800a180:	bf8c      	ite	hi
 800a182:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a186:	2400      	movls	r4, #0
 800a188:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a18c:	fa01 f000 	lsl.w	r0, r1, r0
 800a190:	fa24 f40c 	lsr.w	r4, r4, ip
 800a194:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a198:	ea40 0204 	orr.w	r2, r0, r4
 800a19c:	e7db      	b.n	800a156 <__b2d+0x4a>
 800a19e:	ea44 030c 	orr.w	r3, r4, ip
 800a1a2:	460a      	mov	r2, r1
 800a1a4:	e7d7      	b.n	800a156 <__b2d+0x4a>
 800a1a6:	bf00      	nop
 800a1a8:	3ff00000 	.word	0x3ff00000

0800a1ac <__d2b>:
 800a1ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1b0:	4689      	mov	r9, r1
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	ec57 6b10 	vmov	r6, r7, d0
 800a1b8:	4690      	mov	r8, r2
 800a1ba:	f7ff fc09 	bl	80099d0 <_Balloc>
 800a1be:	4604      	mov	r4, r0
 800a1c0:	b930      	cbnz	r0, 800a1d0 <__d2b+0x24>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	4b25      	ldr	r3, [pc, #148]	; (800a25c <__d2b+0xb0>)
 800a1c6:	4826      	ldr	r0, [pc, #152]	; (800a260 <__d2b+0xb4>)
 800a1c8:	f240 310a 	movw	r1, #778	; 0x30a
 800a1cc:	f000 fdbc 	bl	800ad48 <__assert_func>
 800a1d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a1d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a1d8:	bb35      	cbnz	r5, 800a228 <__d2b+0x7c>
 800a1da:	2e00      	cmp	r6, #0
 800a1dc:	9301      	str	r3, [sp, #4]
 800a1de:	d028      	beq.n	800a232 <__d2b+0x86>
 800a1e0:	4668      	mov	r0, sp
 800a1e2:	9600      	str	r6, [sp, #0]
 800a1e4:	f7ff fd06 	bl	8009bf4 <__lo0bits>
 800a1e8:	9900      	ldr	r1, [sp, #0]
 800a1ea:	b300      	cbz	r0, 800a22e <__d2b+0x82>
 800a1ec:	9a01      	ldr	r2, [sp, #4]
 800a1ee:	f1c0 0320 	rsb	r3, r0, #32
 800a1f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f6:	430b      	orrs	r3, r1
 800a1f8:	40c2      	lsrs	r2, r0
 800a1fa:	6163      	str	r3, [r4, #20]
 800a1fc:	9201      	str	r2, [sp, #4]
 800a1fe:	9b01      	ldr	r3, [sp, #4]
 800a200:	61a3      	str	r3, [r4, #24]
 800a202:	2b00      	cmp	r3, #0
 800a204:	bf14      	ite	ne
 800a206:	2202      	movne	r2, #2
 800a208:	2201      	moveq	r2, #1
 800a20a:	6122      	str	r2, [r4, #16]
 800a20c:	b1d5      	cbz	r5, 800a244 <__d2b+0x98>
 800a20e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a212:	4405      	add	r5, r0
 800a214:	f8c9 5000 	str.w	r5, [r9]
 800a218:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a21c:	f8c8 0000 	str.w	r0, [r8]
 800a220:	4620      	mov	r0, r4
 800a222:	b003      	add	sp, #12
 800a224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a22c:	e7d5      	b.n	800a1da <__d2b+0x2e>
 800a22e:	6161      	str	r1, [r4, #20]
 800a230:	e7e5      	b.n	800a1fe <__d2b+0x52>
 800a232:	a801      	add	r0, sp, #4
 800a234:	f7ff fcde 	bl	8009bf4 <__lo0bits>
 800a238:	9b01      	ldr	r3, [sp, #4]
 800a23a:	6163      	str	r3, [r4, #20]
 800a23c:	2201      	movs	r2, #1
 800a23e:	6122      	str	r2, [r4, #16]
 800a240:	3020      	adds	r0, #32
 800a242:	e7e3      	b.n	800a20c <__d2b+0x60>
 800a244:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a248:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a24c:	f8c9 0000 	str.w	r0, [r9]
 800a250:	6918      	ldr	r0, [r3, #16]
 800a252:	f7ff fcaf 	bl	8009bb4 <__hi0bits>
 800a256:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a25a:	e7df      	b.n	800a21c <__d2b+0x70>
 800a25c:	0800b4c0 	.word	0x0800b4c0
 800a260:	0800b5b0 	.word	0x0800b5b0

0800a264 <__ratio>:
 800a264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a268:	4688      	mov	r8, r1
 800a26a:	4669      	mov	r1, sp
 800a26c:	4681      	mov	r9, r0
 800a26e:	f7ff ff4d 	bl	800a10c <__b2d>
 800a272:	a901      	add	r1, sp, #4
 800a274:	4640      	mov	r0, r8
 800a276:	ec55 4b10 	vmov	r4, r5, d0
 800a27a:	ee10 aa10 	vmov	sl, s0
 800a27e:	f7ff ff45 	bl	800a10c <__b2d>
 800a282:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a286:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800a28a:	1a59      	subs	r1, r3, r1
 800a28c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a296:	ec57 6b10 	vmov	r6, r7, d0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	bfd6      	itet	le
 800a29e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a2a2:	462a      	movgt	r2, r5
 800a2a4:	463a      	movle	r2, r7
 800a2a6:	46ab      	mov	fp, r5
 800a2a8:	bfd6      	itet	le
 800a2aa:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a2ae:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a2b2:	ee00 3a90 	vmovle	s1, r3
 800a2b6:	ec4b ab17 	vmov	d7, sl, fp
 800a2ba:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a2be:	b003      	add	sp, #12
 800a2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a2c4 <__copybits>:
 800a2c4:	3901      	subs	r1, #1
 800a2c6:	b570      	push	{r4, r5, r6, lr}
 800a2c8:	1149      	asrs	r1, r1, #5
 800a2ca:	6914      	ldr	r4, [r2, #16]
 800a2cc:	3101      	adds	r1, #1
 800a2ce:	f102 0314 	add.w	r3, r2, #20
 800a2d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a2d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2da:	1f05      	subs	r5, r0, #4
 800a2dc:	42a3      	cmp	r3, r4
 800a2de:	d30c      	bcc.n	800a2fa <__copybits+0x36>
 800a2e0:	1aa3      	subs	r3, r4, r2
 800a2e2:	3b11      	subs	r3, #17
 800a2e4:	f023 0303 	bic.w	r3, r3, #3
 800a2e8:	3211      	adds	r2, #17
 800a2ea:	42a2      	cmp	r2, r4
 800a2ec:	bf88      	it	hi
 800a2ee:	2300      	movhi	r3, #0
 800a2f0:	4418      	add	r0, r3
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	4288      	cmp	r0, r1
 800a2f6:	d305      	bcc.n	800a304 <__copybits+0x40>
 800a2f8:	bd70      	pop	{r4, r5, r6, pc}
 800a2fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800a2fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800a302:	e7eb      	b.n	800a2dc <__copybits+0x18>
 800a304:	f840 3b04 	str.w	r3, [r0], #4
 800a308:	e7f4      	b.n	800a2f4 <__copybits+0x30>

0800a30a <__any_on>:
 800a30a:	f100 0214 	add.w	r2, r0, #20
 800a30e:	6900      	ldr	r0, [r0, #16]
 800a310:	114b      	asrs	r3, r1, #5
 800a312:	4298      	cmp	r0, r3
 800a314:	b510      	push	{r4, lr}
 800a316:	db11      	blt.n	800a33c <__any_on+0x32>
 800a318:	dd0a      	ble.n	800a330 <__any_on+0x26>
 800a31a:	f011 011f 	ands.w	r1, r1, #31
 800a31e:	d007      	beq.n	800a330 <__any_on+0x26>
 800a320:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a324:	fa24 f001 	lsr.w	r0, r4, r1
 800a328:	fa00 f101 	lsl.w	r1, r0, r1
 800a32c:	428c      	cmp	r4, r1
 800a32e:	d10b      	bne.n	800a348 <__any_on+0x3e>
 800a330:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a334:	4293      	cmp	r3, r2
 800a336:	d803      	bhi.n	800a340 <__any_on+0x36>
 800a338:	2000      	movs	r0, #0
 800a33a:	bd10      	pop	{r4, pc}
 800a33c:	4603      	mov	r3, r0
 800a33e:	e7f7      	b.n	800a330 <__any_on+0x26>
 800a340:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a344:	2900      	cmp	r1, #0
 800a346:	d0f5      	beq.n	800a334 <__any_on+0x2a>
 800a348:	2001      	movs	r0, #1
 800a34a:	e7f6      	b.n	800a33a <__any_on+0x30>

0800a34c <_calloc_r>:
 800a34c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a34e:	fba1 2402 	umull	r2, r4, r1, r2
 800a352:	b94c      	cbnz	r4, 800a368 <_calloc_r+0x1c>
 800a354:	4611      	mov	r1, r2
 800a356:	9201      	str	r2, [sp, #4]
 800a358:	f000 f87a 	bl	800a450 <_malloc_r>
 800a35c:	9a01      	ldr	r2, [sp, #4]
 800a35e:	4605      	mov	r5, r0
 800a360:	b930      	cbnz	r0, 800a370 <_calloc_r+0x24>
 800a362:	4628      	mov	r0, r5
 800a364:	b003      	add	sp, #12
 800a366:	bd30      	pop	{r4, r5, pc}
 800a368:	220c      	movs	r2, #12
 800a36a:	6002      	str	r2, [r0, #0]
 800a36c:	2500      	movs	r5, #0
 800a36e:	e7f8      	b.n	800a362 <_calloc_r+0x16>
 800a370:	4621      	mov	r1, r4
 800a372:	f7fc fbc5 	bl	8006b00 <memset>
 800a376:	e7f4      	b.n	800a362 <_calloc_r+0x16>

0800a378 <_free_r>:
 800a378:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a37a:	2900      	cmp	r1, #0
 800a37c:	d044      	beq.n	800a408 <_free_r+0x90>
 800a37e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a382:	9001      	str	r0, [sp, #4]
 800a384:	2b00      	cmp	r3, #0
 800a386:	f1a1 0404 	sub.w	r4, r1, #4
 800a38a:	bfb8      	it	lt
 800a38c:	18e4      	addlt	r4, r4, r3
 800a38e:	f000 fe6f 	bl	800b070 <__malloc_lock>
 800a392:	4a1e      	ldr	r2, [pc, #120]	; (800a40c <_free_r+0x94>)
 800a394:	9801      	ldr	r0, [sp, #4]
 800a396:	6813      	ldr	r3, [r2, #0]
 800a398:	b933      	cbnz	r3, 800a3a8 <_free_r+0x30>
 800a39a:	6063      	str	r3, [r4, #4]
 800a39c:	6014      	str	r4, [r2, #0]
 800a39e:	b003      	add	sp, #12
 800a3a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3a4:	f000 be6a 	b.w	800b07c <__malloc_unlock>
 800a3a8:	42a3      	cmp	r3, r4
 800a3aa:	d908      	bls.n	800a3be <_free_r+0x46>
 800a3ac:	6825      	ldr	r5, [r4, #0]
 800a3ae:	1961      	adds	r1, r4, r5
 800a3b0:	428b      	cmp	r3, r1
 800a3b2:	bf01      	itttt	eq
 800a3b4:	6819      	ldreq	r1, [r3, #0]
 800a3b6:	685b      	ldreq	r3, [r3, #4]
 800a3b8:	1949      	addeq	r1, r1, r5
 800a3ba:	6021      	streq	r1, [r4, #0]
 800a3bc:	e7ed      	b.n	800a39a <_free_r+0x22>
 800a3be:	461a      	mov	r2, r3
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	b10b      	cbz	r3, 800a3c8 <_free_r+0x50>
 800a3c4:	42a3      	cmp	r3, r4
 800a3c6:	d9fa      	bls.n	800a3be <_free_r+0x46>
 800a3c8:	6811      	ldr	r1, [r2, #0]
 800a3ca:	1855      	adds	r5, r2, r1
 800a3cc:	42a5      	cmp	r5, r4
 800a3ce:	d10b      	bne.n	800a3e8 <_free_r+0x70>
 800a3d0:	6824      	ldr	r4, [r4, #0]
 800a3d2:	4421      	add	r1, r4
 800a3d4:	1854      	adds	r4, r2, r1
 800a3d6:	42a3      	cmp	r3, r4
 800a3d8:	6011      	str	r1, [r2, #0]
 800a3da:	d1e0      	bne.n	800a39e <_free_r+0x26>
 800a3dc:	681c      	ldr	r4, [r3, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	6053      	str	r3, [r2, #4]
 800a3e2:	4421      	add	r1, r4
 800a3e4:	6011      	str	r1, [r2, #0]
 800a3e6:	e7da      	b.n	800a39e <_free_r+0x26>
 800a3e8:	d902      	bls.n	800a3f0 <_free_r+0x78>
 800a3ea:	230c      	movs	r3, #12
 800a3ec:	6003      	str	r3, [r0, #0]
 800a3ee:	e7d6      	b.n	800a39e <_free_r+0x26>
 800a3f0:	6825      	ldr	r5, [r4, #0]
 800a3f2:	1961      	adds	r1, r4, r5
 800a3f4:	428b      	cmp	r3, r1
 800a3f6:	bf04      	itt	eq
 800a3f8:	6819      	ldreq	r1, [r3, #0]
 800a3fa:	685b      	ldreq	r3, [r3, #4]
 800a3fc:	6063      	str	r3, [r4, #4]
 800a3fe:	bf04      	itt	eq
 800a400:	1949      	addeq	r1, r1, r5
 800a402:	6021      	streq	r1, [r4, #0]
 800a404:	6054      	str	r4, [r2, #4]
 800a406:	e7ca      	b.n	800a39e <_free_r+0x26>
 800a408:	b003      	add	sp, #12
 800a40a:	bd30      	pop	{r4, r5, pc}
 800a40c:	240003e0 	.word	0x240003e0

0800a410 <sbrk_aligned>:
 800a410:	b570      	push	{r4, r5, r6, lr}
 800a412:	4e0e      	ldr	r6, [pc, #56]	; (800a44c <sbrk_aligned+0x3c>)
 800a414:	460c      	mov	r4, r1
 800a416:	6831      	ldr	r1, [r6, #0]
 800a418:	4605      	mov	r5, r0
 800a41a:	b911      	cbnz	r1, 800a422 <sbrk_aligned+0x12>
 800a41c:	f000 fb4c 	bl	800aab8 <_sbrk_r>
 800a420:	6030      	str	r0, [r6, #0]
 800a422:	4621      	mov	r1, r4
 800a424:	4628      	mov	r0, r5
 800a426:	f000 fb47 	bl	800aab8 <_sbrk_r>
 800a42a:	1c43      	adds	r3, r0, #1
 800a42c:	d00a      	beq.n	800a444 <sbrk_aligned+0x34>
 800a42e:	1cc4      	adds	r4, r0, #3
 800a430:	f024 0403 	bic.w	r4, r4, #3
 800a434:	42a0      	cmp	r0, r4
 800a436:	d007      	beq.n	800a448 <sbrk_aligned+0x38>
 800a438:	1a21      	subs	r1, r4, r0
 800a43a:	4628      	mov	r0, r5
 800a43c:	f000 fb3c 	bl	800aab8 <_sbrk_r>
 800a440:	3001      	adds	r0, #1
 800a442:	d101      	bne.n	800a448 <sbrk_aligned+0x38>
 800a444:	f04f 34ff 	mov.w	r4, #4294967295
 800a448:	4620      	mov	r0, r4
 800a44a:	bd70      	pop	{r4, r5, r6, pc}
 800a44c:	240003e4 	.word	0x240003e4

0800a450 <_malloc_r>:
 800a450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a454:	1ccd      	adds	r5, r1, #3
 800a456:	f025 0503 	bic.w	r5, r5, #3
 800a45a:	3508      	adds	r5, #8
 800a45c:	2d0c      	cmp	r5, #12
 800a45e:	bf38      	it	cc
 800a460:	250c      	movcc	r5, #12
 800a462:	2d00      	cmp	r5, #0
 800a464:	4607      	mov	r7, r0
 800a466:	db01      	blt.n	800a46c <_malloc_r+0x1c>
 800a468:	42a9      	cmp	r1, r5
 800a46a:	d905      	bls.n	800a478 <_malloc_r+0x28>
 800a46c:	230c      	movs	r3, #12
 800a46e:	603b      	str	r3, [r7, #0]
 800a470:	2600      	movs	r6, #0
 800a472:	4630      	mov	r0, r6
 800a474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a478:	4e2e      	ldr	r6, [pc, #184]	; (800a534 <_malloc_r+0xe4>)
 800a47a:	f000 fdf9 	bl	800b070 <__malloc_lock>
 800a47e:	6833      	ldr	r3, [r6, #0]
 800a480:	461c      	mov	r4, r3
 800a482:	bb34      	cbnz	r4, 800a4d2 <_malloc_r+0x82>
 800a484:	4629      	mov	r1, r5
 800a486:	4638      	mov	r0, r7
 800a488:	f7ff ffc2 	bl	800a410 <sbrk_aligned>
 800a48c:	1c43      	adds	r3, r0, #1
 800a48e:	4604      	mov	r4, r0
 800a490:	d14d      	bne.n	800a52e <_malloc_r+0xde>
 800a492:	6834      	ldr	r4, [r6, #0]
 800a494:	4626      	mov	r6, r4
 800a496:	2e00      	cmp	r6, #0
 800a498:	d140      	bne.n	800a51c <_malloc_r+0xcc>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	4631      	mov	r1, r6
 800a49e:	4638      	mov	r0, r7
 800a4a0:	eb04 0803 	add.w	r8, r4, r3
 800a4a4:	f000 fb08 	bl	800aab8 <_sbrk_r>
 800a4a8:	4580      	cmp	r8, r0
 800a4aa:	d13a      	bne.n	800a522 <_malloc_r+0xd2>
 800a4ac:	6821      	ldr	r1, [r4, #0]
 800a4ae:	3503      	adds	r5, #3
 800a4b0:	1a6d      	subs	r5, r5, r1
 800a4b2:	f025 0503 	bic.w	r5, r5, #3
 800a4b6:	3508      	adds	r5, #8
 800a4b8:	2d0c      	cmp	r5, #12
 800a4ba:	bf38      	it	cc
 800a4bc:	250c      	movcc	r5, #12
 800a4be:	4629      	mov	r1, r5
 800a4c0:	4638      	mov	r0, r7
 800a4c2:	f7ff ffa5 	bl	800a410 <sbrk_aligned>
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	d02b      	beq.n	800a522 <_malloc_r+0xd2>
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	442b      	add	r3, r5
 800a4ce:	6023      	str	r3, [r4, #0]
 800a4d0:	e00e      	b.n	800a4f0 <_malloc_r+0xa0>
 800a4d2:	6822      	ldr	r2, [r4, #0]
 800a4d4:	1b52      	subs	r2, r2, r5
 800a4d6:	d41e      	bmi.n	800a516 <_malloc_r+0xc6>
 800a4d8:	2a0b      	cmp	r2, #11
 800a4da:	d916      	bls.n	800a50a <_malloc_r+0xba>
 800a4dc:	1961      	adds	r1, r4, r5
 800a4de:	42a3      	cmp	r3, r4
 800a4e0:	6025      	str	r5, [r4, #0]
 800a4e2:	bf18      	it	ne
 800a4e4:	6059      	strne	r1, [r3, #4]
 800a4e6:	6863      	ldr	r3, [r4, #4]
 800a4e8:	bf08      	it	eq
 800a4ea:	6031      	streq	r1, [r6, #0]
 800a4ec:	5162      	str	r2, [r4, r5]
 800a4ee:	604b      	str	r3, [r1, #4]
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	f104 060b 	add.w	r6, r4, #11
 800a4f6:	f000 fdc1 	bl	800b07c <__malloc_unlock>
 800a4fa:	f026 0607 	bic.w	r6, r6, #7
 800a4fe:	1d23      	adds	r3, r4, #4
 800a500:	1af2      	subs	r2, r6, r3
 800a502:	d0b6      	beq.n	800a472 <_malloc_r+0x22>
 800a504:	1b9b      	subs	r3, r3, r6
 800a506:	50a3      	str	r3, [r4, r2]
 800a508:	e7b3      	b.n	800a472 <_malloc_r+0x22>
 800a50a:	6862      	ldr	r2, [r4, #4]
 800a50c:	42a3      	cmp	r3, r4
 800a50e:	bf0c      	ite	eq
 800a510:	6032      	streq	r2, [r6, #0]
 800a512:	605a      	strne	r2, [r3, #4]
 800a514:	e7ec      	b.n	800a4f0 <_malloc_r+0xa0>
 800a516:	4623      	mov	r3, r4
 800a518:	6864      	ldr	r4, [r4, #4]
 800a51a:	e7b2      	b.n	800a482 <_malloc_r+0x32>
 800a51c:	4634      	mov	r4, r6
 800a51e:	6876      	ldr	r6, [r6, #4]
 800a520:	e7b9      	b.n	800a496 <_malloc_r+0x46>
 800a522:	230c      	movs	r3, #12
 800a524:	603b      	str	r3, [r7, #0]
 800a526:	4638      	mov	r0, r7
 800a528:	f000 fda8 	bl	800b07c <__malloc_unlock>
 800a52c:	e7a1      	b.n	800a472 <_malloc_r+0x22>
 800a52e:	6025      	str	r5, [r4, #0]
 800a530:	e7de      	b.n	800a4f0 <_malloc_r+0xa0>
 800a532:	bf00      	nop
 800a534:	240003e0 	.word	0x240003e0

0800a538 <__ssputs_r>:
 800a538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a53c:	688e      	ldr	r6, [r1, #8]
 800a53e:	429e      	cmp	r6, r3
 800a540:	4682      	mov	sl, r0
 800a542:	460c      	mov	r4, r1
 800a544:	4690      	mov	r8, r2
 800a546:	461f      	mov	r7, r3
 800a548:	d838      	bhi.n	800a5bc <__ssputs_r+0x84>
 800a54a:	898a      	ldrh	r2, [r1, #12]
 800a54c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a550:	d032      	beq.n	800a5b8 <__ssputs_r+0x80>
 800a552:	6825      	ldr	r5, [r4, #0]
 800a554:	6909      	ldr	r1, [r1, #16]
 800a556:	eba5 0901 	sub.w	r9, r5, r1
 800a55a:	6965      	ldr	r5, [r4, #20]
 800a55c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a560:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a564:	3301      	adds	r3, #1
 800a566:	444b      	add	r3, r9
 800a568:	106d      	asrs	r5, r5, #1
 800a56a:	429d      	cmp	r5, r3
 800a56c:	bf38      	it	cc
 800a56e:	461d      	movcc	r5, r3
 800a570:	0553      	lsls	r3, r2, #21
 800a572:	d531      	bpl.n	800a5d8 <__ssputs_r+0xa0>
 800a574:	4629      	mov	r1, r5
 800a576:	f7ff ff6b 	bl	800a450 <_malloc_r>
 800a57a:	4606      	mov	r6, r0
 800a57c:	b950      	cbnz	r0, 800a594 <__ssputs_r+0x5c>
 800a57e:	230c      	movs	r3, #12
 800a580:	f8ca 3000 	str.w	r3, [sl]
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a58a:	81a3      	strh	r3, [r4, #12]
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295
 800a590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a594:	6921      	ldr	r1, [r4, #16]
 800a596:	464a      	mov	r2, r9
 800a598:	f7fc faa4 	bl	8006ae4 <memcpy>
 800a59c:	89a3      	ldrh	r3, [r4, #12]
 800a59e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a5a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5a6:	81a3      	strh	r3, [r4, #12]
 800a5a8:	6126      	str	r6, [r4, #16]
 800a5aa:	6165      	str	r5, [r4, #20]
 800a5ac:	444e      	add	r6, r9
 800a5ae:	eba5 0509 	sub.w	r5, r5, r9
 800a5b2:	6026      	str	r6, [r4, #0]
 800a5b4:	60a5      	str	r5, [r4, #8]
 800a5b6:	463e      	mov	r6, r7
 800a5b8:	42be      	cmp	r6, r7
 800a5ba:	d900      	bls.n	800a5be <__ssputs_r+0x86>
 800a5bc:	463e      	mov	r6, r7
 800a5be:	6820      	ldr	r0, [r4, #0]
 800a5c0:	4632      	mov	r2, r6
 800a5c2:	4641      	mov	r1, r8
 800a5c4:	f000 fd3a 	bl	800b03c <memmove>
 800a5c8:	68a3      	ldr	r3, [r4, #8]
 800a5ca:	1b9b      	subs	r3, r3, r6
 800a5cc:	60a3      	str	r3, [r4, #8]
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	4433      	add	r3, r6
 800a5d2:	6023      	str	r3, [r4, #0]
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	e7db      	b.n	800a590 <__ssputs_r+0x58>
 800a5d8:	462a      	mov	r2, r5
 800a5da:	f000 fd55 	bl	800b088 <_realloc_r>
 800a5de:	4606      	mov	r6, r0
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	d1e1      	bne.n	800a5a8 <__ssputs_r+0x70>
 800a5e4:	6921      	ldr	r1, [r4, #16]
 800a5e6:	4650      	mov	r0, sl
 800a5e8:	f7ff fec6 	bl	800a378 <_free_r>
 800a5ec:	e7c7      	b.n	800a57e <__ssputs_r+0x46>
	...

0800a5f0 <_svfiprintf_r>:
 800a5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f4:	4698      	mov	r8, r3
 800a5f6:	898b      	ldrh	r3, [r1, #12]
 800a5f8:	061b      	lsls	r3, r3, #24
 800a5fa:	b09d      	sub	sp, #116	; 0x74
 800a5fc:	4607      	mov	r7, r0
 800a5fe:	460d      	mov	r5, r1
 800a600:	4614      	mov	r4, r2
 800a602:	d50e      	bpl.n	800a622 <_svfiprintf_r+0x32>
 800a604:	690b      	ldr	r3, [r1, #16]
 800a606:	b963      	cbnz	r3, 800a622 <_svfiprintf_r+0x32>
 800a608:	2140      	movs	r1, #64	; 0x40
 800a60a:	f7ff ff21 	bl	800a450 <_malloc_r>
 800a60e:	6028      	str	r0, [r5, #0]
 800a610:	6128      	str	r0, [r5, #16]
 800a612:	b920      	cbnz	r0, 800a61e <_svfiprintf_r+0x2e>
 800a614:	230c      	movs	r3, #12
 800a616:	603b      	str	r3, [r7, #0]
 800a618:	f04f 30ff 	mov.w	r0, #4294967295
 800a61c:	e0d1      	b.n	800a7c2 <_svfiprintf_r+0x1d2>
 800a61e:	2340      	movs	r3, #64	; 0x40
 800a620:	616b      	str	r3, [r5, #20]
 800a622:	2300      	movs	r3, #0
 800a624:	9309      	str	r3, [sp, #36]	; 0x24
 800a626:	2320      	movs	r3, #32
 800a628:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a62c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a630:	2330      	movs	r3, #48	; 0x30
 800a632:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a7dc <_svfiprintf_r+0x1ec>
 800a636:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a63a:	f04f 0901 	mov.w	r9, #1
 800a63e:	4623      	mov	r3, r4
 800a640:	469a      	mov	sl, r3
 800a642:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a646:	b10a      	cbz	r2, 800a64c <_svfiprintf_r+0x5c>
 800a648:	2a25      	cmp	r2, #37	; 0x25
 800a64a:	d1f9      	bne.n	800a640 <_svfiprintf_r+0x50>
 800a64c:	ebba 0b04 	subs.w	fp, sl, r4
 800a650:	d00b      	beq.n	800a66a <_svfiprintf_r+0x7a>
 800a652:	465b      	mov	r3, fp
 800a654:	4622      	mov	r2, r4
 800a656:	4629      	mov	r1, r5
 800a658:	4638      	mov	r0, r7
 800a65a:	f7ff ff6d 	bl	800a538 <__ssputs_r>
 800a65e:	3001      	adds	r0, #1
 800a660:	f000 80aa 	beq.w	800a7b8 <_svfiprintf_r+0x1c8>
 800a664:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a666:	445a      	add	r2, fp
 800a668:	9209      	str	r2, [sp, #36]	; 0x24
 800a66a:	f89a 3000 	ldrb.w	r3, [sl]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	f000 80a2 	beq.w	800a7b8 <_svfiprintf_r+0x1c8>
 800a674:	2300      	movs	r3, #0
 800a676:	f04f 32ff 	mov.w	r2, #4294967295
 800a67a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a67e:	f10a 0a01 	add.w	sl, sl, #1
 800a682:	9304      	str	r3, [sp, #16]
 800a684:	9307      	str	r3, [sp, #28]
 800a686:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a68a:	931a      	str	r3, [sp, #104]	; 0x68
 800a68c:	4654      	mov	r4, sl
 800a68e:	2205      	movs	r2, #5
 800a690:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a694:	4851      	ldr	r0, [pc, #324]	; (800a7dc <_svfiprintf_r+0x1ec>)
 800a696:	f7f5 fe2b 	bl	80002f0 <memchr>
 800a69a:	9a04      	ldr	r2, [sp, #16]
 800a69c:	b9d8      	cbnz	r0, 800a6d6 <_svfiprintf_r+0xe6>
 800a69e:	06d0      	lsls	r0, r2, #27
 800a6a0:	bf44      	itt	mi
 800a6a2:	2320      	movmi	r3, #32
 800a6a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6a8:	0711      	lsls	r1, r2, #28
 800a6aa:	bf44      	itt	mi
 800a6ac:	232b      	movmi	r3, #43	; 0x2b
 800a6ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a6b8:	d015      	beq.n	800a6e6 <_svfiprintf_r+0xf6>
 800a6ba:	9a07      	ldr	r2, [sp, #28]
 800a6bc:	4654      	mov	r4, sl
 800a6be:	2000      	movs	r0, #0
 800a6c0:	f04f 0c0a 	mov.w	ip, #10
 800a6c4:	4621      	mov	r1, r4
 800a6c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ca:	3b30      	subs	r3, #48	; 0x30
 800a6cc:	2b09      	cmp	r3, #9
 800a6ce:	d94e      	bls.n	800a76e <_svfiprintf_r+0x17e>
 800a6d0:	b1b0      	cbz	r0, 800a700 <_svfiprintf_r+0x110>
 800a6d2:	9207      	str	r2, [sp, #28]
 800a6d4:	e014      	b.n	800a700 <_svfiprintf_r+0x110>
 800a6d6:	eba0 0308 	sub.w	r3, r0, r8
 800a6da:	fa09 f303 	lsl.w	r3, r9, r3
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	9304      	str	r3, [sp, #16]
 800a6e2:	46a2      	mov	sl, r4
 800a6e4:	e7d2      	b.n	800a68c <_svfiprintf_r+0x9c>
 800a6e6:	9b03      	ldr	r3, [sp, #12]
 800a6e8:	1d19      	adds	r1, r3, #4
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	9103      	str	r1, [sp, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	bfbb      	ittet	lt
 800a6f2:	425b      	neglt	r3, r3
 800a6f4:	f042 0202 	orrlt.w	r2, r2, #2
 800a6f8:	9307      	strge	r3, [sp, #28]
 800a6fa:	9307      	strlt	r3, [sp, #28]
 800a6fc:	bfb8      	it	lt
 800a6fe:	9204      	strlt	r2, [sp, #16]
 800a700:	7823      	ldrb	r3, [r4, #0]
 800a702:	2b2e      	cmp	r3, #46	; 0x2e
 800a704:	d10c      	bne.n	800a720 <_svfiprintf_r+0x130>
 800a706:	7863      	ldrb	r3, [r4, #1]
 800a708:	2b2a      	cmp	r3, #42	; 0x2a
 800a70a:	d135      	bne.n	800a778 <_svfiprintf_r+0x188>
 800a70c:	9b03      	ldr	r3, [sp, #12]
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	9203      	str	r2, [sp, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	bfb8      	it	lt
 800a718:	f04f 33ff 	movlt.w	r3, #4294967295
 800a71c:	3402      	adds	r4, #2
 800a71e:	9305      	str	r3, [sp, #20]
 800a720:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a7ec <_svfiprintf_r+0x1fc>
 800a724:	7821      	ldrb	r1, [r4, #0]
 800a726:	2203      	movs	r2, #3
 800a728:	4650      	mov	r0, sl
 800a72a:	f7f5 fde1 	bl	80002f0 <memchr>
 800a72e:	b140      	cbz	r0, 800a742 <_svfiprintf_r+0x152>
 800a730:	2340      	movs	r3, #64	; 0x40
 800a732:	eba0 000a 	sub.w	r0, r0, sl
 800a736:	fa03 f000 	lsl.w	r0, r3, r0
 800a73a:	9b04      	ldr	r3, [sp, #16]
 800a73c:	4303      	orrs	r3, r0
 800a73e:	3401      	adds	r4, #1
 800a740:	9304      	str	r3, [sp, #16]
 800a742:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a746:	4826      	ldr	r0, [pc, #152]	; (800a7e0 <_svfiprintf_r+0x1f0>)
 800a748:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a74c:	2206      	movs	r2, #6
 800a74e:	f7f5 fdcf 	bl	80002f0 <memchr>
 800a752:	2800      	cmp	r0, #0
 800a754:	d038      	beq.n	800a7c8 <_svfiprintf_r+0x1d8>
 800a756:	4b23      	ldr	r3, [pc, #140]	; (800a7e4 <_svfiprintf_r+0x1f4>)
 800a758:	bb1b      	cbnz	r3, 800a7a2 <_svfiprintf_r+0x1b2>
 800a75a:	9b03      	ldr	r3, [sp, #12]
 800a75c:	3307      	adds	r3, #7
 800a75e:	f023 0307 	bic.w	r3, r3, #7
 800a762:	3308      	adds	r3, #8
 800a764:	9303      	str	r3, [sp, #12]
 800a766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a768:	4433      	add	r3, r6
 800a76a:	9309      	str	r3, [sp, #36]	; 0x24
 800a76c:	e767      	b.n	800a63e <_svfiprintf_r+0x4e>
 800a76e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a772:	460c      	mov	r4, r1
 800a774:	2001      	movs	r0, #1
 800a776:	e7a5      	b.n	800a6c4 <_svfiprintf_r+0xd4>
 800a778:	2300      	movs	r3, #0
 800a77a:	3401      	adds	r4, #1
 800a77c:	9305      	str	r3, [sp, #20]
 800a77e:	4619      	mov	r1, r3
 800a780:	f04f 0c0a 	mov.w	ip, #10
 800a784:	4620      	mov	r0, r4
 800a786:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a78a:	3a30      	subs	r2, #48	; 0x30
 800a78c:	2a09      	cmp	r2, #9
 800a78e:	d903      	bls.n	800a798 <_svfiprintf_r+0x1a8>
 800a790:	2b00      	cmp	r3, #0
 800a792:	d0c5      	beq.n	800a720 <_svfiprintf_r+0x130>
 800a794:	9105      	str	r1, [sp, #20]
 800a796:	e7c3      	b.n	800a720 <_svfiprintf_r+0x130>
 800a798:	fb0c 2101 	mla	r1, ip, r1, r2
 800a79c:	4604      	mov	r4, r0
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e7f0      	b.n	800a784 <_svfiprintf_r+0x194>
 800a7a2:	ab03      	add	r3, sp, #12
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	462a      	mov	r2, r5
 800a7a8:	4b0f      	ldr	r3, [pc, #60]	; (800a7e8 <_svfiprintf_r+0x1f8>)
 800a7aa:	a904      	add	r1, sp, #16
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	f7fc fa3f 	bl	8006c30 <_printf_float>
 800a7b2:	1c42      	adds	r2, r0, #1
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	d1d6      	bne.n	800a766 <_svfiprintf_r+0x176>
 800a7b8:	89ab      	ldrh	r3, [r5, #12]
 800a7ba:	065b      	lsls	r3, r3, #25
 800a7bc:	f53f af2c 	bmi.w	800a618 <_svfiprintf_r+0x28>
 800a7c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7c2:	b01d      	add	sp, #116	; 0x74
 800a7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c8:	ab03      	add	r3, sp, #12
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	462a      	mov	r2, r5
 800a7ce:	4b06      	ldr	r3, [pc, #24]	; (800a7e8 <_svfiprintf_r+0x1f8>)
 800a7d0:	a904      	add	r1, sp, #16
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	f7fc fcb8 	bl	8007148 <_printf_i>
 800a7d8:	e7eb      	b.n	800a7b2 <_svfiprintf_r+0x1c2>
 800a7da:	bf00      	nop
 800a7dc:	0800b70c 	.word	0x0800b70c
 800a7e0:	0800b716 	.word	0x0800b716
 800a7e4:	08006c31 	.word	0x08006c31
 800a7e8:	0800a539 	.word	0x0800a539
 800a7ec:	0800b712 	.word	0x0800b712

0800a7f0 <__sfputc_r>:
 800a7f0:	6893      	ldr	r3, [r2, #8]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	b410      	push	{r4}
 800a7f8:	6093      	str	r3, [r2, #8]
 800a7fa:	da08      	bge.n	800a80e <__sfputc_r+0x1e>
 800a7fc:	6994      	ldr	r4, [r2, #24]
 800a7fe:	42a3      	cmp	r3, r4
 800a800:	db01      	blt.n	800a806 <__sfputc_r+0x16>
 800a802:	290a      	cmp	r1, #10
 800a804:	d103      	bne.n	800a80e <__sfputc_r+0x1e>
 800a806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a80a:	f000 b9bd 	b.w	800ab88 <__swbuf_r>
 800a80e:	6813      	ldr	r3, [r2, #0]
 800a810:	1c58      	adds	r0, r3, #1
 800a812:	6010      	str	r0, [r2, #0]
 800a814:	7019      	strb	r1, [r3, #0]
 800a816:	4608      	mov	r0, r1
 800a818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a81c:	4770      	bx	lr

0800a81e <__sfputs_r>:
 800a81e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a820:	4606      	mov	r6, r0
 800a822:	460f      	mov	r7, r1
 800a824:	4614      	mov	r4, r2
 800a826:	18d5      	adds	r5, r2, r3
 800a828:	42ac      	cmp	r4, r5
 800a82a:	d101      	bne.n	800a830 <__sfputs_r+0x12>
 800a82c:	2000      	movs	r0, #0
 800a82e:	e007      	b.n	800a840 <__sfputs_r+0x22>
 800a830:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a834:	463a      	mov	r2, r7
 800a836:	4630      	mov	r0, r6
 800a838:	f7ff ffda 	bl	800a7f0 <__sfputc_r>
 800a83c:	1c43      	adds	r3, r0, #1
 800a83e:	d1f3      	bne.n	800a828 <__sfputs_r+0xa>
 800a840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a844 <_vfiprintf_r>:
 800a844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a848:	460d      	mov	r5, r1
 800a84a:	b09d      	sub	sp, #116	; 0x74
 800a84c:	4614      	mov	r4, r2
 800a84e:	4698      	mov	r8, r3
 800a850:	4606      	mov	r6, r0
 800a852:	b118      	cbz	r0, 800a85c <_vfiprintf_r+0x18>
 800a854:	6983      	ldr	r3, [r0, #24]
 800a856:	b90b      	cbnz	r3, 800a85c <_vfiprintf_r+0x18>
 800a858:	f7fe fc8c 	bl	8009174 <__sinit>
 800a85c:	4b89      	ldr	r3, [pc, #548]	; (800aa84 <_vfiprintf_r+0x240>)
 800a85e:	429d      	cmp	r5, r3
 800a860:	d11b      	bne.n	800a89a <_vfiprintf_r+0x56>
 800a862:	6875      	ldr	r5, [r6, #4]
 800a864:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a866:	07d9      	lsls	r1, r3, #31
 800a868:	d405      	bmi.n	800a876 <_vfiprintf_r+0x32>
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	059a      	lsls	r2, r3, #22
 800a86e:	d402      	bmi.n	800a876 <_vfiprintf_r+0x32>
 800a870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a872:	f7ff f890 	bl	8009996 <__retarget_lock_acquire_recursive>
 800a876:	89ab      	ldrh	r3, [r5, #12]
 800a878:	071b      	lsls	r3, r3, #28
 800a87a:	d501      	bpl.n	800a880 <_vfiprintf_r+0x3c>
 800a87c:	692b      	ldr	r3, [r5, #16]
 800a87e:	b9eb      	cbnz	r3, 800a8bc <_vfiprintf_r+0x78>
 800a880:	4629      	mov	r1, r5
 800a882:	4630      	mov	r0, r6
 800a884:	f000 f9f2 	bl	800ac6c <__swsetup_r>
 800a888:	b1c0      	cbz	r0, 800a8bc <_vfiprintf_r+0x78>
 800a88a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a88c:	07dc      	lsls	r4, r3, #31
 800a88e:	d50e      	bpl.n	800a8ae <_vfiprintf_r+0x6a>
 800a890:	f04f 30ff 	mov.w	r0, #4294967295
 800a894:	b01d      	add	sp, #116	; 0x74
 800a896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a89a:	4b7b      	ldr	r3, [pc, #492]	; (800aa88 <_vfiprintf_r+0x244>)
 800a89c:	429d      	cmp	r5, r3
 800a89e:	d101      	bne.n	800a8a4 <_vfiprintf_r+0x60>
 800a8a0:	68b5      	ldr	r5, [r6, #8]
 800a8a2:	e7df      	b.n	800a864 <_vfiprintf_r+0x20>
 800a8a4:	4b79      	ldr	r3, [pc, #484]	; (800aa8c <_vfiprintf_r+0x248>)
 800a8a6:	429d      	cmp	r5, r3
 800a8a8:	bf08      	it	eq
 800a8aa:	68f5      	ldreq	r5, [r6, #12]
 800a8ac:	e7da      	b.n	800a864 <_vfiprintf_r+0x20>
 800a8ae:	89ab      	ldrh	r3, [r5, #12]
 800a8b0:	0598      	lsls	r0, r3, #22
 800a8b2:	d4ed      	bmi.n	800a890 <_vfiprintf_r+0x4c>
 800a8b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8b6:	f7ff f86f 	bl	8009998 <__retarget_lock_release_recursive>
 800a8ba:	e7e9      	b.n	800a890 <_vfiprintf_r+0x4c>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9309      	str	r3, [sp, #36]	; 0x24
 800a8c0:	2320      	movs	r3, #32
 800a8c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8ca:	2330      	movs	r3, #48	; 0x30
 800a8cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aa90 <_vfiprintf_r+0x24c>
 800a8d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8d4:	f04f 0901 	mov.w	r9, #1
 800a8d8:	4623      	mov	r3, r4
 800a8da:	469a      	mov	sl, r3
 800a8dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8e0:	b10a      	cbz	r2, 800a8e6 <_vfiprintf_r+0xa2>
 800a8e2:	2a25      	cmp	r2, #37	; 0x25
 800a8e4:	d1f9      	bne.n	800a8da <_vfiprintf_r+0x96>
 800a8e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a8ea:	d00b      	beq.n	800a904 <_vfiprintf_r+0xc0>
 800a8ec:	465b      	mov	r3, fp
 800a8ee:	4622      	mov	r2, r4
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	4630      	mov	r0, r6
 800a8f4:	f7ff ff93 	bl	800a81e <__sfputs_r>
 800a8f8:	3001      	adds	r0, #1
 800a8fa:	f000 80aa 	beq.w	800aa52 <_vfiprintf_r+0x20e>
 800a8fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a900:	445a      	add	r2, fp
 800a902:	9209      	str	r2, [sp, #36]	; 0x24
 800a904:	f89a 3000 	ldrb.w	r3, [sl]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f000 80a2 	beq.w	800aa52 <_vfiprintf_r+0x20e>
 800a90e:	2300      	movs	r3, #0
 800a910:	f04f 32ff 	mov.w	r2, #4294967295
 800a914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a918:	f10a 0a01 	add.w	sl, sl, #1
 800a91c:	9304      	str	r3, [sp, #16]
 800a91e:	9307      	str	r3, [sp, #28]
 800a920:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a924:	931a      	str	r3, [sp, #104]	; 0x68
 800a926:	4654      	mov	r4, sl
 800a928:	2205      	movs	r2, #5
 800a92a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a92e:	4858      	ldr	r0, [pc, #352]	; (800aa90 <_vfiprintf_r+0x24c>)
 800a930:	f7f5 fcde 	bl	80002f0 <memchr>
 800a934:	9a04      	ldr	r2, [sp, #16]
 800a936:	b9d8      	cbnz	r0, 800a970 <_vfiprintf_r+0x12c>
 800a938:	06d1      	lsls	r1, r2, #27
 800a93a:	bf44      	itt	mi
 800a93c:	2320      	movmi	r3, #32
 800a93e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a942:	0713      	lsls	r3, r2, #28
 800a944:	bf44      	itt	mi
 800a946:	232b      	movmi	r3, #43	; 0x2b
 800a948:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a94c:	f89a 3000 	ldrb.w	r3, [sl]
 800a950:	2b2a      	cmp	r3, #42	; 0x2a
 800a952:	d015      	beq.n	800a980 <_vfiprintf_r+0x13c>
 800a954:	9a07      	ldr	r2, [sp, #28]
 800a956:	4654      	mov	r4, sl
 800a958:	2000      	movs	r0, #0
 800a95a:	f04f 0c0a 	mov.w	ip, #10
 800a95e:	4621      	mov	r1, r4
 800a960:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a964:	3b30      	subs	r3, #48	; 0x30
 800a966:	2b09      	cmp	r3, #9
 800a968:	d94e      	bls.n	800aa08 <_vfiprintf_r+0x1c4>
 800a96a:	b1b0      	cbz	r0, 800a99a <_vfiprintf_r+0x156>
 800a96c:	9207      	str	r2, [sp, #28]
 800a96e:	e014      	b.n	800a99a <_vfiprintf_r+0x156>
 800a970:	eba0 0308 	sub.w	r3, r0, r8
 800a974:	fa09 f303 	lsl.w	r3, r9, r3
 800a978:	4313      	orrs	r3, r2
 800a97a:	9304      	str	r3, [sp, #16]
 800a97c:	46a2      	mov	sl, r4
 800a97e:	e7d2      	b.n	800a926 <_vfiprintf_r+0xe2>
 800a980:	9b03      	ldr	r3, [sp, #12]
 800a982:	1d19      	adds	r1, r3, #4
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	9103      	str	r1, [sp, #12]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	bfbb      	ittet	lt
 800a98c:	425b      	neglt	r3, r3
 800a98e:	f042 0202 	orrlt.w	r2, r2, #2
 800a992:	9307      	strge	r3, [sp, #28]
 800a994:	9307      	strlt	r3, [sp, #28]
 800a996:	bfb8      	it	lt
 800a998:	9204      	strlt	r2, [sp, #16]
 800a99a:	7823      	ldrb	r3, [r4, #0]
 800a99c:	2b2e      	cmp	r3, #46	; 0x2e
 800a99e:	d10c      	bne.n	800a9ba <_vfiprintf_r+0x176>
 800a9a0:	7863      	ldrb	r3, [r4, #1]
 800a9a2:	2b2a      	cmp	r3, #42	; 0x2a
 800a9a4:	d135      	bne.n	800aa12 <_vfiprintf_r+0x1ce>
 800a9a6:	9b03      	ldr	r3, [sp, #12]
 800a9a8:	1d1a      	adds	r2, r3, #4
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	9203      	str	r2, [sp, #12]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	bfb8      	it	lt
 800a9b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9b6:	3402      	adds	r4, #2
 800a9b8:	9305      	str	r3, [sp, #20]
 800a9ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aaa0 <_vfiprintf_r+0x25c>
 800a9be:	7821      	ldrb	r1, [r4, #0]
 800a9c0:	2203      	movs	r2, #3
 800a9c2:	4650      	mov	r0, sl
 800a9c4:	f7f5 fc94 	bl	80002f0 <memchr>
 800a9c8:	b140      	cbz	r0, 800a9dc <_vfiprintf_r+0x198>
 800a9ca:	2340      	movs	r3, #64	; 0x40
 800a9cc:	eba0 000a 	sub.w	r0, r0, sl
 800a9d0:	fa03 f000 	lsl.w	r0, r3, r0
 800a9d4:	9b04      	ldr	r3, [sp, #16]
 800a9d6:	4303      	orrs	r3, r0
 800a9d8:	3401      	adds	r4, #1
 800a9da:	9304      	str	r3, [sp, #16]
 800a9dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9e0:	482c      	ldr	r0, [pc, #176]	; (800aa94 <_vfiprintf_r+0x250>)
 800a9e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9e6:	2206      	movs	r2, #6
 800a9e8:	f7f5 fc82 	bl	80002f0 <memchr>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d03f      	beq.n	800aa70 <_vfiprintf_r+0x22c>
 800a9f0:	4b29      	ldr	r3, [pc, #164]	; (800aa98 <_vfiprintf_r+0x254>)
 800a9f2:	bb1b      	cbnz	r3, 800aa3c <_vfiprintf_r+0x1f8>
 800a9f4:	9b03      	ldr	r3, [sp, #12]
 800a9f6:	3307      	adds	r3, #7
 800a9f8:	f023 0307 	bic.w	r3, r3, #7
 800a9fc:	3308      	adds	r3, #8
 800a9fe:	9303      	str	r3, [sp, #12]
 800aa00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa02:	443b      	add	r3, r7
 800aa04:	9309      	str	r3, [sp, #36]	; 0x24
 800aa06:	e767      	b.n	800a8d8 <_vfiprintf_r+0x94>
 800aa08:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	2001      	movs	r0, #1
 800aa10:	e7a5      	b.n	800a95e <_vfiprintf_r+0x11a>
 800aa12:	2300      	movs	r3, #0
 800aa14:	3401      	adds	r4, #1
 800aa16:	9305      	str	r3, [sp, #20]
 800aa18:	4619      	mov	r1, r3
 800aa1a:	f04f 0c0a 	mov.w	ip, #10
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa24:	3a30      	subs	r2, #48	; 0x30
 800aa26:	2a09      	cmp	r2, #9
 800aa28:	d903      	bls.n	800aa32 <_vfiprintf_r+0x1ee>
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d0c5      	beq.n	800a9ba <_vfiprintf_r+0x176>
 800aa2e:	9105      	str	r1, [sp, #20]
 800aa30:	e7c3      	b.n	800a9ba <_vfiprintf_r+0x176>
 800aa32:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa36:	4604      	mov	r4, r0
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e7f0      	b.n	800aa1e <_vfiprintf_r+0x1da>
 800aa3c:	ab03      	add	r3, sp, #12
 800aa3e:	9300      	str	r3, [sp, #0]
 800aa40:	462a      	mov	r2, r5
 800aa42:	4b16      	ldr	r3, [pc, #88]	; (800aa9c <_vfiprintf_r+0x258>)
 800aa44:	a904      	add	r1, sp, #16
 800aa46:	4630      	mov	r0, r6
 800aa48:	f7fc f8f2 	bl	8006c30 <_printf_float>
 800aa4c:	4607      	mov	r7, r0
 800aa4e:	1c78      	adds	r0, r7, #1
 800aa50:	d1d6      	bne.n	800aa00 <_vfiprintf_r+0x1bc>
 800aa52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa54:	07d9      	lsls	r1, r3, #31
 800aa56:	d405      	bmi.n	800aa64 <_vfiprintf_r+0x220>
 800aa58:	89ab      	ldrh	r3, [r5, #12]
 800aa5a:	059a      	lsls	r2, r3, #22
 800aa5c:	d402      	bmi.n	800aa64 <_vfiprintf_r+0x220>
 800aa5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa60:	f7fe ff9a 	bl	8009998 <__retarget_lock_release_recursive>
 800aa64:	89ab      	ldrh	r3, [r5, #12]
 800aa66:	065b      	lsls	r3, r3, #25
 800aa68:	f53f af12 	bmi.w	800a890 <_vfiprintf_r+0x4c>
 800aa6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa6e:	e711      	b.n	800a894 <_vfiprintf_r+0x50>
 800aa70:	ab03      	add	r3, sp, #12
 800aa72:	9300      	str	r3, [sp, #0]
 800aa74:	462a      	mov	r2, r5
 800aa76:	4b09      	ldr	r3, [pc, #36]	; (800aa9c <_vfiprintf_r+0x258>)
 800aa78:	a904      	add	r1, sp, #16
 800aa7a:	4630      	mov	r0, r6
 800aa7c:	f7fc fb64 	bl	8007148 <_printf_i>
 800aa80:	e7e4      	b.n	800aa4c <_vfiprintf_r+0x208>
 800aa82:	bf00      	nop
 800aa84:	0800b4f4 	.word	0x0800b4f4
 800aa88:	0800b514 	.word	0x0800b514
 800aa8c:	0800b4d4 	.word	0x0800b4d4
 800aa90:	0800b70c 	.word	0x0800b70c
 800aa94:	0800b716 	.word	0x0800b716
 800aa98:	08006c31 	.word	0x08006c31
 800aa9c:	0800a81f 	.word	0x0800a81f
 800aaa0:	0800b712 	.word	0x0800b712
 800aaa4:	00000000 	.word	0x00000000

0800aaa8 <nan>:
 800aaa8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aab0 <nan+0x8>
 800aaac:	4770      	bx	lr
 800aaae:	bf00      	nop
 800aab0:	00000000 	.word	0x00000000
 800aab4:	7ff80000 	.word	0x7ff80000

0800aab8 <_sbrk_r>:
 800aab8:	b538      	push	{r3, r4, r5, lr}
 800aaba:	4d06      	ldr	r5, [pc, #24]	; (800aad4 <_sbrk_r+0x1c>)
 800aabc:	2300      	movs	r3, #0
 800aabe:	4604      	mov	r4, r0
 800aac0:	4608      	mov	r0, r1
 800aac2:	602b      	str	r3, [r5, #0]
 800aac4:	f7f6 fdce 	bl	8001664 <_sbrk>
 800aac8:	1c43      	adds	r3, r0, #1
 800aaca:	d102      	bne.n	800aad2 <_sbrk_r+0x1a>
 800aacc:	682b      	ldr	r3, [r5, #0]
 800aace:	b103      	cbz	r3, 800aad2 <_sbrk_r+0x1a>
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	bd38      	pop	{r3, r4, r5, pc}
 800aad4:	240003e8 	.word	0x240003e8

0800aad8 <__sread>:
 800aad8:	b510      	push	{r4, lr}
 800aada:	460c      	mov	r4, r1
 800aadc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aae0:	f000 fb02 	bl	800b0e8 <_read_r>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	bfab      	itete	ge
 800aae8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aaea:	89a3      	ldrhlt	r3, [r4, #12]
 800aaec:	181b      	addge	r3, r3, r0
 800aaee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aaf2:	bfac      	ite	ge
 800aaf4:	6563      	strge	r3, [r4, #84]	; 0x54
 800aaf6:	81a3      	strhlt	r3, [r4, #12]
 800aaf8:	bd10      	pop	{r4, pc}

0800aafa <__swrite>:
 800aafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aafe:	461f      	mov	r7, r3
 800ab00:	898b      	ldrh	r3, [r1, #12]
 800ab02:	05db      	lsls	r3, r3, #23
 800ab04:	4605      	mov	r5, r0
 800ab06:	460c      	mov	r4, r1
 800ab08:	4616      	mov	r6, r2
 800ab0a:	d505      	bpl.n	800ab18 <__swrite+0x1e>
 800ab0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab10:	2302      	movs	r3, #2
 800ab12:	2200      	movs	r2, #0
 800ab14:	f000 fa1a 	bl	800af4c <_lseek_r>
 800ab18:	89a3      	ldrh	r3, [r4, #12]
 800ab1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab22:	81a3      	strh	r3, [r4, #12]
 800ab24:	4632      	mov	r2, r6
 800ab26:	463b      	mov	r3, r7
 800ab28:	4628      	mov	r0, r5
 800ab2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab2e:	f000 b88b 	b.w	800ac48 <_write_r>

0800ab32 <__sseek>:
 800ab32:	b510      	push	{r4, lr}
 800ab34:	460c      	mov	r4, r1
 800ab36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab3a:	f000 fa07 	bl	800af4c <_lseek_r>
 800ab3e:	1c43      	adds	r3, r0, #1
 800ab40:	89a3      	ldrh	r3, [r4, #12]
 800ab42:	bf15      	itete	ne
 800ab44:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab4e:	81a3      	strheq	r3, [r4, #12]
 800ab50:	bf18      	it	ne
 800ab52:	81a3      	strhne	r3, [r4, #12]
 800ab54:	bd10      	pop	{r4, pc}

0800ab56 <__sclose>:
 800ab56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab5a:	f000 b913 	b.w	800ad84 <_close_r>

0800ab5e <strncmp>:
 800ab5e:	b510      	push	{r4, lr}
 800ab60:	b17a      	cbz	r2, 800ab82 <strncmp+0x24>
 800ab62:	4603      	mov	r3, r0
 800ab64:	3901      	subs	r1, #1
 800ab66:	1884      	adds	r4, r0, r2
 800ab68:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ab6c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ab70:	4290      	cmp	r0, r2
 800ab72:	d101      	bne.n	800ab78 <strncmp+0x1a>
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	d101      	bne.n	800ab7c <strncmp+0x1e>
 800ab78:	1a80      	subs	r0, r0, r2
 800ab7a:	bd10      	pop	{r4, pc}
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	d1f3      	bne.n	800ab68 <strncmp+0xa>
 800ab80:	e7fa      	b.n	800ab78 <strncmp+0x1a>
 800ab82:	4610      	mov	r0, r2
 800ab84:	e7f9      	b.n	800ab7a <strncmp+0x1c>
	...

0800ab88 <__swbuf_r>:
 800ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8a:	460e      	mov	r6, r1
 800ab8c:	4614      	mov	r4, r2
 800ab8e:	4605      	mov	r5, r0
 800ab90:	b118      	cbz	r0, 800ab9a <__swbuf_r+0x12>
 800ab92:	6983      	ldr	r3, [r0, #24]
 800ab94:	b90b      	cbnz	r3, 800ab9a <__swbuf_r+0x12>
 800ab96:	f7fe faed 	bl	8009174 <__sinit>
 800ab9a:	4b21      	ldr	r3, [pc, #132]	; (800ac20 <__swbuf_r+0x98>)
 800ab9c:	429c      	cmp	r4, r3
 800ab9e:	d12b      	bne.n	800abf8 <__swbuf_r+0x70>
 800aba0:	686c      	ldr	r4, [r5, #4]
 800aba2:	69a3      	ldr	r3, [r4, #24]
 800aba4:	60a3      	str	r3, [r4, #8]
 800aba6:	89a3      	ldrh	r3, [r4, #12]
 800aba8:	071a      	lsls	r2, r3, #28
 800abaa:	d52f      	bpl.n	800ac0c <__swbuf_r+0x84>
 800abac:	6923      	ldr	r3, [r4, #16]
 800abae:	b36b      	cbz	r3, 800ac0c <__swbuf_r+0x84>
 800abb0:	6923      	ldr	r3, [r4, #16]
 800abb2:	6820      	ldr	r0, [r4, #0]
 800abb4:	1ac0      	subs	r0, r0, r3
 800abb6:	6963      	ldr	r3, [r4, #20]
 800abb8:	b2f6      	uxtb	r6, r6
 800abba:	4283      	cmp	r3, r0
 800abbc:	4637      	mov	r7, r6
 800abbe:	dc04      	bgt.n	800abca <__swbuf_r+0x42>
 800abc0:	4621      	mov	r1, r4
 800abc2:	4628      	mov	r0, r5
 800abc4:	f000 f974 	bl	800aeb0 <_fflush_r>
 800abc8:	bb30      	cbnz	r0, 800ac18 <__swbuf_r+0x90>
 800abca:	68a3      	ldr	r3, [r4, #8]
 800abcc:	3b01      	subs	r3, #1
 800abce:	60a3      	str	r3, [r4, #8]
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	1c5a      	adds	r2, r3, #1
 800abd4:	6022      	str	r2, [r4, #0]
 800abd6:	701e      	strb	r6, [r3, #0]
 800abd8:	6963      	ldr	r3, [r4, #20]
 800abda:	3001      	adds	r0, #1
 800abdc:	4283      	cmp	r3, r0
 800abde:	d004      	beq.n	800abea <__swbuf_r+0x62>
 800abe0:	89a3      	ldrh	r3, [r4, #12]
 800abe2:	07db      	lsls	r3, r3, #31
 800abe4:	d506      	bpl.n	800abf4 <__swbuf_r+0x6c>
 800abe6:	2e0a      	cmp	r6, #10
 800abe8:	d104      	bne.n	800abf4 <__swbuf_r+0x6c>
 800abea:	4621      	mov	r1, r4
 800abec:	4628      	mov	r0, r5
 800abee:	f000 f95f 	bl	800aeb0 <_fflush_r>
 800abf2:	b988      	cbnz	r0, 800ac18 <__swbuf_r+0x90>
 800abf4:	4638      	mov	r0, r7
 800abf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abf8:	4b0a      	ldr	r3, [pc, #40]	; (800ac24 <__swbuf_r+0x9c>)
 800abfa:	429c      	cmp	r4, r3
 800abfc:	d101      	bne.n	800ac02 <__swbuf_r+0x7a>
 800abfe:	68ac      	ldr	r4, [r5, #8]
 800ac00:	e7cf      	b.n	800aba2 <__swbuf_r+0x1a>
 800ac02:	4b09      	ldr	r3, [pc, #36]	; (800ac28 <__swbuf_r+0xa0>)
 800ac04:	429c      	cmp	r4, r3
 800ac06:	bf08      	it	eq
 800ac08:	68ec      	ldreq	r4, [r5, #12]
 800ac0a:	e7ca      	b.n	800aba2 <__swbuf_r+0x1a>
 800ac0c:	4621      	mov	r1, r4
 800ac0e:	4628      	mov	r0, r5
 800ac10:	f000 f82c 	bl	800ac6c <__swsetup_r>
 800ac14:	2800      	cmp	r0, #0
 800ac16:	d0cb      	beq.n	800abb0 <__swbuf_r+0x28>
 800ac18:	f04f 37ff 	mov.w	r7, #4294967295
 800ac1c:	e7ea      	b.n	800abf4 <__swbuf_r+0x6c>
 800ac1e:	bf00      	nop
 800ac20:	0800b4f4 	.word	0x0800b4f4
 800ac24:	0800b514 	.word	0x0800b514
 800ac28:	0800b4d4 	.word	0x0800b4d4

0800ac2c <__ascii_wctomb>:
 800ac2c:	b149      	cbz	r1, 800ac42 <__ascii_wctomb+0x16>
 800ac2e:	2aff      	cmp	r2, #255	; 0xff
 800ac30:	bf85      	ittet	hi
 800ac32:	238a      	movhi	r3, #138	; 0x8a
 800ac34:	6003      	strhi	r3, [r0, #0]
 800ac36:	700a      	strbls	r2, [r1, #0]
 800ac38:	f04f 30ff 	movhi.w	r0, #4294967295
 800ac3c:	bf98      	it	ls
 800ac3e:	2001      	movls	r0, #1
 800ac40:	4770      	bx	lr
 800ac42:	4608      	mov	r0, r1
 800ac44:	4770      	bx	lr
	...

0800ac48 <_write_r>:
 800ac48:	b538      	push	{r3, r4, r5, lr}
 800ac4a:	4d07      	ldr	r5, [pc, #28]	; (800ac68 <_write_r+0x20>)
 800ac4c:	4604      	mov	r4, r0
 800ac4e:	4608      	mov	r0, r1
 800ac50:	4611      	mov	r1, r2
 800ac52:	2200      	movs	r2, #0
 800ac54:	602a      	str	r2, [r5, #0]
 800ac56:	461a      	mov	r2, r3
 800ac58:	f7f6 fcb3 	bl	80015c2 <_write>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_write_r+0x1e>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_write_r+0x1e>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	240003e8 	.word	0x240003e8

0800ac6c <__swsetup_r>:
 800ac6c:	4b32      	ldr	r3, [pc, #200]	; (800ad38 <__swsetup_r+0xcc>)
 800ac6e:	b570      	push	{r4, r5, r6, lr}
 800ac70:	681d      	ldr	r5, [r3, #0]
 800ac72:	4606      	mov	r6, r0
 800ac74:	460c      	mov	r4, r1
 800ac76:	b125      	cbz	r5, 800ac82 <__swsetup_r+0x16>
 800ac78:	69ab      	ldr	r3, [r5, #24]
 800ac7a:	b913      	cbnz	r3, 800ac82 <__swsetup_r+0x16>
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	f7fe fa79 	bl	8009174 <__sinit>
 800ac82:	4b2e      	ldr	r3, [pc, #184]	; (800ad3c <__swsetup_r+0xd0>)
 800ac84:	429c      	cmp	r4, r3
 800ac86:	d10f      	bne.n	800aca8 <__swsetup_r+0x3c>
 800ac88:	686c      	ldr	r4, [r5, #4]
 800ac8a:	89a3      	ldrh	r3, [r4, #12]
 800ac8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac90:	0719      	lsls	r1, r3, #28
 800ac92:	d42c      	bmi.n	800acee <__swsetup_r+0x82>
 800ac94:	06dd      	lsls	r5, r3, #27
 800ac96:	d411      	bmi.n	800acbc <__swsetup_r+0x50>
 800ac98:	2309      	movs	r3, #9
 800ac9a:	6033      	str	r3, [r6, #0]
 800ac9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aca0:	81a3      	strh	r3, [r4, #12]
 800aca2:	f04f 30ff 	mov.w	r0, #4294967295
 800aca6:	e03e      	b.n	800ad26 <__swsetup_r+0xba>
 800aca8:	4b25      	ldr	r3, [pc, #148]	; (800ad40 <__swsetup_r+0xd4>)
 800acaa:	429c      	cmp	r4, r3
 800acac:	d101      	bne.n	800acb2 <__swsetup_r+0x46>
 800acae:	68ac      	ldr	r4, [r5, #8]
 800acb0:	e7eb      	b.n	800ac8a <__swsetup_r+0x1e>
 800acb2:	4b24      	ldr	r3, [pc, #144]	; (800ad44 <__swsetup_r+0xd8>)
 800acb4:	429c      	cmp	r4, r3
 800acb6:	bf08      	it	eq
 800acb8:	68ec      	ldreq	r4, [r5, #12]
 800acba:	e7e6      	b.n	800ac8a <__swsetup_r+0x1e>
 800acbc:	0758      	lsls	r0, r3, #29
 800acbe:	d512      	bpl.n	800ace6 <__swsetup_r+0x7a>
 800acc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acc2:	b141      	cbz	r1, 800acd6 <__swsetup_r+0x6a>
 800acc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acc8:	4299      	cmp	r1, r3
 800acca:	d002      	beq.n	800acd2 <__swsetup_r+0x66>
 800accc:	4630      	mov	r0, r6
 800acce:	f7ff fb53 	bl	800a378 <_free_r>
 800acd2:	2300      	movs	r3, #0
 800acd4:	6363      	str	r3, [r4, #52]	; 0x34
 800acd6:	89a3      	ldrh	r3, [r4, #12]
 800acd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800acdc:	81a3      	strh	r3, [r4, #12]
 800acde:	2300      	movs	r3, #0
 800ace0:	6063      	str	r3, [r4, #4]
 800ace2:	6923      	ldr	r3, [r4, #16]
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	89a3      	ldrh	r3, [r4, #12]
 800ace8:	f043 0308 	orr.w	r3, r3, #8
 800acec:	81a3      	strh	r3, [r4, #12]
 800acee:	6923      	ldr	r3, [r4, #16]
 800acf0:	b94b      	cbnz	r3, 800ad06 <__swsetup_r+0x9a>
 800acf2:	89a3      	ldrh	r3, [r4, #12]
 800acf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800acf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acfc:	d003      	beq.n	800ad06 <__swsetup_r+0x9a>
 800acfe:	4621      	mov	r1, r4
 800ad00:	4630      	mov	r0, r6
 800ad02:	f000 f95b 	bl	800afbc <__smakebuf_r>
 800ad06:	89a0      	ldrh	r0, [r4, #12]
 800ad08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad0c:	f010 0301 	ands.w	r3, r0, #1
 800ad10:	d00a      	beq.n	800ad28 <__swsetup_r+0xbc>
 800ad12:	2300      	movs	r3, #0
 800ad14:	60a3      	str	r3, [r4, #8]
 800ad16:	6963      	ldr	r3, [r4, #20]
 800ad18:	425b      	negs	r3, r3
 800ad1a:	61a3      	str	r3, [r4, #24]
 800ad1c:	6923      	ldr	r3, [r4, #16]
 800ad1e:	b943      	cbnz	r3, 800ad32 <__swsetup_r+0xc6>
 800ad20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad24:	d1ba      	bne.n	800ac9c <__swsetup_r+0x30>
 800ad26:	bd70      	pop	{r4, r5, r6, pc}
 800ad28:	0781      	lsls	r1, r0, #30
 800ad2a:	bf58      	it	pl
 800ad2c:	6963      	ldrpl	r3, [r4, #20]
 800ad2e:	60a3      	str	r3, [r4, #8]
 800ad30:	e7f4      	b.n	800ad1c <__swsetup_r+0xb0>
 800ad32:	2000      	movs	r0, #0
 800ad34:	e7f7      	b.n	800ad26 <__swsetup_r+0xba>
 800ad36:	bf00      	nop
 800ad38:	24000010 	.word	0x24000010
 800ad3c:	0800b4f4 	.word	0x0800b4f4
 800ad40:	0800b514 	.word	0x0800b514
 800ad44:	0800b4d4 	.word	0x0800b4d4

0800ad48 <__assert_func>:
 800ad48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad4a:	4614      	mov	r4, r2
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	4b09      	ldr	r3, [pc, #36]	; (800ad74 <__assert_func+0x2c>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4605      	mov	r5, r0
 800ad54:	68d8      	ldr	r0, [r3, #12]
 800ad56:	b14c      	cbz	r4, 800ad6c <__assert_func+0x24>
 800ad58:	4b07      	ldr	r3, [pc, #28]	; (800ad78 <__assert_func+0x30>)
 800ad5a:	9100      	str	r1, [sp, #0]
 800ad5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad60:	4906      	ldr	r1, [pc, #24]	; (800ad7c <__assert_func+0x34>)
 800ad62:	462b      	mov	r3, r5
 800ad64:	f000 f8e0 	bl	800af28 <fiprintf>
 800ad68:	f000 f9d0 	bl	800b10c <abort>
 800ad6c:	4b04      	ldr	r3, [pc, #16]	; (800ad80 <__assert_func+0x38>)
 800ad6e:	461c      	mov	r4, r3
 800ad70:	e7f3      	b.n	800ad5a <__assert_func+0x12>
 800ad72:	bf00      	nop
 800ad74:	24000010 	.word	0x24000010
 800ad78:	0800b71d 	.word	0x0800b71d
 800ad7c:	0800b72a 	.word	0x0800b72a
 800ad80:	0800b758 	.word	0x0800b758

0800ad84 <_close_r>:
 800ad84:	b538      	push	{r3, r4, r5, lr}
 800ad86:	4d06      	ldr	r5, [pc, #24]	; (800ada0 <_close_r+0x1c>)
 800ad88:	2300      	movs	r3, #0
 800ad8a:	4604      	mov	r4, r0
 800ad8c:	4608      	mov	r0, r1
 800ad8e:	602b      	str	r3, [r5, #0]
 800ad90:	f7f6 fc33 	bl	80015fa <_close>
 800ad94:	1c43      	adds	r3, r0, #1
 800ad96:	d102      	bne.n	800ad9e <_close_r+0x1a>
 800ad98:	682b      	ldr	r3, [r5, #0]
 800ad9a:	b103      	cbz	r3, 800ad9e <_close_r+0x1a>
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	240003e8 	.word	0x240003e8

0800ada4 <__sflush_r>:
 800ada4:	898a      	ldrh	r2, [r1, #12]
 800ada6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adaa:	4605      	mov	r5, r0
 800adac:	0710      	lsls	r0, r2, #28
 800adae:	460c      	mov	r4, r1
 800adb0:	d458      	bmi.n	800ae64 <__sflush_r+0xc0>
 800adb2:	684b      	ldr	r3, [r1, #4]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	dc05      	bgt.n	800adc4 <__sflush_r+0x20>
 800adb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800adba:	2b00      	cmp	r3, #0
 800adbc:	dc02      	bgt.n	800adc4 <__sflush_r+0x20>
 800adbe:	2000      	movs	r0, #0
 800adc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adc6:	2e00      	cmp	r6, #0
 800adc8:	d0f9      	beq.n	800adbe <__sflush_r+0x1a>
 800adca:	2300      	movs	r3, #0
 800adcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800add0:	682f      	ldr	r7, [r5, #0]
 800add2:	602b      	str	r3, [r5, #0]
 800add4:	d032      	beq.n	800ae3c <__sflush_r+0x98>
 800add6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800add8:	89a3      	ldrh	r3, [r4, #12]
 800adda:	075a      	lsls	r2, r3, #29
 800addc:	d505      	bpl.n	800adea <__sflush_r+0x46>
 800adde:	6863      	ldr	r3, [r4, #4]
 800ade0:	1ac0      	subs	r0, r0, r3
 800ade2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ade4:	b10b      	cbz	r3, 800adea <__sflush_r+0x46>
 800ade6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ade8:	1ac0      	subs	r0, r0, r3
 800adea:	2300      	movs	r3, #0
 800adec:	4602      	mov	r2, r0
 800adee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adf0:	6a21      	ldr	r1, [r4, #32]
 800adf2:	4628      	mov	r0, r5
 800adf4:	47b0      	blx	r6
 800adf6:	1c43      	adds	r3, r0, #1
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	d106      	bne.n	800ae0a <__sflush_r+0x66>
 800adfc:	6829      	ldr	r1, [r5, #0]
 800adfe:	291d      	cmp	r1, #29
 800ae00:	d82c      	bhi.n	800ae5c <__sflush_r+0xb8>
 800ae02:	4a2a      	ldr	r2, [pc, #168]	; (800aeac <__sflush_r+0x108>)
 800ae04:	40ca      	lsrs	r2, r1
 800ae06:	07d6      	lsls	r6, r2, #31
 800ae08:	d528      	bpl.n	800ae5c <__sflush_r+0xb8>
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	6062      	str	r2, [r4, #4]
 800ae0e:	04d9      	lsls	r1, r3, #19
 800ae10:	6922      	ldr	r2, [r4, #16]
 800ae12:	6022      	str	r2, [r4, #0]
 800ae14:	d504      	bpl.n	800ae20 <__sflush_r+0x7c>
 800ae16:	1c42      	adds	r2, r0, #1
 800ae18:	d101      	bne.n	800ae1e <__sflush_r+0x7a>
 800ae1a:	682b      	ldr	r3, [r5, #0]
 800ae1c:	b903      	cbnz	r3, 800ae20 <__sflush_r+0x7c>
 800ae1e:	6560      	str	r0, [r4, #84]	; 0x54
 800ae20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae22:	602f      	str	r7, [r5, #0]
 800ae24:	2900      	cmp	r1, #0
 800ae26:	d0ca      	beq.n	800adbe <__sflush_r+0x1a>
 800ae28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae2c:	4299      	cmp	r1, r3
 800ae2e:	d002      	beq.n	800ae36 <__sflush_r+0x92>
 800ae30:	4628      	mov	r0, r5
 800ae32:	f7ff faa1 	bl	800a378 <_free_r>
 800ae36:	2000      	movs	r0, #0
 800ae38:	6360      	str	r0, [r4, #52]	; 0x34
 800ae3a:	e7c1      	b.n	800adc0 <__sflush_r+0x1c>
 800ae3c:	6a21      	ldr	r1, [r4, #32]
 800ae3e:	2301      	movs	r3, #1
 800ae40:	4628      	mov	r0, r5
 800ae42:	47b0      	blx	r6
 800ae44:	1c41      	adds	r1, r0, #1
 800ae46:	d1c7      	bne.n	800add8 <__sflush_r+0x34>
 800ae48:	682b      	ldr	r3, [r5, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d0c4      	beq.n	800add8 <__sflush_r+0x34>
 800ae4e:	2b1d      	cmp	r3, #29
 800ae50:	d001      	beq.n	800ae56 <__sflush_r+0xb2>
 800ae52:	2b16      	cmp	r3, #22
 800ae54:	d101      	bne.n	800ae5a <__sflush_r+0xb6>
 800ae56:	602f      	str	r7, [r5, #0]
 800ae58:	e7b1      	b.n	800adbe <__sflush_r+0x1a>
 800ae5a:	89a3      	ldrh	r3, [r4, #12]
 800ae5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae60:	81a3      	strh	r3, [r4, #12]
 800ae62:	e7ad      	b.n	800adc0 <__sflush_r+0x1c>
 800ae64:	690f      	ldr	r7, [r1, #16]
 800ae66:	2f00      	cmp	r7, #0
 800ae68:	d0a9      	beq.n	800adbe <__sflush_r+0x1a>
 800ae6a:	0793      	lsls	r3, r2, #30
 800ae6c:	680e      	ldr	r6, [r1, #0]
 800ae6e:	bf08      	it	eq
 800ae70:	694b      	ldreq	r3, [r1, #20]
 800ae72:	600f      	str	r7, [r1, #0]
 800ae74:	bf18      	it	ne
 800ae76:	2300      	movne	r3, #0
 800ae78:	eba6 0807 	sub.w	r8, r6, r7
 800ae7c:	608b      	str	r3, [r1, #8]
 800ae7e:	f1b8 0f00 	cmp.w	r8, #0
 800ae82:	dd9c      	ble.n	800adbe <__sflush_r+0x1a>
 800ae84:	6a21      	ldr	r1, [r4, #32]
 800ae86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae88:	4643      	mov	r3, r8
 800ae8a:	463a      	mov	r2, r7
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	47b0      	blx	r6
 800ae90:	2800      	cmp	r0, #0
 800ae92:	dc06      	bgt.n	800aea2 <__sflush_r+0xfe>
 800ae94:	89a3      	ldrh	r3, [r4, #12]
 800ae96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae9a:	81a3      	strh	r3, [r4, #12]
 800ae9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aea0:	e78e      	b.n	800adc0 <__sflush_r+0x1c>
 800aea2:	4407      	add	r7, r0
 800aea4:	eba8 0800 	sub.w	r8, r8, r0
 800aea8:	e7e9      	b.n	800ae7e <__sflush_r+0xda>
 800aeaa:	bf00      	nop
 800aeac:	20400001 	.word	0x20400001

0800aeb0 <_fflush_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	690b      	ldr	r3, [r1, #16]
 800aeb4:	4605      	mov	r5, r0
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	b913      	cbnz	r3, 800aec0 <_fflush_r+0x10>
 800aeba:	2500      	movs	r5, #0
 800aebc:	4628      	mov	r0, r5
 800aebe:	bd38      	pop	{r3, r4, r5, pc}
 800aec0:	b118      	cbz	r0, 800aeca <_fflush_r+0x1a>
 800aec2:	6983      	ldr	r3, [r0, #24]
 800aec4:	b90b      	cbnz	r3, 800aeca <_fflush_r+0x1a>
 800aec6:	f7fe f955 	bl	8009174 <__sinit>
 800aeca:	4b14      	ldr	r3, [pc, #80]	; (800af1c <_fflush_r+0x6c>)
 800aecc:	429c      	cmp	r4, r3
 800aece:	d11b      	bne.n	800af08 <_fflush_r+0x58>
 800aed0:	686c      	ldr	r4, [r5, #4]
 800aed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d0ef      	beq.n	800aeba <_fflush_r+0xa>
 800aeda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aedc:	07d0      	lsls	r0, r2, #31
 800aede:	d404      	bmi.n	800aeea <_fflush_r+0x3a>
 800aee0:	0599      	lsls	r1, r3, #22
 800aee2:	d402      	bmi.n	800aeea <_fflush_r+0x3a>
 800aee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aee6:	f7fe fd56 	bl	8009996 <__retarget_lock_acquire_recursive>
 800aeea:	4628      	mov	r0, r5
 800aeec:	4621      	mov	r1, r4
 800aeee:	f7ff ff59 	bl	800ada4 <__sflush_r>
 800aef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aef4:	07da      	lsls	r2, r3, #31
 800aef6:	4605      	mov	r5, r0
 800aef8:	d4e0      	bmi.n	800aebc <_fflush_r+0xc>
 800aefa:	89a3      	ldrh	r3, [r4, #12]
 800aefc:	059b      	lsls	r3, r3, #22
 800aefe:	d4dd      	bmi.n	800aebc <_fflush_r+0xc>
 800af00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af02:	f7fe fd49 	bl	8009998 <__retarget_lock_release_recursive>
 800af06:	e7d9      	b.n	800aebc <_fflush_r+0xc>
 800af08:	4b05      	ldr	r3, [pc, #20]	; (800af20 <_fflush_r+0x70>)
 800af0a:	429c      	cmp	r4, r3
 800af0c:	d101      	bne.n	800af12 <_fflush_r+0x62>
 800af0e:	68ac      	ldr	r4, [r5, #8]
 800af10:	e7df      	b.n	800aed2 <_fflush_r+0x22>
 800af12:	4b04      	ldr	r3, [pc, #16]	; (800af24 <_fflush_r+0x74>)
 800af14:	429c      	cmp	r4, r3
 800af16:	bf08      	it	eq
 800af18:	68ec      	ldreq	r4, [r5, #12]
 800af1a:	e7da      	b.n	800aed2 <_fflush_r+0x22>
 800af1c:	0800b4f4 	.word	0x0800b4f4
 800af20:	0800b514 	.word	0x0800b514
 800af24:	0800b4d4 	.word	0x0800b4d4

0800af28 <fiprintf>:
 800af28:	b40e      	push	{r1, r2, r3}
 800af2a:	b503      	push	{r0, r1, lr}
 800af2c:	4601      	mov	r1, r0
 800af2e:	ab03      	add	r3, sp, #12
 800af30:	4805      	ldr	r0, [pc, #20]	; (800af48 <fiprintf+0x20>)
 800af32:	f853 2b04 	ldr.w	r2, [r3], #4
 800af36:	6800      	ldr	r0, [r0, #0]
 800af38:	9301      	str	r3, [sp, #4]
 800af3a:	f7ff fc83 	bl	800a844 <_vfiprintf_r>
 800af3e:	b002      	add	sp, #8
 800af40:	f85d eb04 	ldr.w	lr, [sp], #4
 800af44:	b003      	add	sp, #12
 800af46:	4770      	bx	lr
 800af48:	24000010 	.word	0x24000010

0800af4c <_lseek_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4d07      	ldr	r5, [pc, #28]	; (800af6c <_lseek_r+0x20>)
 800af50:	4604      	mov	r4, r0
 800af52:	4608      	mov	r0, r1
 800af54:	4611      	mov	r1, r2
 800af56:	2200      	movs	r2, #0
 800af58:	602a      	str	r2, [r5, #0]
 800af5a:	461a      	mov	r2, r3
 800af5c:	f7f6 fb74 	bl	8001648 <_lseek>
 800af60:	1c43      	adds	r3, r0, #1
 800af62:	d102      	bne.n	800af6a <_lseek_r+0x1e>
 800af64:	682b      	ldr	r3, [r5, #0]
 800af66:	b103      	cbz	r3, 800af6a <_lseek_r+0x1e>
 800af68:	6023      	str	r3, [r4, #0]
 800af6a:	bd38      	pop	{r3, r4, r5, pc}
 800af6c:	240003e8 	.word	0x240003e8

0800af70 <__swhatbuf_r>:
 800af70:	b570      	push	{r4, r5, r6, lr}
 800af72:	460e      	mov	r6, r1
 800af74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af78:	2900      	cmp	r1, #0
 800af7a:	b096      	sub	sp, #88	; 0x58
 800af7c:	4614      	mov	r4, r2
 800af7e:	461d      	mov	r5, r3
 800af80:	da08      	bge.n	800af94 <__swhatbuf_r+0x24>
 800af82:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800af86:	2200      	movs	r2, #0
 800af88:	602a      	str	r2, [r5, #0]
 800af8a:	061a      	lsls	r2, r3, #24
 800af8c:	d410      	bmi.n	800afb0 <__swhatbuf_r+0x40>
 800af8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af92:	e00e      	b.n	800afb2 <__swhatbuf_r+0x42>
 800af94:	466a      	mov	r2, sp
 800af96:	f000 f8c1 	bl	800b11c <_fstat_r>
 800af9a:	2800      	cmp	r0, #0
 800af9c:	dbf1      	blt.n	800af82 <__swhatbuf_r+0x12>
 800af9e:	9a01      	ldr	r2, [sp, #4]
 800afa0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800afa4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800afa8:	425a      	negs	r2, r3
 800afaa:	415a      	adcs	r2, r3
 800afac:	602a      	str	r2, [r5, #0]
 800afae:	e7ee      	b.n	800af8e <__swhatbuf_r+0x1e>
 800afb0:	2340      	movs	r3, #64	; 0x40
 800afb2:	2000      	movs	r0, #0
 800afb4:	6023      	str	r3, [r4, #0]
 800afb6:	b016      	add	sp, #88	; 0x58
 800afb8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800afbc <__smakebuf_r>:
 800afbc:	898b      	ldrh	r3, [r1, #12]
 800afbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800afc0:	079d      	lsls	r5, r3, #30
 800afc2:	4606      	mov	r6, r0
 800afc4:	460c      	mov	r4, r1
 800afc6:	d507      	bpl.n	800afd8 <__smakebuf_r+0x1c>
 800afc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	6123      	str	r3, [r4, #16]
 800afd0:	2301      	movs	r3, #1
 800afd2:	6163      	str	r3, [r4, #20]
 800afd4:	b002      	add	sp, #8
 800afd6:	bd70      	pop	{r4, r5, r6, pc}
 800afd8:	ab01      	add	r3, sp, #4
 800afda:	466a      	mov	r2, sp
 800afdc:	f7ff ffc8 	bl	800af70 <__swhatbuf_r>
 800afe0:	9900      	ldr	r1, [sp, #0]
 800afe2:	4605      	mov	r5, r0
 800afe4:	4630      	mov	r0, r6
 800afe6:	f7ff fa33 	bl	800a450 <_malloc_r>
 800afea:	b948      	cbnz	r0, 800b000 <__smakebuf_r+0x44>
 800afec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aff0:	059a      	lsls	r2, r3, #22
 800aff2:	d4ef      	bmi.n	800afd4 <__smakebuf_r+0x18>
 800aff4:	f023 0303 	bic.w	r3, r3, #3
 800aff8:	f043 0302 	orr.w	r3, r3, #2
 800affc:	81a3      	strh	r3, [r4, #12]
 800affe:	e7e3      	b.n	800afc8 <__smakebuf_r+0xc>
 800b000:	4b0d      	ldr	r3, [pc, #52]	; (800b038 <__smakebuf_r+0x7c>)
 800b002:	62b3      	str	r3, [r6, #40]	; 0x28
 800b004:	89a3      	ldrh	r3, [r4, #12]
 800b006:	6020      	str	r0, [r4, #0]
 800b008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b00c:	81a3      	strh	r3, [r4, #12]
 800b00e:	9b00      	ldr	r3, [sp, #0]
 800b010:	6163      	str	r3, [r4, #20]
 800b012:	9b01      	ldr	r3, [sp, #4]
 800b014:	6120      	str	r0, [r4, #16]
 800b016:	b15b      	cbz	r3, 800b030 <__smakebuf_r+0x74>
 800b018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b01c:	4630      	mov	r0, r6
 800b01e:	f000 f88f 	bl	800b140 <_isatty_r>
 800b022:	b128      	cbz	r0, 800b030 <__smakebuf_r+0x74>
 800b024:	89a3      	ldrh	r3, [r4, #12]
 800b026:	f023 0303 	bic.w	r3, r3, #3
 800b02a:	f043 0301 	orr.w	r3, r3, #1
 800b02e:	81a3      	strh	r3, [r4, #12]
 800b030:	89a0      	ldrh	r0, [r4, #12]
 800b032:	4305      	orrs	r5, r0
 800b034:	81a5      	strh	r5, [r4, #12]
 800b036:	e7cd      	b.n	800afd4 <__smakebuf_r+0x18>
 800b038:	0800910d 	.word	0x0800910d

0800b03c <memmove>:
 800b03c:	4288      	cmp	r0, r1
 800b03e:	b510      	push	{r4, lr}
 800b040:	eb01 0402 	add.w	r4, r1, r2
 800b044:	d902      	bls.n	800b04c <memmove+0x10>
 800b046:	4284      	cmp	r4, r0
 800b048:	4623      	mov	r3, r4
 800b04a:	d807      	bhi.n	800b05c <memmove+0x20>
 800b04c:	1e43      	subs	r3, r0, #1
 800b04e:	42a1      	cmp	r1, r4
 800b050:	d008      	beq.n	800b064 <memmove+0x28>
 800b052:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b056:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b05a:	e7f8      	b.n	800b04e <memmove+0x12>
 800b05c:	4402      	add	r2, r0
 800b05e:	4601      	mov	r1, r0
 800b060:	428a      	cmp	r2, r1
 800b062:	d100      	bne.n	800b066 <memmove+0x2a>
 800b064:	bd10      	pop	{r4, pc}
 800b066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b06a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b06e:	e7f7      	b.n	800b060 <memmove+0x24>

0800b070 <__malloc_lock>:
 800b070:	4801      	ldr	r0, [pc, #4]	; (800b078 <__malloc_lock+0x8>)
 800b072:	f7fe bc90 	b.w	8009996 <__retarget_lock_acquire_recursive>
 800b076:	bf00      	nop
 800b078:	240003dc 	.word	0x240003dc

0800b07c <__malloc_unlock>:
 800b07c:	4801      	ldr	r0, [pc, #4]	; (800b084 <__malloc_unlock+0x8>)
 800b07e:	f7fe bc8b 	b.w	8009998 <__retarget_lock_release_recursive>
 800b082:	bf00      	nop
 800b084:	240003dc 	.word	0x240003dc

0800b088 <_realloc_r>:
 800b088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b08c:	4680      	mov	r8, r0
 800b08e:	4614      	mov	r4, r2
 800b090:	460e      	mov	r6, r1
 800b092:	b921      	cbnz	r1, 800b09e <_realloc_r+0x16>
 800b094:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b098:	4611      	mov	r1, r2
 800b09a:	f7ff b9d9 	b.w	800a450 <_malloc_r>
 800b09e:	b92a      	cbnz	r2, 800b0ac <_realloc_r+0x24>
 800b0a0:	f7ff f96a 	bl	800a378 <_free_r>
 800b0a4:	4625      	mov	r5, r4
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ac:	f000 f858 	bl	800b160 <_malloc_usable_size_r>
 800b0b0:	4284      	cmp	r4, r0
 800b0b2:	4607      	mov	r7, r0
 800b0b4:	d802      	bhi.n	800b0bc <_realloc_r+0x34>
 800b0b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0ba:	d812      	bhi.n	800b0e2 <_realloc_r+0x5a>
 800b0bc:	4621      	mov	r1, r4
 800b0be:	4640      	mov	r0, r8
 800b0c0:	f7ff f9c6 	bl	800a450 <_malloc_r>
 800b0c4:	4605      	mov	r5, r0
 800b0c6:	2800      	cmp	r0, #0
 800b0c8:	d0ed      	beq.n	800b0a6 <_realloc_r+0x1e>
 800b0ca:	42bc      	cmp	r4, r7
 800b0cc:	4622      	mov	r2, r4
 800b0ce:	4631      	mov	r1, r6
 800b0d0:	bf28      	it	cs
 800b0d2:	463a      	movcs	r2, r7
 800b0d4:	f7fb fd06 	bl	8006ae4 <memcpy>
 800b0d8:	4631      	mov	r1, r6
 800b0da:	4640      	mov	r0, r8
 800b0dc:	f7ff f94c 	bl	800a378 <_free_r>
 800b0e0:	e7e1      	b.n	800b0a6 <_realloc_r+0x1e>
 800b0e2:	4635      	mov	r5, r6
 800b0e4:	e7df      	b.n	800b0a6 <_realloc_r+0x1e>
	...

0800b0e8 <_read_r>:
 800b0e8:	b538      	push	{r3, r4, r5, lr}
 800b0ea:	4d07      	ldr	r5, [pc, #28]	; (800b108 <_read_r+0x20>)
 800b0ec:	4604      	mov	r4, r0
 800b0ee:	4608      	mov	r0, r1
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	602a      	str	r2, [r5, #0]
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	f7f6 fa46 	bl	8001588 <_read>
 800b0fc:	1c43      	adds	r3, r0, #1
 800b0fe:	d102      	bne.n	800b106 <_read_r+0x1e>
 800b100:	682b      	ldr	r3, [r5, #0]
 800b102:	b103      	cbz	r3, 800b106 <_read_r+0x1e>
 800b104:	6023      	str	r3, [r4, #0]
 800b106:	bd38      	pop	{r3, r4, r5, pc}
 800b108:	240003e8 	.word	0x240003e8

0800b10c <abort>:
 800b10c:	b508      	push	{r3, lr}
 800b10e:	2006      	movs	r0, #6
 800b110:	f000 f856 	bl	800b1c0 <raise>
 800b114:	2001      	movs	r0, #1
 800b116:	f7f6 fa2d 	bl	8001574 <_exit>
	...

0800b11c <_fstat_r>:
 800b11c:	b538      	push	{r3, r4, r5, lr}
 800b11e:	4d07      	ldr	r5, [pc, #28]	; (800b13c <_fstat_r+0x20>)
 800b120:	2300      	movs	r3, #0
 800b122:	4604      	mov	r4, r0
 800b124:	4608      	mov	r0, r1
 800b126:	4611      	mov	r1, r2
 800b128:	602b      	str	r3, [r5, #0]
 800b12a:	f7f6 fa72 	bl	8001612 <_fstat>
 800b12e:	1c43      	adds	r3, r0, #1
 800b130:	d102      	bne.n	800b138 <_fstat_r+0x1c>
 800b132:	682b      	ldr	r3, [r5, #0]
 800b134:	b103      	cbz	r3, 800b138 <_fstat_r+0x1c>
 800b136:	6023      	str	r3, [r4, #0]
 800b138:	bd38      	pop	{r3, r4, r5, pc}
 800b13a:	bf00      	nop
 800b13c:	240003e8 	.word	0x240003e8

0800b140 <_isatty_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4d06      	ldr	r5, [pc, #24]	; (800b15c <_isatty_r+0x1c>)
 800b144:	2300      	movs	r3, #0
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	f7f6 fa71 	bl	8001632 <_isatty>
 800b150:	1c43      	adds	r3, r0, #1
 800b152:	d102      	bne.n	800b15a <_isatty_r+0x1a>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	b103      	cbz	r3, 800b15a <_isatty_r+0x1a>
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	240003e8 	.word	0x240003e8

0800b160 <_malloc_usable_size_r>:
 800b160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b164:	1f18      	subs	r0, r3, #4
 800b166:	2b00      	cmp	r3, #0
 800b168:	bfbc      	itt	lt
 800b16a:	580b      	ldrlt	r3, [r1, r0]
 800b16c:	18c0      	addlt	r0, r0, r3
 800b16e:	4770      	bx	lr

0800b170 <_raise_r>:
 800b170:	291f      	cmp	r1, #31
 800b172:	b538      	push	{r3, r4, r5, lr}
 800b174:	4604      	mov	r4, r0
 800b176:	460d      	mov	r5, r1
 800b178:	d904      	bls.n	800b184 <_raise_r+0x14>
 800b17a:	2316      	movs	r3, #22
 800b17c:	6003      	str	r3, [r0, #0]
 800b17e:	f04f 30ff 	mov.w	r0, #4294967295
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b186:	b112      	cbz	r2, 800b18e <_raise_r+0x1e>
 800b188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b18c:	b94b      	cbnz	r3, 800b1a2 <_raise_r+0x32>
 800b18e:	4620      	mov	r0, r4
 800b190:	f000 f830 	bl	800b1f4 <_getpid_r>
 800b194:	462a      	mov	r2, r5
 800b196:	4601      	mov	r1, r0
 800b198:	4620      	mov	r0, r4
 800b19a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b19e:	f000 b817 	b.w	800b1d0 <_kill_r>
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d00a      	beq.n	800b1bc <_raise_r+0x4c>
 800b1a6:	1c59      	adds	r1, r3, #1
 800b1a8:	d103      	bne.n	800b1b2 <_raise_r+0x42>
 800b1aa:	2316      	movs	r3, #22
 800b1ac:	6003      	str	r3, [r0, #0]
 800b1ae:	2001      	movs	r0, #1
 800b1b0:	e7e7      	b.n	800b182 <_raise_r+0x12>
 800b1b2:	2400      	movs	r4, #0
 800b1b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	4798      	blx	r3
 800b1bc:	2000      	movs	r0, #0
 800b1be:	e7e0      	b.n	800b182 <_raise_r+0x12>

0800b1c0 <raise>:
 800b1c0:	4b02      	ldr	r3, [pc, #8]	; (800b1cc <raise+0xc>)
 800b1c2:	4601      	mov	r1, r0
 800b1c4:	6818      	ldr	r0, [r3, #0]
 800b1c6:	f7ff bfd3 	b.w	800b170 <_raise_r>
 800b1ca:	bf00      	nop
 800b1cc:	24000010 	.word	0x24000010

0800b1d0 <_kill_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	; (800b1f0 <_kill_r+0x20>)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4608      	mov	r0, r1
 800b1da:	4611      	mov	r1, r2
 800b1dc:	602b      	str	r3, [r5, #0]
 800b1de:	f7f6 f9b9 	bl	8001554 <_kill>
 800b1e2:	1c43      	adds	r3, r0, #1
 800b1e4:	d102      	bne.n	800b1ec <_kill_r+0x1c>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	b103      	cbz	r3, 800b1ec <_kill_r+0x1c>
 800b1ea:	6023      	str	r3, [r4, #0]
 800b1ec:	bd38      	pop	{r3, r4, r5, pc}
 800b1ee:	bf00      	nop
 800b1f0:	240003e8 	.word	0x240003e8

0800b1f4 <_getpid_r>:
 800b1f4:	f7f6 b9a6 	b.w	8001544 <_getpid>

0800b1f8 <_init>:
 800b1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fa:	bf00      	nop
 800b1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1fe:	bc08      	pop	{r3}
 800b200:	469e      	mov	lr, r3
 800b202:	4770      	bx	lr

0800b204 <_fini>:
 800b204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b206:	bf00      	nop
 800b208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b20a:	bc08      	pop	{r3}
 800b20c:	469e      	mov	lr, r3
 800b20e:	4770      	bx	lr
