$date
	Mon Jul  7 13:44:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 4 ! out_tb [3:0] $end
$var reg 4 " in1_tb [3:0] $end
$var reg 4 # in2_tb [3:0] $end
$var reg 3 $ sel_tb [2:0] $end
$scope module UUT $end
$var wire 4 % in1 [3:0] $end
$var wire 4 & in2 [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 (
b0 '
b1001 &
b100 %
b0 $
b1001 #
b100 "
b1101 !
$end
#10000
b1000 !
b1000 (
b1 $
b1 '
b1 #
b1 &
b1001 "
b1001 %
#20000
b10 $
b10 '
b1001 #
b1001 &
b1010 "
b1010 %
#30000
b101 !
b101 (
b11 $
b11 '
b101 #
b101 &
b100 "
b100 %
#40000
b11 !
b11 (
b100 $
b100 '
b110 "
b110 %
#50000
b1001 !
b1001 (
b101 $
b101 '
b1001 #
b1001 &
#70000
