
<!-- saved from url=(0028)https://fengbintu.github.io/ -->
<html lang="en-US"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    

<!-- Begin Jekyll SEO tag v2.6.1 -->

<meta property="og:locale" content="en_US">
<meta name="description" content="Welcome to Haroon’s homepage.">
<meta property="og:description" content="Welcome to Haroon Ahmed’s homepage.">


<!-- End Jekyll SEO tag -->

  </head>
  <body data-new-gr-c-s-check-loaded="14.990.0" data-gr-ext-installed="">
    <section class="page-header">
    <h1></h1>
      <h2 class="project-tagline">Welcome to Haroon Ahmed's homepage.</h2>
      
      
   
<p>My name is Haroon Ahmed. I’m currently working with Prof. <a href="https://sites.google.com/site/profdshan/">DongSoo Han</a>, as a PhD Student at the Intelligent Service Integration (ISI) Lab, School of Computing, KAIST, Korea. Before joining KAIST, I received my M.E degree from the School of Electrical Engineering, Southeast University,China.</p>


<h1 id="research-interests">Research Interests</h1>
<p>Computer Architecture,FPGA-based Deep Learning Hardware Accleration, High-Level Synthesis, Dynamic Function Exchange </p>

<h1 id="professional-experience">Professional Experience</h1>
<p>Dec. 2020 - Present: <strong>Hardware Engineer</strong></p>
 <p> DreamBig Semiconductor Inc, Lahore, Paksitan</p>   
        
<p>Jan. 2019 - June. 2020: <strong>FPGA Design Engineer</strong></p>
<p>SinMir Vision (Shanghai), Co., (Pvt) Ltd, Shanghai, China</p>

<h1 id="education">Education</h1>
 <p>Sep. 2021 - Aug. 2025: <strong>PhD ( Deep Learning Acceleration) </strong></p>
<p> <strong>Korea Advance Institite of Science & Technology (KAIST), Daejeon, South Korea. </strong></p>
        
<p>Sep. 2015 - June. 2017: <strong>Master's of Electrical Engineering </strong></p>
<p> <strong>Southeast University, Nanjing, China. </strong></p>





<h1 id="selected-publications">Selected Publications</h1>

<p>Conference Papers</p>
<ul>
  
  
  <li><strong>[ISCAS’18]</strong>  R.Sun,P.Liu,C.Accetti,A.Naqvi,<strong>Haroon Ahmed</strong>,J.Qian, “A 974GOPS/W Multi-level Parallel Architecture for Binary Weight Network Acceleration,” IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, 2018.</li>
</ul>

<
<h1 id="honors-and-awards">Honors and Awards</h1>
<ul>
  <li>Fully-funded M.E fellowship,China. (2015-2017)</li>
<li>KAIST Graduate fellowship. (2021-Present)</li>
</ul>


<h1 id="contact">Contact</h1>
<p>Address: St #5, House #49, Minhang District, Shanghai, China</p>

<p>Email1: haroonrl@gmail.com</p>

<p>Email2: haroon.ahmed@kaist.edu.kr</p>


   

    
  

