

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 30 12:38:38 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          448
LUT:            974
FF:            1372
DSP:             21
BRAM:             0
SRL:              6
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.118
CP achieved post-implementation:    8.845
Timing met
