---
title:  "Ripple Counter with D FF"
excerpt: "Ripple Counter with D FF"

categories:
  - Counter
tags:
  - [FPGA, Verilog, Logic, Counter]

toc: true
toc_sticky: true

date: 2022-03-03
last_modified_at: 2022-03-03
---

# Logic

![RP_D](/images/2022-03-03-RP_D/logic.png)

---

# Design Source

```verilog
module Ripple_D #(parameter size = 4)(
  q,
  clk,
  clr
  );

  output [size-1:0]q;
  input clk; 
  input clr;
    
  wire [size-1:0]q_;
 
  genvar i;
  generate
    for(i=0; i<size; i=i+1)
      begin : Neg_DFF
        if(i == 0)
          D_FF_neg neg_D(.q(q[i]), .q_(q_[i]), .clk(clk), .clr(clr), .d(q_[i]));
        else
          D_FF_neg neg_D(.q(q[i]), .q_(q_[i]), .clk(q[i-1]), .clr(clr), .d(q_[i]));
        end
    endgenerate  
endmodule
```
---

# Simulation Source

```verilog
module Tb_RIPPLE();
  reg clk; 
  reg clr;
  wire [3:0]Q;
  
  Ripple_D sim_Ripple_D(Q, clk, clr);
  
  initial
  begin
    clr = 1'b1;
      
    clk = 1'b0;
    forever
      #10 clk = ~clk;
  end
  
  initial
  begin
    #50 clr=1'b0;
    #100 $stop;
  end
endmodule
```
---

# Simulation data

![Tb_RP_D](/images/2022-03-03-RP_D/tb.png)

---

<details>
<summary>Neg D FF</summary>
<div markdown="1">

Neg D FF

```verilog
module D_FF_neg(
  q,
  q_,
  clk,
  clr,
  d
  );

  output reg q;
  output q_;
  input clk;
  input clr;
  input d;

  assign q_ = ~q;

  always@(negedge clk, posedge clr)
  begin
    if(clr)
      q <= 1'b0;
    
    else
      q <= d;
  end
endmodule
```

</div>
</details>