vsim processor.fetch_stage
add wave -position insertpoint  \
sim:/fetch_stage/inst1 \
sim:/fetch_stage/inst2 \
sim:/fetch_stage/opcode1 \
sim:/fetch_stage/src1_addr \
sim:/fetch_stage/dest1_addr \
sim:/fetch_stage/opcode2 \
sim:/fetch_stage/src2_addr \
sim:/fetch_stage/dest2_addr

mem load -i /home/ruba/Documents/uni/arch/project/MIPS-Processor/memory_files/instr_mem/*.mem /fetch_stage/mem/ram
force -freeze sim:/fetch_stage/normal_mode 1 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100



