idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

###################################
# Setup LUTs used by HCWs

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin
  ldb qid 0 qid_ldb_inflight_limit=512
  ldb qid 1 qid_ldb_inflight_limit=512
  ldb qid 2 qid_ldb_inflight_limit=512
  ldb qid 3 qid_ldb_inflight_limit=512

  ldb pool 0 credit_cnt=0x380 credit_limit=0x400 freelist_base=0x00  freelist_limit=0x1ff
  ldb pool 1 credit_cnt=0x380 credit_limit=0x400 freelist_base=0x200 freelist_limit=0x3ff
  ldb pool 2 credit_cnt=0x380 credit_limit=0x400 freelist_base=0x400 freelist_limit=0x5ff
  ldb pool 3 credit_cnt=0x380 credit_limit=0x400 freelist_base=0x600 freelist_limit=0x7ff

  dir pool 15 credit_cnt=0x3800 credit_limit=0x4000 freelist_base=0x3000 freelist_limit=0x31ff

  vas 0 ldb_qidv0=1 ldb_qidv1=1
  vas 1 ldb_qidv2=1 ldb_qidv3=1

  ldb pp 0 gpa=sm vas=0 dir_pool=15 ldb_pool=0 dir_credit_count=0 ldb_credit_count=0x20 ldb_min_credit_quanta=0x10 ldb_credit_hwm=0x40 ldb_credit_lwm=0x10
  ldb pp 1 gpa=sm vas=0 dir_pool=15 ldb_pool=1 dir_credit_count=0 ldb_credit_count=0x20 ldb_min_credit_quanta=0x10 ldb_credit_hwm=0x40 ldb_credit_lwm=0x10
  ldb pp 2 gpa=sm vas=1 dir_pool=15 ldb_pool=2 dir_credit_count=0 ldb_credit_count=0x20 ldb_min_credit_quanta=0x10 ldb_credit_hwm=0x40 ldb_credit_lwm=0x10
  ldb pp 3 gpa=sm vas=1 dir_pool=15 ldb_pool=3 dir_credit_count=0 ldb_credit_count=0x20 ldb_min_credit_quanta=0x10 ldb_credit_hwm=0x40 ldb_credit_lwm=0x10

  ldb cq 0 gpa=sm hist_list_base=0x00  hist_list_limit=0x1ff qidv0=1 qidix0=0 qidv1=1 qidix1=1 
  ldb cq 1 gpa=sm hist_list_base=0x200 hist_list_limit=0x3ff qidv0=1 qidix0=0 qidv1=1 qidix1=1
  ldb cq 2 gpa=sm hist_list_base=0x400 hist_list_limit=0x5ff qidv0=1 qidix0=2 qidv1=1 qidix1=3
  ldb cq 3 gpa=sm hist_list_base=0x600 hist_list_limit=0x7ff qidv0=1 qidix0=2 qidv1=1 qidix1=3
cfg_end

idle 100
