#include <dt-bindings/clock/qcom,gcc-sa410m.h>

&soc {
	/* Primary USB port related controller */
	usb0: ssusb@4e00000 {
		compatible = "qcom,dwc-usb3-msm";
		reg = <0x4e00000 0x100000>;
		reg-names = "core_base";

		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pwr_event_irq";

		USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
		clocks = <&gcc  GCC_USB30_PRIM_MASTER_CLK>,
			<&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>,
			<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
			<&gcc GCC_USB3_PRIM_CLKREF_EN>,
			<&gcc GCC_USB30_PRIM_SLEEP_CLK>,
			<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>;
		clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
				"xo", "sleep_clk", "utmi_clk";

		resets = <&gcc GCC_USB30_PRIM_BCR>;
		reset-names = "core_reset";

		qcom,core-clk-rate = <133333333>;
		qcom,core-clk-rate-hs = <66666667>;

		interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
		interconnects = <&sys_noc MASTER_USB3 &bimc_noc SLAVE_EBI_CH0>,
				<&sys_noc MASTER_USB3 &config_noc SLAVE_IPA_CFG>,
				<&bimc_noc MASTER_AMPSS_M0 &config_noc SLAVE_USB3>;

		dwc3@4e00000 {
			compatible = "snps,dwc3";
			reg = <0x4e00000 0xcd00>;

			iommus = <&apps_smmu 0x120 0x0>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;

			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
			tx-fifo-resize;
			snps,disable-clk-gating;
			snps,has-lpm-erratum;
			snps,hird-threshold = /bits/ 8 <0x0>;
			snps,is-utmi-l1-suspend;
			snps,dis-u1-entry-quirk;
			snps,dis-u2-entry-quirk;
			snps,dis_u2_susphy_quirk;
			maximum-speed = "super-speed";
			dr_mode = "otg";
		};
	};

	usb_nop_phy: usb_nop_phy {
		compatible = "usb-nop-xceiv";
	};
};
