
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

00011668 <.init>:
   11668:	push	{r3, lr}
   1166c:	bl	11a54 <ftello64@plt+0x48>
   11670:	pop	{r3, pc}

Disassembly of section .plt:

00011674 <calloc@plt-0x14>:
   11674:	push	{lr}		; (str lr, [sp, #-4]!)
   11678:	ldr	lr, [pc, #4]	; 11684 <calloc@plt-0x4>
   1167c:	add	lr, pc, lr
   11680:	ldr	pc, [lr, #8]!
   11684:	andeq	lr, r1, ip, ror r9

00011688 <calloc@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #122880	; 0x1e000
   11690:	ldr	pc, [ip, #2428]!	; 0x97c

00011694 <fputs_unlocked@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #122880	; 0x1e000
   1169c:	ldr	pc, [ip, #2420]!	; 0x974

000116a0 <strstr@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #122880	; 0x1e000
   116a8:	ldr	pc, [ip, #2412]!	; 0x96c

000116ac <ether_hostton@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #122880	; 0x1e000
   116b4:	ldr	pc, [ip, #2404]!	; 0x964

000116b8 <inet_aton@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #122880	; 0x1e000
   116c0:	ldr	pc, [ip, #2396]!	; 0x95c

000116c4 <strcmp@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #122880	; 0x1e000
   116cc:	ldr	pc, [ip, #2388]!	; 0x954

000116d0 <strtol@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #122880	; 0x1e000
   116d8:	ldr	pc, [ip, #2380]!	; 0x94c

000116dc <printf@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #122880	; 0x1e000
   116e4:	ldr	pc, [ip, #2372]!	; 0x944

000116e8 <memmove@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #122880	; 0x1e000
   116f0:	ldr	pc, [ip, #2364]!	; 0x93c

000116f4 <strchrnul@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #122880	; 0x1e000
   116fc:	ldr	pc, [ip, #2356]!	; 0x934

00011700 <free@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #122880	; 0x1e000
   11708:	ldr	pc, [ip, #2348]!	; 0x92c

0001170c <gai_strerror@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #122880	; 0x1e000
   11714:	ldr	pc, [ip, #2340]!	; 0x924

00011718 <ferror@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #122880	; 0x1e000
   11720:	ldr	pc, [ip, #2332]!	; 0x91c

00011724 <strndup@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #122880	; 0x1e000
   1172c:	ldr	pc, [ip, #2324]!	; 0x914

00011730 <memcpy@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #122880	; 0x1e000
   11738:	ldr	pc, [ip, #2316]!	; 0x90c

0001173c <fwrite_unlocked@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #122880	; 0x1e000
   11744:	ldr	pc, [ip, #2308]!	; 0x904

00011748 <inet_ntoa@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #122880	; 0x1e000
   11750:	ldr	pc, [ip, #2300]!	; 0x8fc

00011754 <sleep@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #122880	; 0x1e000
   1175c:	ldr	pc, [ip, #2292]!	; 0x8f4

00011760 <strdup@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #122880	; 0x1e000
   11768:	ldr	pc, [ip, #2284]!	; 0x8ec

0001176c <realloc@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #122880	; 0x1e000
   11774:	ldr	pc, [ip, #2276]!	; 0x8e4

00011778 <strcasecmp@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #122880	; 0x1e000
   11780:	ldr	pc, [ip, #2268]!	; 0x8dc

00011784 <funlockfile@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #122880	; 0x1e000
   1178c:	ldr	pc, [ip, #2260]!	; 0x8d4

00011790 <__fxstat64@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #122880	; 0x1e000
   11798:	ldr	pc, [ip, #2252]!	; 0x8cc

0001179c <fwrite@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #122880	; 0x1e000
   117a4:	ldr	pc, [ip, #2244]!	; 0x8c4

000117a8 <ioctl@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #122880	; 0x1e000
   117b0:	ldr	pc, [ip, #2236]!	; 0x8bc

000117b4 <strcpy@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #122880	; 0x1e000
   117bc:	ldr	pc, [ip, #2228]!	; 0x8b4

000117c0 <fread@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #122880	; 0x1e000
   117c8:	ldr	pc, [ip, #2220]!	; 0x8ac

000117cc <error@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #122880	; 0x1e000
   117d4:	ldr	pc, [ip, #2212]!	; 0x8a4

000117d8 <getenv@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #122880	; 0x1e000
   117e0:	ldr	pc, [ip, #2204]!	; 0x89c

000117e4 <puts@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #122880	; 0x1e000
   117ec:	ldr	pc, [ip, #2196]!	; 0x894

000117f0 <malloc@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #122880	; 0x1e000
   117f8:	ldr	pc, [ip, #2188]!	; 0x88c

000117fc <__libc_start_main@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #122880	; 0x1e000
   11804:	ldr	pc, [ip, #2180]!	; 0x884

00011808 <strerror@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #122880	; 0x1e000
   11810:	ldr	pc, [ip, #2172]!	; 0x87c

00011814 <__ctype_tolower_loc@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #122880	; 0x1e000
   1181c:	ldr	pc, [ip, #2164]!	; 0x874

00011820 <ether_aton@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #122880	; 0x1e000
   11828:	ldr	pc, [ip, #2156]!	; 0x86c

0001182c <__gmon_start__@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #122880	; 0x1e000
   11834:	ldr	pc, [ip, #2148]!	; 0x864

00011838 <__ctype_b_loc@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #122880	; 0x1e000
   11840:	ldr	pc, [ip, #2140]!	; 0x85c

00011844 <exit@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #122880	; 0x1e000
   1184c:	ldr	pc, [ip, #2132]!	; 0x854

00011850 <strtoul@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #122880	; 0x1e000
   11858:	ldr	pc, [ip, #2124]!	; 0x84c

0001185c <strlen@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #122880	; 0x1e000
   11864:	ldr	pc, [ip, #2116]!	; 0x844

00011868 <strchr@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #122880	; 0x1e000
   11870:	ldr	pc, [ip, #2108]!	; 0x83c

00011874 <fprintf@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #122880	; 0x1e000
   1187c:	ldr	pc, [ip, #2100]!	; 0x834

00011880 <__errno_location@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #122880	; 0x1e000
   11888:	ldr	pc, [ip, #2092]!	; 0x82c

0001188c <strncasecmp@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #122880	; 0x1e000
   11894:	ldr	pc, [ip, #2084]!	; 0x824

00011898 <strerror_r@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #122880	; 0x1e000
   118a0:	ldr	pc, [ip, #2076]!	; 0x81c

000118a4 <setvbuf@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #122880	; 0x1e000
   118ac:	ldr	pc, [ip, #2068]!	; 0x814

000118b0 <memset@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #122880	; 0x1e000
   118b8:	ldr	pc, [ip, #2060]!	; 0x80c

000118bc <putchar@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #122880	; 0x1e000
   118c4:	ldr	pc, [ip, #2052]!	; 0x804

000118c8 <strncpy@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #122880	; 0x1e000
   118d0:	ldr	pc, [ip, #2044]!	; 0x7fc

000118d4 <fileno@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #122880	; 0x1e000
   118dc:	ldr	pc, [ip, #2036]!	; 0x7f4

000118e0 <memchr@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #122880	; 0x1e000
   118e8:	ldr	pc, [ip, #2028]!	; 0x7ec

000118ec <fclose@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #122880	; 0x1e000
   118f4:	ldr	pc, [ip, #2020]!	; 0x7e4

000118f8 <ether_ntoa@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #122880	; 0x1e000
   11900:	ldr	pc, [ip, #2012]!	; 0x7dc

00011904 <getnameinfo@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #122880	; 0x1e000
   1190c:	ldr	pc, [ip, #2004]!	; 0x7d4

00011910 <strrchr@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #122880	; 0x1e000
   11918:	ldr	pc, [ip, #1996]!	; 0x7cc

0001191c <vfprintf@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #122880	; 0x1e000
   11924:	ldr	pc, [ip, #1988]!	; 0x7c4

00011928 <fputc@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #122880	; 0x1e000
   11930:	ldr	pc, [ip, #1980]!	; 0x7bc

00011934 <sscanf@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #122880	; 0x1e000
   1193c:	ldr	pc, [ip, #1972]!	; 0x7b4

00011940 <putc@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #122880	; 0x1e000
   11948:	ldr	pc, [ip, #1964]!	; 0x7ac

0001194c <flockfile@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #122880	; 0x1e000
   11954:	ldr	pc, [ip, #1956]!	; 0x7a4

00011958 <vsnprintf@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #122880	; 0x1e000
   11960:	ldr	pc, [ip, #1948]!	; 0x79c

00011964 <atoi@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #122880	; 0x1e000
   1196c:	ldr	pc, [ip, #1940]!	; 0x794

00011970 <fopen64@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #122880	; 0x1e000
   11978:	ldr	pc, [ip, #1932]!	; 0x78c

0001197c <qsort@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #122880	; 0x1e000
   11984:	ldr	pc, [ip, #1924]!	; 0x784

00011988 <explicit_bzero@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #122880	; 0x1e000
   11990:	ldr	pc, [ip, #1916]!	; 0x77c

00011994 <freeaddrinfo@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #122880	; 0x1e000
   1199c:	ldr	pc, [ip, #1908]!	; 0x774

000119a0 <getaddrinfo@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #122880	; 0x1e000
   119a8:	ldr	pc, [ip, #1900]!	; 0x76c

000119ac <socket@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #122880	; 0x1e000
   119b4:	ldr	pc, [ip, #1892]!	; 0x764

000119b8 <getline@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #122880	; 0x1e000
   119c0:	ldr	pc, [ip, #1884]!	; 0x75c

000119c4 <if_nametoindex@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #122880	; 0x1e000
   119cc:	ldr	pc, [ip, #1876]!	; 0x754

000119d0 <strncmp@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #122880	; 0x1e000
   119d8:	ldr	pc, [ip, #1868]!	; 0x74c

000119dc <abort@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #122880	; 0x1e000
   119e4:	ldr	pc, [ip, #1860]!	; 0x744

000119e8 <close@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #122880	; 0x1e000
   119f0:	ldr	pc, [ip, #1852]!	; 0x73c

000119f4 <__assert_fail@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #122880	; 0x1e000
   119fc:	ldr	pc, [ip, #1844]!	; 0x734

00011a00 <putc_unlocked@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #122880	; 0x1e000
   11a08:	ldr	pc, [ip, #1836]!	; 0x72c

00011a0c <ftello64@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #122880	; 0x1e000
   11a14:	ldr	pc, [ip, #1828]!	; 0x724

Disassembly of section .text:

00011a18 <argp_parse@@Base-0x50e4>:
   11a18:	mov	fp, #0
   11a1c:	mov	lr, #0
   11a20:	pop	{r1}		; (ldr r1, [sp], #4)
   11a24:	mov	r2, sp
   11a28:	push	{r2}		; (str r2, [sp, #-4]!)
   11a2c:	push	{r0}		; (str r0, [sp, #-4]!)
   11a30:	ldr	ip, [pc, #16]	; 11a48 <ftello64@plt+0x3c>
   11a34:	push	{ip}		; (str ip, [sp, #-4]!)
   11a38:	ldr	r0, [pc, #12]	; 11a4c <ftello64@plt+0x40>
   11a3c:	ldr	r3, [pc, #12]	; 11a50 <ftello64@plt+0x44>
   11a40:	bl	117fc <__libc_start_main@plt>
   11a44:	bl	119dc <abort@plt>
   11a48:	andeq	ip, r1, ip, ror #18
   11a4c:	andeq	r1, r1, r8, lsl #22
   11a50:	andeq	ip, r1, ip, lsl #18
   11a54:	ldr	r3, [pc, #20]	; 11a70 <ftello64@plt+0x64>
   11a58:	ldr	r2, [pc, #20]	; 11a74 <ftello64@plt+0x68>
   11a5c:	add	r3, pc, r3
   11a60:	ldr	r2, [r3, r2]
   11a64:	cmp	r2, #0
   11a68:	bxeq	lr
   11a6c:	b	1182c <__gmon_start__@plt>
   11a70:	muleq	r1, ip, r5
   11a74:	andeq	r0, r0, ip, lsr r1
   11a78:	ldr	r0, [pc, #24]	; 11a98 <ftello64@plt+0x8c>
   11a7c:	ldr	r3, [pc, #24]	; 11a9c <ftello64@plt+0x90>
   11a80:	cmp	r3, r0
   11a84:	bxeq	lr
   11a88:	ldr	r3, [pc, #16]	; 11aa0 <ftello64@plt+0x94>
   11a8c:	cmp	r3, #0
   11a90:	bxeq	lr
   11a94:	bx	r3
   11a98:	andeq	r0, r3, ip, asr #21
   11a9c:	andeq	r0, r3, ip, asr #21
   11aa0:	andeq	r0, r0, r0
   11aa4:	ldr	r0, [pc, #36]	; 11ad0 <ftello64@plt+0xc4>
   11aa8:	ldr	r1, [pc, #36]	; 11ad4 <ftello64@plt+0xc8>
   11aac:	sub	r1, r1, r0
   11ab0:	asr	r1, r1, #2
   11ab4:	add	r1, r1, r1, lsr #31
   11ab8:	asrs	r1, r1, #1
   11abc:	bxeq	lr
   11ac0:	ldr	r3, [pc, #16]	; 11ad8 <ftello64@plt+0xcc>
   11ac4:	cmp	r3, #0
   11ac8:	bxeq	lr
   11acc:	bx	r3
   11ad0:	andeq	r0, r3, ip, asr #21
   11ad4:	andeq	r0, r3, ip, asr #21
   11ad8:	andeq	r0, r0, r0
   11adc:	push	{r4, lr}
   11ae0:	ldr	r4, [pc, #24]	; 11b00 <ftello64@plt+0xf4>
   11ae4:	ldrb	r3, [r4]
   11ae8:	cmp	r3, #0
   11aec:	popne	{r4, pc}
   11af0:	bl	11a78 <ftello64@plt+0x6c>
   11af4:	mov	r3, #1
   11af8:	strb	r3, [r4]
   11afc:	pop	{r4, pc}
   11b00:	andeq	r0, r3, r0, ror #21
   11b04:	b	11aa4 <ftello64@plt+0x98>
   11b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b0c:	add	fp, sp, #28
   11b10:	sub	sp, sp, #4
   11b14:	mov	r4, r1
   11b18:	mov	r5, r0
   11b1c:	ldr	r0, [r1]
   11b20:	bl	181a4 <_obstack_memory_used@@Base+0x60>
   11b24:	mov	r0, r5
   11b28:	mov	r1, r4
   11b2c:	bl	135e8 <ftello64@plt+0x1bdc>
   11b30:	mov	r5, #0
   11b34:	mov	r0, #2
   11b38:	mov	r1, #1
   11b3c:	mov	r2, #0
   11b40:	bl	119ac <socket@plt>
   11b44:	cmn	r0, #1
   11b48:	ble	11c2c <ftello64@plt+0x220>
   11b4c:	mov	r9, r0
   11b50:	movw	r7, #2948	; 0xb84
   11b54:	movt	r7, #3
   11b58:	ldr	r0, [r7]
   11b5c:	cmp	r0, #1
   11b60:	blt	11c18 <ftello64@plt+0x20c>
   11b64:	movw	r4, #2944	; 0xb80
   11b68:	movt	r4, #3
   11b6c:	ldr	r6, [r4]
   11b70:	mov	r5, #0
   11b74:	movw	sl, #2968	; 0xb98
   11b78:	movt	sl, #3
   11b7c:	movw	r8, #51925	; 0xcad5
   11b80:	movt	r8, #1
   11b84:	ldr	r0, [sl]
   11b88:	cmp	r0, #0
   11b8c:	beq	11bc4 <ftello64@plt+0x1b8>
   11b90:	ldr	r0, [r6]
   11b94:	bl	119c4 <if_nametoindex@plt>
   11b98:	cmp	r0, #0
   11b9c:	beq	11bdc <ftello64@plt+0x1d0>
   11ba0:	cmp	r5, #0
   11ba4:	beq	11bb0 <ftello64@plt+0x1a4>
   11ba8:	mov	r0, #32
   11bac:	bl	118bc <putchar@plt>
   11bb0:	add	r5, r5, #1
   11bb4:	ldr	r1, [r6]
   11bb8:	mov	r0, r8
   11bbc:	bl	116dc <printf@plt>
   11bc0:	b	11bdc <ftello64@plt+0x1d0>
   11bc4:	mov	r0, r9
   11bc8:	mov	r1, r6
   11bcc:	bl	129a4 <ftello64@plt+0xf98>
   11bd0:	mov	r5, #0
   11bd4:	cmp	r0, #0
   11bd8:	bne	11bfc <ftello64@plt+0x1f0>
   11bdc:	ldr	r0, [r4]
   11be0:	ldr	r1, [r7]
   11be4:	rsb	r1, r1, r1, lsl #3
   11be8:	add	r0, r0, r1, lsl #3
   11bec:	add	r6, r6, #56	; 0x38
   11bf0:	cmp	r6, r0
   11bf4:	bcc	11b84 <ftello64@plt+0x178>
   11bf8:	b	11c00 <ftello64@plt+0x1f4>
   11bfc:	mov	r5, r0
   11c00:	cmp	r5, #0
   11c04:	ldrne	r0, [sl]
   11c08:	cmpne	r0, #0
   11c0c:	beq	11c18 <ftello64@plt+0x20c>
   11c10:	mov	r0, #10
   11c14:	bl	118bc <putchar@plt>
   11c18:	mov	r0, r9
   11c1c:	bl	119e8 <close@plt>
   11c20:	mov	r0, r5
   11c24:	sub	sp, fp, #28
   11c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c2c:	bl	11880 <__errno_location@plt>
   11c30:	ldr	r1, [r0]
   11c34:	movw	r2, #51596	; 0xc98c
   11c38:	movt	r2, #1
   11c3c:	mov	r0, #0
   11c40:	bl	117cc <error@plt>
   11c44:	mov	r0, #1
   11c48:	bl	11844 <exit@plt>
   11c4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c50:	add	fp, sp, #28
   11c54:	sub	sp, sp, #12
   11c58:	mov	r9, r0
   11c5c:	movw	r6, #328	; 0x148
   11c60:	movt	r6, #3
   11c64:	ldr	r0, [r6]
   11c68:	mov	sl, #0
   11c6c:	cmp	r0, #0
   11c70:	mov	r5, #0
   11c74:	beq	11cac <ftello64@plt+0x2a0>
   11c78:	add	r7, r6, #8
   11c7c:	mov	r5, #0
   11c80:	ldr	r1, [r7]
   11c84:	cmp	r1, #0
   11c88:	bne	11c98 <ftello64@plt+0x28c>
   11c8c:	bl	1185c <strlen@plt>
   11c90:	add	r0, r5, r0
   11c94:	add	r5, r0, #1
   11c98:	add	r1, r7, #12
   11c9c:	ldr	r0, [r7, #4]
   11ca0:	cmp	r0, #0
   11ca4:	mov	r7, r1
   11ca8:	bne	11c80 <ftello64@plt+0x274>
   11cac:	add	r0, r5, #80	; 0x50
   11cb0:	bl	18948 <_obstack_memory_used@@Base+0x804>
   11cb4:	str	r0, [sp, #8]
   11cb8:	ldr	r0, [r6]
   11cbc:	cmp	r0, #0
   11cc0:	beq	11d58 <ftello64@plt+0x34c>
   11cc4:	ldr	r0, [sp, #8]
   11cc8:	add	r8, r0, #80	; 0x50
   11ccc:	mov	sl, #0
   11cd0:	ldr	r0, [r6, #8]
   11cd4:	cmp	r0, #0
   11cd8:	bne	11d4c <ftello64@plt+0x340>
   11cdc:	ldrb	r0, [r6, #4]
   11ce0:	tst	r0, #72	; 0x48
   11ce4:	bne	11d4c <ftello64@plt+0x340>
   11ce8:	ldr	r0, [sp, #8]
   11cec:	str	r8, [r0, sl, lsl #2]
   11cf0:	ldr	r7, [r6]
   11cf4:	mov	r0, r7
   11cf8:	movw	r1, #51740	; 0xca1c
   11cfc:	movt	r1, #1
   11d00:	mov	r2, #2
   11d04:	bl	119d0 <strncmp@plt>
   11d08:	cmp	r0, #0
   11d0c:	addeq	r7, r7, #2
   11d10:	ldrb	r4, [r7]
   11d14:	cmp	r4, #0
   11d18:	beq	11d40 <ftello64@plt+0x334>
   11d1c:	add	r7, r7, #1
   11d20:	bl	11814 <__ctype_tolower_loc@plt>
   11d24:	ldr	r1, [r0]
   11d28:	uxtb	r2, r4
   11d2c:	ldr	r1, [r1, r2, lsl #2]
   11d30:	strb	r1, [r8], #1
   11d34:	ldrb	r4, [r7], #1
   11d38:	cmp	r4, #0
   11d3c:	bne	11d24 <ftello64@plt+0x318>
   11d40:	add	sl, sl, #1
   11d44:	mov	r0, #0
   11d48:	strb	r0, [r8], #1
   11d4c:	ldr	r0, [r6, #12]!
   11d50:	cmp	r0, #0
   11d54:	bne	11cd0 <ftello64@plt+0x2c4>
   11d58:	movw	r3, #7824	; 0x1e90
   11d5c:	movt	r3, #1
   11d60:	ldr	r0, [sp, #8]
   11d64:	mov	r1, sl
   11d68:	mov	r2, #4
   11d6c:	bl	1197c <qsort@plt>
   11d70:	add	r4, r5, sl, lsl #1
   11d74:	cmp	r9, #0
   11d78:	beq	11db8 <ftello64@plt+0x3ac>
   11d7c:	mov	r0, r9
   11d80:	bl	1185c <strlen@plt>
   11d84:	add	r0, r4, r0
   11d88:	add	r0, r0, #36	; 0x24
   11d8c:	bl	18948 <_obstack_memory_used@@Base+0x804>
   11d90:	mov	r4, r0
   11d94:	mov	r1, r9
   11d98:	bl	117b4 <strcpy@plt>
   11d9c:	mov	r0, r9
   11da0:	bl	1185c <strlen@plt>
   11da4:	str	r4, [sp, #4]
   11da8:	add	r6, r4, r0
   11dac:	cmp	sl, #0
   11db0:	bne	11dd0 <ftello64@plt+0x3c4>
   11db4:	b	11e44 <ftello64@plt+0x438>
   11db8:	add	r0, r4, #36	; 0x24
   11dbc:	bl	18948 <_obstack_memory_used@@Base+0x804>
   11dc0:	mov	r6, r0
   11dc4:	str	r0, [sp, #4]
   11dc8:	cmp	sl, #0
   11dcc:	beq	11e44 <ftello64@plt+0x438>
   11dd0:	rsb	r4, sl, #0
   11dd4:	mov	r8, #1
   11dd8:	ldr	r9, [sp, #8]
   11ddc:	cmp	r8, #1
   11de0:	beq	11e0c <ftello64@plt+0x400>
   11de4:	ldr	r7, [r9, #-4]
   11de8:	ldr	r5, [r9]
   11dec:	mov	r0, r7
   11df0:	bl	1185c <strlen@plt>
   11df4:	mov	r2, r0
   11df8:	mov	r0, r7
   11dfc:	mov	r1, r5
   11e00:	bl	119d0 <strncmp@plt>
   11e04:	cmp	r0, #0
   11e08:	beq	11e30 <ftello64@plt+0x424>
   11e0c:	ldr	r1, [r9]
   11e10:	mov	r0, r6
   11e14:	bl	117b4 <strcpy@plt>
   11e18:	ldr	r0, [r9]
   11e1c:	bl	1185c <strlen@plt>
   11e20:	add	r6, r6, r0
   11e24:	cmp	r8, sl
   11e28:	movwcc	r0, #8236	; 0x202c
   11e2c:	strhcc	r0, [r6], #2
   11e30:	add	r8, r8, #1
   11e34:	add	r0, r4, r8
   11e38:	add	r9, r9, #4
   11e3c:	cmp	r0, #1
   11e40:	bne	11ddc <ftello64@plt+0x3d0>
   11e44:	movw	r0, #51752	; 0xca28
   11e48:	movt	r0, #1
   11e4c:	vld1.8	{d16-d17}, [r0]!
   11e50:	mov	r1, #46	; 0x2e
   11e54:	vld1.64	{d18-d19}, [r0]
   11e58:	strb	r1, [r6, #34]	; 0x22
   11e5c:	movw	r0, #29795	; 0x7463
   11e60:	strh	r0, [r6, #32]
   11e64:	mov	r0, #35	; 0x23
   11e68:	add	r1, r6, #16
   11e6c:	vst1.8	{d16-d17}, [r6], r0
   11e70:	mov	r0, #0
   11e74:	strb	r0, [r6]
   11e78:	vst1.8	{d18-d19}, [r1]
   11e7c:	ldr	r0, [sp, #8]
   11e80:	bl	17d24 <argp_usage@@Base+0x18c>
   11e84:	ldr	r0, [sp, #4]
   11e88:	sub	sp, fp, #28
   11e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e90:	ldr	r1, [r1]
   11e94:	ldr	r0, [r0]
   11e98:	b	116c4 <strcmp@plt>
   11e9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11ea0:	add	fp, sp, #24
   11ea4:	movw	r5, #328	; 0x148
   11ea8:	movt	r5, #3
   11eac:	ldr	r4, [r5]
   11eb0:	cmp	r4, #0
   11eb4:	beq	11edc <ftello64@plt+0x4d0>
   11eb8:	mov	r8, r1
   11ebc:	ldr	r1, [r5, #4]
   11ec0:	cmp	r1, r0
   11ec4:	ldreq	r1, [r5, #8]
   11ec8:	cmpeq	r1, #0
   11ecc:	beq	11ee8 <ftello64@plt+0x4dc>
   11ed0:	ldr	r4, [r5, #12]!
   11ed4:	cmp	r4, #0
   11ed8:	bne	11ebc <ftello64@plt+0x4b0>
   11edc:	mov	r4, #0
   11ee0:	mov	r0, r4
   11ee4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11ee8:	cmp	r8, #0
   11eec:	beq	11f38 <ftello64@plt+0x52c>
   11ef0:	ldr	r6, [r5]
   11ef4:	mov	r0, r8
   11ef8:	mov	r1, r6
   11efc:	bl	116a0 <strstr@plt>
   11f00:	cmp	r0, #0
   11f04:	beq	11f38 <ftello64@plt+0x52c>
   11f08:	mov	r7, r0
   11f0c:	ldrb	r0, [r0, #-1]
   11f10:	cmp	r0, #58	; 0x3a
   11f14:	bne	11f38 <ftello64@plt+0x52c>
   11f18:	mov	r0, r6
   11f1c:	bl	1185c <strlen@plt>
   11f20:	ldrb	r0, [r7, r0]
   11f24:	cmp	r0, #58	; 0x3a
   11f28:	bne	11f38 <ftello64@plt+0x52c>
   11f2c:	ldr	r0, [r5, #12]!
   11f30:	cmp	r0, #0
   11f34:	bne	11ef0 <ftello64@plt+0x4e4>
   11f38:	ldr	r0, [r5]
   11f3c:	cmp	r0, #0
   11f40:	movne	r4, r0
   11f44:	mov	r0, r4
   11f48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11f4c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11f50:	add	fp, sp, #24
   11f54:	mov	r8, r2
   11f58:	mov	r7, r1
   11f5c:	mov	r6, r0
   11f60:	mov	r4, #0
   11f64:	cmp	r1, #2
   11f68:	bcc	11fbc <ftello64@plt+0x5b0>
   11f6c:	ldrb	r0, [r6]
   11f70:	cmp	r0, #45	; 0x2d
   11f74:	bne	11f88 <ftello64@plt+0x57c>
   11f78:	sub	r7, r7, #1
   11f7c:	add	r6, r6, #1
   11f80:	mov	r9, #1
   11f84:	b	11fc0 <ftello64@plt+0x5b4>
   11f88:	cmp	r7, #3
   11f8c:	bcc	11fb8 <ftello64@plt+0x5ac>
   11f90:	movw	r1, #51740	; 0xca1c
   11f94:	movt	r1, #1
   11f98:	mov	r0, r6
   11f9c:	mov	r2, #2
   11fa0:	bl	1188c <strncasecmp@plt>
   11fa4:	cmp	r0, #0
   11fa8:	bne	11fbc <ftello64@plt+0x5b0>
   11fac:	sub	r7, r7, #2
   11fb0:	add	r6, r6, #2
   11fb4:	b	11f80 <ftello64@plt+0x574>
   11fb8:	mov	r7, #2
   11fbc:	mov	r9, #0
   11fc0:	movw	r1, #328	; 0x148
   11fc4:	movt	r1, #3
   11fc8:	ldr	r0, [r1]
   11fcc:	cmp	r0, #0
   11fd0:	beq	12000 <ftello64@plt+0x5f4>
   11fd4:	add	r5, r1, #8
   11fd8:	mov	r1, r6
   11fdc:	mov	r2, r7
   11fe0:	bl	1188c <strncasecmp@plt>
   11fe4:	cmp	r0, #0
   11fe8:	beq	12008 <ftello64@plt+0x5fc>
   11fec:	add	r1, r5, #12
   11ff0:	ldr	r0, [r5, #4]
   11ff4:	cmp	r0, #0
   11ff8:	mov	r5, r1
   11ffc:	bne	11fd8 <ftello64@plt+0x5cc>
   12000:	mov	r0, r4
   12004:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12008:	ldr	r0, [r5]
   1200c:	eor	r0, r0, r9
   12010:	str	r0, [r8]
   12014:	ldr	r4, [r5, #-4]
   12018:	mov	r0, r4
   1201c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12020:	push	{r4, r5, fp, lr}
   12024:	add	fp, sp, #8
   12028:	mov	r4, r1
   1202c:	mov	r5, r0
   12030:	bl	1185c <strlen@plt>
   12034:	mov	r1, r0
   12038:	mov	r0, r5
   1203c:	mov	r2, r4
   12040:	pop	{r4, r5, fp, lr}
   12044:	b	11f4c <ftello64@plt+0x540>
   12048:	subs	ip, r2, #1
   1204c:	beq	12084 <ftello64@plt+0x678>
   12050:	movw	r2, #51792	; 0xca50
   12054:	movt	r2, #1
   12058:	add	r3, r2, #4
   1205c:	ldr	r2, [r3, #-4]
   12060:	cmp	r2, #0
   12064:	beq	12084 <ftello64@plt+0x678>
   12068:	tst	r2, r0
   1206c:	ldrne	r2, [r3]
   12070:	strbne	r2, [r1], #1
   12074:	subne	ip, ip, #1
   12078:	add	r3, r3, #8
   1207c:	cmp	ip, #0
   12080:	bne	1205c <ftello64@plt+0x650>
   12084:	mov	r0, #0
   12088:	strb	r0, [r1]
   1208c:	bx	lr
   12090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12094:	add	fp, sp, #28
   12098:	push	{r2}		; (str r2, [sp, #-4]!)
   1209c:	cmp	r0, #0
   120a0:	beq	12150 <ftello64@plt+0x744>
   120a4:	mov	sl, r1
   120a8:	mov	r5, r0
   120ac:	mov	r9, #1
   120b0:	mov	r8, #0
   120b4:	mov	r4, #0
   120b8:	mov	r6, #1
   120bc:	tst	r5, r6
   120c0:	beq	1210c <ftello64@plt+0x700>
   120c4:	mov	r0, r6
   120c8:	mov	r1, sl
   120cc:	bl	11e9c <ftello64@plt+0x490>
   120d0:	cmp	r0, #0
   120d4:	beq	1210c <ftello64@plt+0x700>
   120d8:	mov	r7, r0
   120dc:	cmp	r9, #0
   120e0:	bne	120f0 <ftello64@plt+0x6e4>
   120e4:	ldr	r0, [sp]
   120e8:	bl	118bc <putchar@plt>
   120ec:	add	r4, r4, #1
   120f0:	movw	r0, #51925	; 0xcad5
   120f4:	movt	r0, #1
   120f8:	mov	r1, r7
   120fc:	bl	116dc <printf@plt>
   12100:	bic	r5, r5, r6
   12104:	add	r4, r0, r4
   12108:	mov	r9, #0
   1210c:	cmp	r8, r6, lsl #1
   12110:	lslne	r6, r6, #1
   12114:	cmpne	r5, #0
   12118:	bne	120bc <ftello64@plt+0x6b0>
   1211c:	cmp	r5, #0
   12120:	beq	12154 <ftello64@plt+0x748>
   12124:	cmp	r9, #0
   12128:	bne	12138 <ftello64@plt+0x72c>
   1212c:	ldr	r0, [sp]
   12130:	bl	118bc <putchar@plt>
   12134:	add	r4, r4, #1
   12138:	movw	r0, #51743	; 0xca1f
   1213c:	movt	r0, #1
   12140:	mov	r1, r5
   12144:	bl	116dc <printf@plt>
   12148:	add	r4, r0, r4
   1214c:	b	12154 <ftello64@plt+0x748>
   12150:	mov	r4, #0
   12154:	mov	r0, r4
   12158:	sub	sp, fp, #28
   1215c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12160:	push	{r4, r5, r6, r7, fp, lr}
   12164:	add	fp, sp, #16
   12168:	sub	sp, sp, #64	; 0x40
   1216c:	mov	r5, r2
   12170:	mov	r4, r1
   12174:	mov	r6, r0
   12178:	vmov.i32	q8, #0	; 0x00000000
   1217c:	add	r2, sp, #16
   12180:	mov	r0, r2
   12184:	vst1.64	{d16-d17}, [r0]!
   12188:	vst1.64	{d16-d17}, [r0]
   1218c:	mov	r0, #2
   12190:	str	r0, [sp, #20]
   12194:	add	r3, sp, #12
   12198:	mov	r0, r5
   1219c:	mov	r1, #0
   121a0:	bl	119a0 <getaddrinfo@plt>
   121a4:	cmp	r0, #0
   121a8:	beq	121d0 <ftello64@plt+0x7c4>
   121ac:	bl	1170c <gai_strerror@plt>
   121b0:	str	r0, [sp]
   121b4:	movw	r2, #51904	; 0xcac0
   121b8:	movt	r2, #1
   121bc:	mov	r0, #0
   121c0:	mov	r1, #0
   121c4:	mov	r3, r5
   121c8:	bl	117cc <error@plt>
   121cc:	b	12214 <ftello64@plt+0x808>
   121d0:	ldr	r0, [sp, #12]
   121d4:	cmp	r0, #0
   121d8:	beq	121f4 <ftello64@plt+0x7e8>
   121dc:	ldr	r1, [r0, #4]
   121e0:	cmp	r1, #2
   121e4:	beq	12224 <ftello64@plt+0x818>
   121e8:	ldr	r0, [r0, #28]
   121ec:	cmp	r0, #0
   121f0:	bne	121dc <ftello64@plt+0x7d0>
   121f4:	movw	r2, #51928	; 0xcad8
   121f8:	movt	r2, #1
   121fc:	mov	r0, #0
   12200:	mov	r1, #0
   12204:	mov	r3, r5
   12208:	bl	117cc <error@plt>
   1220c:	ldr	r0, [sp, #12]
   12210:	bl	11994 <freeaddrinfo@plt>
   12214:	mvn	r5, #0
   12218:	mov	r0, r5
   1221c:	sub	sp, fp, #16
   12220:	pop	{r4, r5, r6, r7, fp, pc}
   12224:	ldr	r1, [r0, #16]
   12228:	ldr	r0, [r0, #20]
   1222c:	mov	r2, #1
   12230:	mov	r3, #0
   12234:	str	r3, [sp]
   12238:	str	r3, [sp, #4]
   1223c:	str	r2, [sp, #8]
   12240:	sub	r2, fp, #32
   12244:	mov	r3, #16
   12248:	bl	11904 <getnameinfo@plt>
   1224c:	mov	r7, r0
   12250:	ldr	r0, [sp, #12]
   12254:	bl	11994 <freeaddrinfo@plt>
   12258:	cmp	r7, #0
   1225c:	beq	12268 <ftello64@plt+0x85c>
   12260:	mov	r0, r7
   12264:	b	121ac <ftello64@plt+0x7a0>
   12268:	mov	r0, #2
   1226c:	strh	r0, [r4, #16]
   12270:	add	r1, r4, #20
   12274:	sub	r0, fp, #32
   12278:	bl	116b8 <inet_aton@plt>
   1227c:	cmp	r0, #0
   12280:	beq	122d4 <ftello64@plt+0x8c8>
   12284:	mov	r0, r6
   12288:	movw	r1, #35094	; 0x8916
   1228c:	mov	r2, r4
   12290:	bl	17e14 <argp_usage@@Base+0x27c>
   12294:	cmn	r0, #1
   12298:	ble	122ec <ftello64@plt+0x8e0>
   1229c:	movw	r0, #2964	; 0xb94
   122a0:	movt	r0, #3
   122a4:	ldr	r0, [r0]
   122a8:	mov	r5, #0
   122ac:	cmp	r0, #0
   122b0:	beq	12218 <ftello64@plt+0x80c>
   122b4:	ldr	r0, [r4, #20]
   122b8:	bl	11748 <inet_ntoa@plt>
   122bc:	mov	r2, r0
   122c0:	movw	r0, #52017	; 0xcb31
   122c4:	movt	r0, #1
   122c8:	mov	r1, r4
   122cc:	bl	116dc <printf@plt>
   122d0:	b	12218 <ftello64@plt+0x80c>
   122d4:	movw	r2, #51967	; 0xcaff
   122d8:	movt	r2, #1
   122dc:	sub	r3, fp, #32
   122e0:	mov	r0, #0
   122e4:	mov	r1, #0
   122e8:	b	121c8 <ftello64@plt+0x7bc>
   122ec:	bl	11880 <__errno_location@plt>
   122f0:	ldr	r1, [r0]
   122f4:	movw	r2, #51995	; 0xcb1b
   122f8:	movt	r2, #1
   122fc:	movw	r3, #52005	; 0xcb25
   12300:	movt	r3, #1
   12304:	mov	r0, #0
   12308:	b	121c8 <ftello64@plt+0x7bc>
   1230c:	push	{r4, r5, r6, sl, fp, lr}
   12310:	add	fp, sp, #16
   12314:	mov	r5, r2
   12318:	mov	r4, r1
   1231c:	mov	r6, r0
   12320:	mov	r0, #2
   12324:	strh	r0, [r1, #16]
   12328:	add	r1, r1, #20
   1232c:	mov	r0, r2
   12330:	bl	116b8 <inet_aton@plt>
   12334:	cmp	r0, #0
   12338:	beq	12390 <ftello64@plt+0x984>
   1233c:	mov	r0, r6
   12340:	movw	r1, #35100	; 0x891c
   12344:	mov	r2, r4
   12348:	bl	17e14 <argp_usage@@Base+0x27c>
   1234c:	cmn	r0, #1
   12350:	ble	123a8 <ftello64@plt+0x99c>
   12354:	movw	r0, #2964	; 0xb94
   12358:	movt	r0, #3
   1235c:	ldr	r0, [r0]
   12360:	mov	r5, #0
   12364:	cmp	r0, #0
   12368:	beq	12388 <ftello64@plt+0x97c>
   1236c:	ldr	r0, [r4, #20]
   12370:	bl	11748 <inet_ntoa@plt>
   12374:	mov	r2, r0
   12378:	movw	r0, #52070	; 0xcb66
   1237c:	movt	r0, #1
   12380:	mov	r1, r4
   12384:	bl	116dc <printf@plt>
   12388:	mov	r0, r5
   1238c:	pop	{r4, r5, r6, sl, fp, pc}
   12390:	movw	r2, #51967	; 0xcaff
   12394:	movt	r2, #1
   12398:	mov	r0, #0
   1239c:	mov	r1, #0
   123a0:	mov	r3, r5
   123a4:	b	123c4 <ftello64@plt+0x9b8>
   123a8:	bl	11880 <__errno_location@plt>
   123ac:	ldr	r1, [r0]
   123b0:	movw	r2, #51995	; 0xcb1b
   123b4:	movt	r2, #1
   123b8:	movw	r3, #52055	; 0xcb57
   123bc:	movt	r3, #1
   123c0:	mov	r0, #0
   123c4:	bl	117cc <error@plt>
   123c8:	mvn	r5, #0
   123cc:	mov	r0, r5
   123d0:	pop	{r4, r5, r6, sl, fp, pc}
   123d4:	push	{r4, r5, r6, r7, fp, lr}
   123d8:	add	fp, sp, #16
   123dc:	sub	sp, sp, #64	; 0x40
   123e0:	mov	r5, r2
   123e4:	mov	r4, r1
   123e8:	mov	r6, r0
   123ec:	vmov.i32	q8, #0	; 0x00000000
   123f0:	add	r2, sp, #16
   123f4:	mov	r0, r2
   123f8:	vst1.64	{d16-d17}, [r0]!
   123fc:	vst1.64	{d16-d17}, [r0]
   12400:	mov	r0, #2
   12404:	str	r0, [sp, #20]
   12408:	add	r3, sp, #12
   1240c:	mov	r0, r5
   12410:	mov	r1, #0
   12414:	bl	119a0 <getaddrinfo@plt>
   12418:	cmp	r0, #0
   1241c:	beq	12444 <ftello64@plt+0xa38>
   12420:	bl	1170c <gai_strerror@plt>
   12424:	str	r0, [sp]
   12428:	movw	r2, #51904	; 0xcac0
   1242c:	movt	r2, #1
   12430:	mov	r0, #0
   12434:	mov	r1, #0
   12438:	mov	r3, r5
   1243c:	bl	117cc <error@plt>
   12440:	b	12488 <ftello64@plt+0xa7c>
   12444:	ldr	r0, [sp, #12]
   12448:	cmp	r0, #0
   1244c:	beq	12468 <ftello64@plt+0xa5c>
   12450:	ldr	r1, [r0, #4]
   12454:	cmp	r1, #2
   12458:	beq	12498 <ftello64@plt+0xa8c>
   1245c:	ldr	r0, [r0, #28]
   12460:	cmp	r0, #0
   12464:	bne	12450 <ftello64@plt+0xa44>
   12468:	movw	r2, #51928	; 0xcad8
   1246c:	movt	r2, #1
   12470:	mov	r0, #0
   12474:	mov	r1, #0
   12478:	mov	r3, r5
   1247c:	bl	117cc <error@plt>
   12480:	ldr	r0, [sp, #12]
   12484:	bl	11994 <freeaddrinfo@plt>
   12488:	mvn	r5, #0
   1248c:	mov	r0, r5
   12490:	sub	sp, fp, #16
   12494:	pop	{r4, r5, r6, r7, fp, pc}
   12498:	ldr	r1, [r0, #16]
   1249c:	ldr	r0, [r0, #20]
   124a0:	mov	r2, #1
   124a4:	mov	r3, #0
   124a8:	str	r3, [sp]
   124ac:	str	r3, [sp, #4]
   124b0:	str	r2, [sp, #8]
   124b4:	sub	r2, fp, #32
   124b8:	mov	r3, #16
   124bc:	bl	11904 <getnameinfo@plt>
   124c0:	mov	r7, r0
   124c4:	ldr	r0, [sp, #12]
   124c8:	bl	11994 <freeaddrinfo@plt>
   124cc:	cmp	r7, #0
   124d0:	beq	124dc <ftello64@plt+0xad0>
   124d4:	mov	r0, r7
   124d8:	b	12420 <ftello64@plt+0xa14>
   124dc:	mov	r0, #2
   124e0:	strh	r0, [r4, #16]
   124e4:	add	r1, r4, #20
   124e8:	sub	r0, fp, #32
   124ec:	bl	116b8 <inet_aton@plt>
   124f0:	cmp	r0, #0
   124f4:	beq	12548 <ftello64@plt+0xb3c>
   124f8:	mov	r0, r6
   124fc:	movw	r1, #35096	; 0x8918
   12500:	mov	r2, r4
   12504:	bl	17e14 <argp_usage@@Base+0x27c>
   12508:	cmn	r0, #1
   1250c:	ble	12560 <ftello64@plt+0xb54>
   12510:	movw	r0, #2964	; 0xb94
   12514:	movt	r0, #3
   12518:	ldr	r0, [r0]
   1251c:	mov	r5, #0
   12520:	cmp	r0, #0
   12524:	beq	1248c <ftello64@plt+0xa80>
   12528:	ldr	r0, [r4, #20]
   1252c:	bl	11748 <inet_ntoa@plt>
   12530:	mov	r2, r0
   12534:	movw	r0, #52123	; 0xcb9b
   12538:	movt	r0, #1
   1253c:	mov	r1, r4
   12540:	bl	116dc <printf@plt>
   12544:	b	1248c <ftello64@plt+0xa80>
   12548:	movw	r2, #51967	; 0xcaff
   1254c:	movt	r2, #1
   12550:	sub	r3, fp, #32
   12554:	mov	r0, #0
   12558:	mov	r1, #0
   1255c:	b	1243c <ftello64@plt+0xa30>
   12560:	bl	11880 <__errno_location@plt>
   12564:	ldr	r1, [r0]
   12568:	movw	r2, #51995	; 0xcb1b
   1256c:	movt	r2, #1
   12570:	movw	r3, #52108	; 0xcb8c
   12574:	movt	r3, #1
   12578:	mov	r0, #0
   1257c:	b	1243c <ftello64@plt+0xa30>
   12580:	push	{r4, r5, r6, sl, fp, lr}
   12584:	add	fp, sp, #16
   12588:	mov	r5, r2
   1258c:	mov	r4, r1
   12590:	mov	r6, r0
   12594:	mov	r0, #2
   12598:	strh	r0, [r1, #16]
   1259c:	add	r1, r1, #20
   125a0:	mov	r0, r2
   125a4:	bl	116b8 <inet_aton@plt>
   125a8:	cmp	r0, #0
   125ac:	beq	12604 <ftello64@plt+0xbf8>
   125b0:	mov	r0, r6
   125b4:	movw	r1, #35098	; 0x891a
   125b8:	mov	r2, r4
   125bc:	bl	17e14 <argp_usage@@Base+0x27c>
   125c0:	cmn	r0, #1
   125c4:	ble	1261c <ftello64@plt+0xc10>
   125c8:	movw	r0, #2964	; 0xb94
   125cc:	movt	r0, #3
   125d0:	ldr	r0, [r0]
   125d4:	mov	r5, #0
   125d8:	cmp	r0, #0
   125dc:	beq	125fc <ftello64@plt+0xbf0>
   125e0:	ldr	r0, [r4, #20]
   125e4:	bl	11748 <inet_ntoa@plt>
   125e8:	mov	r2, r0
   125ec:	movw	r0, #52181	; 0xcbd5
   125f0:	movt	r0, #1
   125f4:	mov	r1, r4
   125f8:	bl	116dc <printf@plt>
   125fc:	mov	r0, r5
   12600:	pop	{r4, r5, r6, sl, fp, pc}
   12604:	movw	r2, #51967	; 0xcaff
   12608:	movt	r2, #1
   1260c:	mov	r0, #0
   12610:	mov	r1, #0
   12614:	mov	r3, r5
   12618:	b	12638 <ftello64@plt+0xc2c>
   1261c:	bl	11880 <__errno_location@plt>
   12620:	ldr	r1, [r0]
   12624:	movw	r2, #51995	; 0xcb1b
   12628:	movt	r2, #1
   1262c:	movw	r3, #52166	; 0xcbc6
   12630:	movt	r3, #1
   12634:	mov	r0, #0
   12638:	bl	117cc <error@plt>
   1263c:	mvn	r5, #0
   12640:	mov	r0, r5
   12644:	pop	{r4, r5, r6, sl, fp, pc}
   12648:	push	{r4, r5, r6, r7, fp, lr}
   1264c:	add	fp, sp, #16
   12650:	sub	sp, sp, #8
   12654:	mov	r7, r2
   12658:	mov	r4, r1
   1265c:	mov	r6, r0
   12660:	mov	r0, r2
   12664:	bl	11820 <ether_aton@plt>
   12668:	mov	r5, r0
   1266c:	cmp	r0, #0
   12670:	beq	126e8 <ftello64@plt+0xcdc>
   12674:	add	r7, r4, #16
   12678:	mov	r0, r6
   1267c:	movw	r1, #35111	; 0x8927
   12680:	mov	r2, r4
   12684:	bl	17e14 <argp_usage@@Base+0x27c>
   12688:	ldr	r0, [r5]
   1268c:	str	r0, [r7, #2]
   12690:	ldrh	r0, [r5, #4]
   12694:	strh	r0, [r7, #6]
   12698:	mov	r0, r6
   1269c:	movw	r1, #35108	; 0x8924
   126a0:	mov	r2, r4
   126a4:	bl	17e14 <argp_usage@@Base+0x27c>
   126a8:	cmn	r0, #1
   126ac:	ble	12718 <ftello64@plt+0xd0c>
   126b0:	movw	r0, #2964	; 0xb94
   126b4:	movt	r0, #3
   126b8:	ldr	r0, [r0]
   126bc:	mov	r6, #0
   126c0:	cmp	r0, #0
   126c4:	beq	1273c <ftello64@plt+0xd30>
   126c8:	mov	r0, r5
   126cc:	bl	118f8 <ether_ntoa@plt>
   126d0:	mov	r2, r0
   126d4:	movw	r0, #52280	; 0xcc38
   126d8:	movt	r0, #1
   126dc:	mov	r1, r4
   126e0:	bl	116dc <printf@plt>
   126e4:	b	1273c <ftello64@plt+0xd30>
   126e8:	mov	r5, sp
   126ec:	mov	r0, r7
   126f0:	mov	r1, r5
   126f4:	bl	116ac <ether_hostton@plt>
   126f8:	cmp	r0, #0
   126fc:	beq	12674 <ftello64@plt+0xc68>
   12700:	movw	r2, #52229	; 0xcc05
   12704:	movt	r2, #1
   12708:	mov	r0, #0
   1270c:	mov	r1, #0
   12710:	mov	r3, r7
   12714:	b	12734 <ftello64@plt+0xd28>
   12718:	bl	11880 <__errno_location@plt>
   1271c:	ldr	r1, [r0]
   12720:	movw	r2, #51995	; 0xcb1b
   12724:	movt	r2, #1
   12728:	movw	r3, #52266	; 0xcc2a
   1272c:	movt	r3, #1
   12730:	mov	r0, #0
   12734:	bl	117cc <error@plt>
   12738:	mvn	r6, #0
   1273c:	mov	r0, r6
   12740:	sub	sp, fp, #16
   12744:	pop	{r4, r5, r6, r7, fp, pc}
   12748:	push	{r4, r5, fp, lr}
   1274c:	add	fp, sp, #8
   12750:	mov	r4, r1
   12754:	str	r2, [r1, #16]
   12758:	movw	r1, #35106	; 0x8922
   1275c:	mov	r2, r4
   12760:	bl	17e14 <argp_usage@@Base+0x27c>
   12764:	cmn	r0, #1
   12768:	ble	127a0 <ftello64@plt+0xd94>
   1276c:	movw	r0, #2964	; 0xb94
   12770:	movt	r0, #3
   12774:	ldr	r0, [r0]
   12778:	mov	r5, #0
   1277c:	cmp	r0, #0
   12780:	beq	12798 <ftello64@plt+0xd8c>
   12784:	ldr	r2, [r4, #16]
   12788:	movw	r0, #52345	; 0xcc79
   1278c:	movt	r0, #1
   12790:	mov	r1, r4
   12794:	bl	116dc <printf@plt>
   12798:	mov	r0, r5
   1279c:	pop	{r4, r5, fp, pc}
   127a0:	bl	11880 <__errno_location@plt>
   127a4:	ldr	r1, [r0]
   127a8:	movw	r2, #52327	; 0xcc67
   127ac:	movt	r2, #1
   127b0:	mov	r0, #0
   127b4:	bl	117cc <error@plt>
   127b8:	mvn	r5, #0
   127bc:	mov	r0, r5
   127c0:	pop	{r4, r5, fp, pc}
   127c4:	push	{r4, r5, fp, lr}
   127c8:	add	fp, sp, #8
   127cc:	mov	r4, r1
   127d0:	str	r2, [r1, #16]
   127d4:	movw	r1, #35102	; 0x891e
   127d8:	mov	r2, r4
   127dc:	bl	17e14 <argp_usage@@Base+0x27c>
   127e0:	cmn	r0, #1
   127e4:	ble	1281c <ftello64@plt+0xe10>
   127e8:	movw	r0, #2964	; 0xb94
   127ec:	movt	r0, #3
   127f0:	ldr	r0, [r0]
   127f4:	mov	r5, #0
   127f8:	cmp	r0, #0
   127fc:	beq	12814 <ftello64@plt+0xe08>
   12800:	ldr	r2, [r4, #16]
   12804:	movw	r0, #52398	; 0xccae
   12808:	movt	r0, #1
   1280c:	mov	r1, r4
   12810:	bl	116dc <printf@plt>
   12814:	mov	r0, r5
   12818:	pop	{r4, r5, fp, pc}
   1281c:	bl	11880 <__errno_location@plt>
   12820:	ldr	r1, [r0]
   12824:	movw	r2, #52377	; 0xcc99
   12828:	movt	r2, #1
   1282c:	mov	r0, #0
   12830:	bl	117cc <error@plt>
   12834:	mvn	r5, #0
   12838:	mov	r0, r5
   1283c:	pop	{r4, r5, fp, pc}
   12840:	push	{r4, r5, r6, r7, fp, lr}
   12844:	add	fp, sp, #16
   12848:	sub	sp, sp, #32
   1284c:	mov	r4, r3
   12850:	mov	r7, r2
   12854:	mov	r6, r1
   12858:	mov	r5, r0
   1285c:	mov	r0, r1
   12860:	vld1.32	{d16-d17}, [r0]!
   12864:	vld1.32	{d18-d19}, [r0]
   12868:	mov	r2, sp
   1286c:	mov	r0, r2
   12870:	vst1.64	{d16-d17}, [r0]!
   12874:	vst1.64	{d18-d19}, [r0]
   12878:	mov	r0, r5
   1287c:	movw	r1, #35091	; 0x8913
   12880:	bl	17e14 <argp_usage@@Base+0x27c>
   12884:	cmn	r0, #1
   12888:	ble	12968 <ftello64@plt+0xf5c>
   1288c:	ldrh	r0, [sp, #16]
   12890:	orr	r0, r0, r7
   12894:	bic	r0, r0, r4
   12898:	strh	r0, [r6, #16]
   1289c:	mov	r0, r5
   128a0:	movw	r1, #35092	; 0x8914
   128a4:	mov	r2, r6
   128a8:	bl	17e14 <argp_usage@@Base+0x27c>
   128ac:	cmn	r0, #1
   128b0:	ble	1297c <ftello64@plt+0xf70>
   128b4:	movw	r0, #2964	; 0xb94
   128b8:	movt	r0, #3
   128bc:	ldr	r0, [r0]
   128c0:	mov	r5, #0
   128c4:	cmp	r0, #0
   128c8:	beq	12998 <ftello64@plt+0xf8c>
   128cc:	movw	r0, #63980	; 0xf9ec
   128d0:	movt	r0, #1
   128d4:	movw	r1, #52489	; 0xcd09
   128d8:	movt	r1, #1
   128dc:	cmp	r7, #0
   128e0:	movne	r1, r0
   128e4:	movw	r0, #52473	; 0xccf9
   128e8:	movt	r0, #1
   128ec:	bl	116dc <printf@plt>
   128f0:	cmp	r7, #0
   128f4:	beq	1291c <ftello64@plt+0xf10>
   128f8:	movw	r0, #52512	; 0xcd20
   128fc:	movt	r0, #1
   12900:	bl	116dc <printf@plt>
   12904:	mov	r0, r7
   12908:	mov	r1, #0
   1290c:	mov	r2, #44	; 0x2c
   12910:	bl	12090 <ftello64@plt+0x684>
   12914:	mov	r0, #39	; 0x27
   12918:	bl	118bc <putchar@plt>
   1291c:	movw	r0, #52493	; 0xcd0d
   12920:	movt	r0, #1
   12924:	mov	r1, r6
   12928:	bl	116dc <printf@plt>
   1292c:	cmp	r4, #0
   12930:	beq	12958 <ftello64@plt+0xf4c>
   12934:	movw	r0, #52502	; 0xcd16
   12938:	movt	r0, #1
   1293c:	bl	116dc <printf@plt>
   12940:	mov	r0, r4
   12944:	mov	r1, #0
   12948:	mov	r2, #44	; 0x2c
   1294c:	bl	12090 <ftello64@plt+0x684>
   12950:	mov	r0, #39	; 0x27
   12954:	bl	118bc <putchar@plt>
   12958:	movw	r0, #54865	; 0xd651
   1295c:	movt	r0, #1
   12960:	bl	117e4 <puts@plt>
   12964:	b	12998 <ftello64@plt+0xf8c>
   12968:	bl	11880 <__errno_location@plt>
   1296c:	ldr	r1, [r0]
   12970:	movw	r2, #52433	; 0xccd1
   12974:	movt	r2, #1
   12978:	b	1298c <ftello64@plt+0xf80>
   1297c:	bl	11880 <__errno_location@plt>
   12980:	ldr	r1, [r0]
   12984:	movw	r2, #52453	; 0xcce5
   12988:	movt	r2, #1
   1298c:	mov	r0, #0
   12990:	bl	117cc <error@plt>
   12994:	mvn	r5, #0
   12998:	mov	r0, r5
   1299c:	sub	sp, fp, #16
   129a0:	pop	{r4, r5, r6, r7, fp, pc}
   129a4:	push	{r4, r5, r6, sl, fp, lr}
   129a8:	add	fp, sp, #16
   129ac:	sub	sp, sp, #32
   129b0:	mov	r5, r1
   129b4:	mov	r4, r0
   129b8:	mov	r0, sp
   129bc:	vmov.i32	q8, #0	; 0x00000000
   129c0:	add	r1, r0, #16
   129c4:	vst1.64	{d16-d17}, [r1]
   129c8:	mov	r1, #15
   129cc:	mov	r6, r0
   129d0:	vst1.64	{d16-d17}, [r6], r1
   129d4:	ldr	r1, [r5]
   129d8:	mov	r2, #16
   129dc:	bl	118c8 <strncpy@plt>
   129e0:	mov	r0, #0
   129e4:	strb	r0, [r6]
   129e8:	ldrb	r0, [r5, #4]
   129ec:	tst	r0, #8
   129f0:	beq	12a10 <ftello64@plt+0x1004>
   129f4:	ldr	r2, [r5, #20]
   129f8:	mov	r1, sp
   129fc:	mov	r0, r4
   12a00:	bl	12160 <ftello64@plt+0x754>
   12a04:	mov	r6, r0
   12a08:	cmp	r0, #0
   12a0c:	bne	12b80 <ftello64@plt+0x1174>
   12a10:	ldrb	r0, [r5, #4]
   12a14:	tst	r0, #16
   12a18:	beq	12a38 <ftello64@plt+0x102c>
   12a1c:	ldr	r2, [r5, #24]
   12a20:	mov	r1, sp
   12a24:	mov	r0, r4
   12a28:	bl	1230c <ftello64@plt+0x900>
   12a2c:	mov	r6, r0
   12a30:	cmp	r0, #0
   12a34:	bne	12b80 <ftello64@plt+0x1174>
   12a38:	ldrb	r0, [r5, #4]
   12a3c:	tst	r0, #32
   12a40:	beq	12a60 <ftello64@plt+0x1054>
   12a44:	ldr	r2, [r5, #28]
   12a48:	mov	r1, sp
   12a4c:	mov	r0, r4
   12a50:	bl	123d4 <ftello64@plt+0x9c8>
   12a54:	mov	r6, r0
   12a58:	cmp	r0, #0
   12a5c:	bne	12b80 <ftello64@plt+0x1174>
   12a60:	ldrb	r0, [r5, #4]
   12a64:	tst	r0, #64	; 0x40
   12a68:	beq	12a88 <ftello64@plt+0x107c>
   12a6c:	ldr	r2, [r5, #32]
   12a70:	mov	r1, sp
   12a74:	mov	r0, r4
   12a78:	bl	12580 <ftello64@plt+0xb74>
   12a7c:	mov	r6, r0
   12a80:	cmp	r0, #0
   12a84:	bne	12b80 <ftello64@plt+0x1174>
   12a88:	ldrb	r0, [r5, #5]
   12a8c:	tst	r0, #4
   12a90:	beq	12ab0 <ftello64@plt+0x10a4>
   12a94:	ldr	r2, [r5, #52]	; 0x34
   12a98:	mov	r1, sp
   12a9c:	mov	r0, r4
   12aa0:	bl	12648 <ftello64@plt+0xc3c>
   12aa4:	mov	r6, r0
   12aa8:	cmp	r0, #0
   12aac:	bne	12b80 <ftello64@plt+0x1174>
   12ab0:	ldrb	r0, [r5, #4]
   12ab4:	tst	r0, #128	; 0x80
   12ab8:	beq	12ad8 <ftello64@plt+0x10cc>
   12abc:	ldr	r2, [r5, #36]	; 0x24
   12ac0:	mov	r1, sp
   12ac4:	mov	r0, r4
   12ac8:	bl	12748 <ftello64@plt+0xd3c>
   12acc:	mov	r6, r0
   12ad0:	cmp	r0, #0
   12ad4:	bne	12b80 <ftello64@plt+0x1174>
   12ad8:	ldrb	r0, [r5, #5]
   12adc:	tst	r0, #1
   12ae0:	beq	12b00 <ftello64@plt+0x10f4>
   12ae4:	ldr	r2, [r5, #40]	; 0x28
   12ae8:	mov	r1, sp
   12aec:	mov	r0, r4
   12af0:	bl	127c4 <ftello64@plt+0xdb8>
   12af4:	mov	r6, r0
   12af8:	cmp	r0, #0
   12afc:	bne	12b80 <ftello64@plt+0x1174>
   12b00:	ldrb	r0, [r5, #4]
   12b04:	tst	r0, #1
   12b08:	beq	12b28 <ftello64@plt+0x111c>
   12b0c:	ldr	r2, [r5, #8]
   12b10:	mov	r1, sp
   12b14:	mov	r0, r4
   12b18:	bl	164a0 <ftello64@plt+0x4a94>
   12b1c:	mov	r6, r0
   12b20:	cmp	r0, #0
   12b24:	bne	12b80 <ftello64@plt+0x1174>
   12b28:	ldr	r2, [r5, #44]	; 0x2c
   12b2c:	cmp	r2, #0
   12b30:	bne	12b40 <ftello64@plt+0x1134>
   12b34:	ldr	r0, [r5, #48]	; 0x30
   12b38:	cmp	r0, #0
   12b3c:	beq	12b5c <ftello64@plt+0x1150>
   12b40:	ldr	r3, [r5, #48]	; 0x30
   12b44:	mov	r1, sp
   12b48:	mov	r0, r4
   12b4c:	bl	12840 <ftello64@plt+0xe34>
   12b50:	mov	r6, r0
   12b54:	cmp	r0, #0
   12b58:	bne	12b80 <ftello64@plt+0x1174>
   12b5c:	ldrb	r0, [r5, #4]
   12b60:	mov	r6, #0
   12b64:	tst	r0, #2
   12b68:	beq	12b80 <ftello64@plt+0x1174>
   12b6c:	ldr	r1, [r5]
   12b70:	ldr	r3, [r5, #12]
   12b74:	mov	r2, sp
   12b78:	mov	r0, r4
   12b7c:	bl	151ac <ftello64@plt+0x37a0>
   12b80:	mov	r0, r6
   12b84:	sub	sp, fp, #16
   12b88:	pop	{r4, r5, r6, sl, fp, pc}
   12b8c:	push	{r4, r5, r6, sl, fp, lr}
   12b90:	add	fp, sp, #16
   12b94:	mov	r5, r0
   12b98:	movw	r6, #580	; 0x244
   12b9c:	movt	r6, #3
   12ba0:	ldr	r0, [r6]
   12ba4:	mov	r4, #0
   12ba8:	cmp	r0, #0
   12bac:	bne	12bc4 <ftello64@plt+0x11b8>
   12bb0:	mov	r0, r4
   12bb4:	pop	{r4, r5, r6, sl, fp, pc}
   12bb8:	ldr	r0, [r6, #12]!
   12bbc:	cmp	r0, #0
   12bc0:	beq	12bb0 <ftello64@plt+0x11a4>
   12bc4:	mov	r1, r5
   12bc8:	bl	116c4 <strcmp@plt>
   12bcc:	cmp	r0, #0
   12bd0:	bne	12bb8 <ftello64@plt+0x11ac>
   12bd4:	mov	r4, r6
   12bd8:	mov	r0, r4
   12bdc:	pop	{r4, r5, r6, sl, fp, pc}
   12be0:	push	{r4, r5, r6, sl, fp, lr}
   12be4:	add	fp, sp, #16
   12be8:	mov	r4, r0
   12bec:	movw	r0, #2960	; 0xb90
   12bf0:	movt	r0, #3
   12bf4:	mov	r1, #1
   12bf8:	str	r1, [r0]
   12bfc:	movw	r5, #2948	; 0xb84
   12c00:	movt	r5, #3
   12c04:	ldr	r0, [r5]
   12c08:	add	r1, r0, #1
   12c0c:	str	r1, [r5]
   12c10:	movw	r6, #2944	; 0xb80
   12c14:	movt	r6, #3
   12c18:	ldr	r0, [r6]
   12c1c:	rsb	r1, r1, r1, lsl #3
   12c20:	lsl	r1, r1, #3
   12c24:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   12c28:	str	r0, [r6]
   12c2c:	cmp	r0, #0
   12c30:	bne	12c4c <ftello64@plt+0x1240>
   12c34:	bl	11880 <__errno_location@plt>
   12c38:	ldr	r1, [r0]
   12c3c:	movw	r2, #56925	; 0xde5d
   12c40:	movt	r2, #1
   12c44:	mov	r0, #1
   12c48:	bl	117cc <error@plt>
   12c4c:	ldr	r0, [r6]
   12c50:	ldr	r1, [r5]
   12c54:	rsb	r1, r1, r1, lsl #3
   12c58:	add	r0, r0, r1, lsl #3
   12c5c:	str	r4, [r0, #-56]!	; 0xffffffc8
   12c60:	mov	r1, #0
   12c64:	vmov.i32	q8, #0	; 0x00000000
   12c68:	str	r1, [r0, #52]	; 0x34
   12c6c:	add	r1, r0, #36	; 0x24
   12c70:	vst1.32	{d16-d17}, [r1]
   12c74:	add	r1, r0, #20
   12c78:	vst1.32	{d16-d17}, [r1]
   12c7c:	add	r1, r0, #4
   12c80:	vst1.32	{d16-d17}, [r1]
   12c84:	pop	{r4, r5, r6, sl, fp, pc}
   12c88:	push	{r4, r5, fp, lr}
   12c8c:	add	fp, sp, #8
   12c90:	sub	sp, sp, #8
   12c94:	mov	r5, r1
   12c98:	mov	r4, r0
   12c9c:	cmp	r0, #0
   12ca0:	bne	12cc4 <ftello64@plt+0x12b8>
   12ca4:	str	r5, [sp]
   12ca8:	movw	r2, #56970	; 0xde8a
   12cac:	movt	r2, #1
   12cb0:	movw	r3, #51987	; 0xcb13
   12cb4:	movt	r3, #1
   12cb8:	mov	r0, #1
   12cbc:	mov	r1, #0
   12cc0:	bl	117cc <error@plt>
   12cc4:	ldrb	r0, [r4, #4]
   12cc8:	tst	r0, #8
   12ccc:	beq	12cf4 <ftello64@plt+0x12e8>
   12cd0:	ldr	r0, [r4]
   12cd4:	str	r0, [sp]
   12cd8:	movw	r2, #57005	; 0xdead
   12cdc:	movt	r2, #1
   12ce0:	movw	r3, #51987	; 0xcb13
   12ce4:	movt	r3, #1
   12ce8:	mov	r0, #1
   12cec:	mov	r1, #0
   12cf0:	bl	117cc <error@plt>
   12cf4:	str	r5, [r4, #20]
   12cf8:	ldr	r0, [r4, #4]
   12cfc:	orr	r0, r0, #8
   12d00:	str	r0, [r4, #4]
   12d04:	sub	sp, fp, #8
   12d08:	pop	{r4, r5, fp, pc}
   12d0c:	push	{r4, r5, fp, lr}
   12d10:	add	fp, sp, #8
   12d14:	sub	sp, sp, #8
   12d18:	mov	r5, r1
   12d1c:	mov	r4, r0
   12d20:	cmp	r0, #0
   12d24:	bne	12d48 <ftello64@plt+0x133c>
   12d28:	str	r5, [sp]
   12d2c:	movw	r2, #56970	; 0xde8a
   12d30:	movt	r2, #1
   12d34:	movw	r3, #57044	; 0xded4
   12d38:	movt	r3, #1
   12d3c:	mov	r0, #1
   12d40:	mov	r1, #0
   12d44:	bl	117cc <error@plt>
   12d48:	ldrb	r0, [r4, #4]
   12d4c:	tst	r0, #16
   12d50:	beq	12d78 <ftello64@plt+0x136c>
   12d54:	ldr	r0, [r4]
   12d58:	str	r0, [sp]
   12d5c:	movw	r2, #57005	; 0xdead
   12d60:	movt	r2, #1
   12d64:	movw	r3, #57044	; 0xded4
   12d68:	movt	r3, #1
   12d6c:	mov	r0, #1
   12d70:	mov	r1, #0
   12d74:	bl	117cc <error@plt>
   12d78:	str	r5, [r4, #24]
   12d7c:	ldr	r0, [r4, #4]
   12d80:	orr	r0, r0, #16
   12d84:	str	r0, [r4, #4]
   12d88:	sub	sp, fp, #8
   12d8c:	pop	{r4, r5, fp, pc}
   12d90:	push	{r4, r5, fp, lr}
   12d94:	add	fp, sp, #8
   12d98:	sub	sp, sp, #8
   12d9c:	mov	r5, r1
   12da0:	mov	r4, r0
   12da4:	cmp	r0, #0
   12da8:	bne	12dcc <ftello64@plt+0x13c0>
   12dac:	str	r5, [sp]
   12db0:	movw	r2, #56970	; 0xde8a
   12db4:	movt	r2, #1
   12db8:	movw	r3, #57052	; 0xdedc
   12dbc:	movt	r3, #1
   12dc0:	mov	r0, #1
   12dc4:	mov	r1, #0
   12dc8:	bl	117cc <error@plt>
   12dcc:	ldrb	r0, [r4, #4]
   12dd0:	tst	r0, #32
   12dd4:	beq	12dfc <ftello64@plt+0x13f0>
   12dd8:	ldr	r0, [r4]
   12ddc:	str	r0, [sp]
   12de0:	movw	r2, #57005	; 0xdead
   12de4:	movt	r2, #1
   12de8:	movw	r3, #57052	; 0xdedc
   12dec:	movt	r3, #1
   12df0:	mov	r0, #1
   12df4:	mov	r1, #0
   12df8:	bl	117cc <error@plt>
   12dfc:	str	r5, [r4, #28]
   12e00:	ldr	r0, [r4, #4]
   12e04:	orr	r0, r0, #32
   12e08:	str	r0, [r4, #4]
   12e0c:	sub	sp, fp, #8
   12e10:	pop	{r4, r5, fp, pc}
   12e14:	push	{r4, r5, fp, lr}
   12e18:	add	fp, sp, #8
   12e1c:	sub	sp, sp, #8
   12e20:	mov	r5, r1
   12e24:	mov	r4, r0
   12e28:	cmp	r0, #0
   12e2c:	bne	12e50 <ftello64@plt+0x1444>
   12e30:	str	r5, [sp]
   12e34:	movw	r2, #56970	; 0xde8a
   12e38:	movt	r2, #1
   12e3c:	movw	r3, #57079	; 0xdef7
   12e40:	movt	r3, #1
   12e44:	mov	r0, #1
   12e48:	mov	r1, #0
   12e4c:	bl	117cc <error@plt>
   12e50:	ldrb	r0, [r4, #4]
   12e54:	tst	r0, #64	; 0x40
   12e58:	beq	12e80 <ftello64@plt+0x1474>
   12e5c:	ldr	r0, [r4]
   12e60:	str	r0, [sp]
   12e64:	movw	r2, #57005	; 0xdead
   12e68:	movt	r2, #1
   12e6c:	movw	r3, #57079	; 0xdef7
   12e70:	movt	r3, #1
   12e74:	mov	r0, #1
   12e78:	mov	r1, #0
   12e7c:	bl	117cc <error@plt>
   12e80:	str	r5, [r4, #32]
   12e84:	ldr	r0, [r4, #4]
   12e88:	orr	r0, r0, #64	; 0x40
   12e8c:	str	r0, [r4, #4]
   12e90:	sub	sp, fp, #8
   12e94:	pop	{r4, r5, fp, pc}
   12e98:	push	{r4, r5, fp, lr}
   12e9c:	add	fp, sp, #8
   12ea0:	sub	sp, sp, #8
   12ea4:	mov	r5, r1
   12ea8:	mov	r4, r0
   12eac:	cmp	r0, #0
   12eb0:	bne	12ed4 <ftello64@plt+0x14c8>
   12eb4:	str	r5, [sp]
   12eb8:	movw	r2, #56970	; 0xde8a
   12ebc:	movt	r2, #1
   12ec0:	movw	r3, #52249	; 0xcc19
   12ec4:	movt	r3, #1
   12ec8:	mov	r0, #1
   12ecc:	mov	r1, #0
   12ed0:	bl	117cc <error@plt>
   12ed4:	ldrb	r0, [r4, #5]
   12ed8:	tst	r0, #4
   12edc:	beq	12f04 <ftello64@plt+0x14f8>
   12ee0:	ldr	r0, [r4]
   12ee4:	str	r0, [sp]
   12ee8:	movw	r2, #57005	; 0xdead
   12eec:	movt	r2, #1
   12ef0:	movw	r3, #52249	; 0xcc19
   12ef4:	movt	r3, #1
   12ef8:	mov	r0, #1
   12efc:	mov	r1, #0
   12f00:	bl	117cc <error@plt>
   12f04:	str	r5, [r4, #52]	; 0x34
   12f08:	ldr	r0, [r4, #4]
   12f0c:	orr	r0, r0, #1024	; 0x400
   12f10:	str	r0, [r4, #4]
   12f14:	sub	sp, fp, #8
   12f18:	pop	{r4, r5, fp, pc}
   12f1c:	push	{r4, r5, fp, lr}
   12f20:	add	fp, sp, #8
   12f24:	sub	sp, sp, #8
   12f28:	mov	r5, r1
   12f2c:	mov	r4, r0
   12f30:	cmp	r0, #0
   12f34:	bne	12f58 <ftello64@plt+0x154c>
   12f38:	str	r5, [sp]
   12f3c:	movw	r2, #57097	; 0xdf09
   12f40:	movt	r2, #1
   12f44:	movw	r3, #57133	; 0xdf2d
   12f48:	movt	r3, #1
   12f4c:	mov	r0, #1
   12f50:	mov	r1, #0
   12f54:	bl	117cc <error@plt>
   12f58:	ldrb	r0, [r4, #4]
   12f5c:	tst	r0, #128	; 0x80
   12f60:	beq	12f88 <ftello64@plt+0x157c>
   12f64:	ldr	r0, [r4]
   12f68:	str	r0, [sp]
   12f6c:	movw	r2, #57005	; 0xdead
   12f70:	movt	r2, #1
   12f74:	movw	r3, #57133	; 0xdf2d
   12f78:	movt	r3, #1
   12f7c:	mov	r0, #1
   12f80:	mov	r1, #0
   12f84:	bl	117cc <error@plt>
   12f88:	add	r1, sp, #4
   12f8c:	mov	r0, r5
   12f90:	mov	r2, #0
   12f94:	bl	116d0 <strtol@plt>
   12f98:	str	r0, [r4, #36]	; 0x24
   12f9c:	ldrb	r0, [r5]
   12fa0:	cmp	r0, #0
   12fa4:	beq	12fb8 <ftello64@plt+0x15ac>
   12fa8:	ldr	r0, [sp, #4]
   12fac:	ldrb	r0, [r0]
   12fb0:	cmp	r0, #0
   12fb4:	beq	12fd8 <ftello64@plt+0x15cc>
   12fb8:	ldr	r0, [r4]
   12fbc:	str	r0, [sp]
   12fc0:	movw	r2, #57143	; 0xdf37
   12fc4:	movt	r2, #1
   12fc8:	mov	r0, #1
   12fcc:	mov	r1, #0
   12fd0:	mov	r3, r5
   12fd4:	bl	117cc <error@plt>
   12fd8:	ldr	r0, [r4, #4]
   12fdc:	orr	r0, r0, #128	; 0x80
   12fe0:	str	r0, [r4, #4]
   12fe4:	sub	sp, fp, #8
   12fe8:	pop	{r4, r5, fp, pc}
   12fec:	push	{r4, r5, fp, lr}
   12ff0:	add	fp, sp, #8
   12ff4:	sub	sp, sp, #8
   12ff8:	mov	r5, r1
   12ffc:	mov	r4, r0
   13000:	cmp	r0, #0
   13004:	bne	13028 <ftello64@plt+0x161c>
   13008:	str	r5, [sp]
   1300c:	movw	r2, #57097	; 0xdf09
   13010:	movt	r2, #1
   13014:	movw	r3, #57193	; 0xdf69
   13018:	movt	r3, #1
   1301c:	mov	r0, #1
   13020:	mov	r1, #0
   13024:	bl	117cc <error@plt>
   13028:	ldrb	r0, [r4, #5]
   1302c:	tst	r0, #1
   13030:	beq	13058 <ftello64@plt+0x164c>
   13034:	ldr	r0, [r4]
   13038:	str	r0, [sp]
   1303c:	movw	r2, #57005	; 0xdead
   13040:	movt	r2, #1
   13044:	movw	r3, #57193	; 0xdf69
   13048:	movt	r3, #1
   1304c:	mov	r0, #1
   13050:	mov	r1, #0
   13054:	bl	117cc <error@plt>
   13058:	add	r1, sp, #4
   1305c:	mov	r0, r5
   13060:	mov	r2, #0
   13064:	bl	116d0 <strtol@plt>
   13068:	str	r0, [r4, #40]	; 0x28
   1306c:	ldrb	r0, [r5]
   13070:	cmp	r0, #0
   13074:	beq	13088 <ftello64@plt+0x167c>
   13078:	ldr	r0, [sp, #4]
   1307c:	ldrb	r0, [r0]
   13080:	cmp	r0, #0
   13084:	beq	130a8 <ftello64@plt+0x169c>
   13088:	ldr	r0, [r4]
   1308c:	str	r0, [sp]
   13090:	movw	r2, #57143	; 0xdf37
   13094:	movt	r2, #1
   13098:	mov	r0, #1
   1309c:	mov	r1, #0
   130a0:	mov	r3, r5
   130a4:	bl	117cc <error@plt>
   130a8:	ldr	r0, [r4, #4]
   130ac:	orr	r0, r0, #256	; 0x100
   130b0:	str	r0, [r4, #4]
   130b4:	sub	sp, fp, #8
   130b8:	pop	{r4, r5, fp, pc}
   130bc:	push	{r4, r5, fp, lr}
   130c0:	add	fp, sp, #8
   130c4:	sub	sp, sp, #8
   130c8:	mov	r5, r1
   130cc:	mov	r4, r0
   130d0:	cmp	r0, #0
   130d4:	bne	130f0 <ftello64@plt+0x16e4>
   130d8:	movw	r2, #57206	; 0xdf76
   130dc:	movt	r2, #1
   130e0:	mov	r0, #1
   130e4:	mov	r1, #0
   130e8:	mov	r3, r5
   130ec:	bl	117cc <error@plt>
   130f0:	movw	r1, #57253	; 0xdfa5
   130f4:	movt	r1, #1
   130f8:	mov	r0, r5
   130fc:	bl	11778 <strcasecmp@plt>
   13100:	cmp	r0, #0
   13104:	beq	1312c <ftello64@plt+0x1720>
   13108:	ldr	r0, [r4]
   1310c:	str	r0, [sp]
   13110:	movw	r2, #57258	; 0xdfaa
   13114:	movt	r2, #1
   13118:	mov	r0, #1
   1311c:	mov	r1, #0
   13120:	mov	r3, r5
   13124:	bl	117cc <error@plt>
   13128:	b	13134 <ftello64@plt+0x1728>
   1312c:	mov	r0, #2
   13130:	strh	r0, [r4, #16]
   13134:	ldr	r0, [r4, #4]
   13138:	orr	r0, r0, #4
   1313c:	str	r0, [r4, #4]
   13140:	sub	sp, fp, #8
   13144:	pop	{r4, r5, fp, pc}
   13148:	movw	r3, #2792	; 0xae8
   1314c:	movt	r3, #3
   13150:	cmp	r0, #0
   13154:	addne	r3, r0, #4
   13158:	ldr	r0, [r3]
   1315c:	orr	r0, r0, #512	; 0x200
   13160:	str	r0, [r3]
   13164:	movw	r0, #2800	; 0xaf0
   13168:	movt	r0, #3
   1316c:	movw	ip, #2796	; 0xaec
   13170:	movt	ip, #3
   13174:	cmp	r2, #0
   13178:	mov	r2, ip
   1317c:	moveq	r2, r0
   13180:	ldr	r3, [r2]
   13184:	orr	r3, r3, r1
   13188:	str	r3, [r2]
   1318c:	moveq	r0, ip
   13190:	ldr	r2, [r0]
   13194:	bic	r1, r2, r1
   13198:	str	r1, [r0]
   1319c:	bx	lr
   131a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131a4:	add	fp, sp, #28
   131a8:	sub	sp, sp, #12
   131ac:	mov	sl, r0
   131b0:	ldrb	r0, [r1]
   131b4:	cmp	r0, #0
   131b8:	beq	13258 <ftello64@plt+0x184c>
   131bc:	mov	r4, r1
   131c0:	add	r9, sp, #8
   131c4:	movw	r8, #57322	; 0xdfea
   131c8:	movt	r8, #1
   131cc:	mov	r0, r4
   131d0:	mov	r1, #44	; 0x2c
   131d4:	bl	11868 <strchr@plt>
   131d8:	mov	r7, r0
   131dc:	cmp	r0, #0
   131e0:	beq	131ec <ftello64@plt+0x17e0>
   131e4:	sub	r6, r7, r4
   131e8:	b	131f8 <ftello64@plt+0x17ec>
   131ec:	mov	r0, r4
   131f0:	bl	1185c <strlen@plt>
   131f4:	mov	r6, r0
   131f8:	mov	r0, r4
   131fc:	mov	r1, r6
   13200:	mov	r2, r9
   13204:	bl	11f4c <ftello64@plt+0x540>
   13208:	mov	r5, r0
   1320c:	cmp	r0, #0
   13210:	bne	13230 <ftello64@plt+0x1824>
   13214:	str	r6, [sp]
   13218:	str	r4, [sp, #4]
   1321c:	mov	r0, #1
   13220:	mov	r1, #0
   13224:	mov	r2, r8
   13228:	mov	r3, r6
   1322c:	bl	117cc <error@plt>
   13230:	ldr	r2, [sp, #8]
   13234:	mov	r0, sl
   13238:	mov	r1, r5
   1323c:	bl	13148 <ftello64@plt+0x173c>
   13240:	add	r4, r4, r6
   13244:	cmp	r7, #0
   13248:	addne	r4, r4, #1
   1324c:	ldrb	r0, [r4]
   13250:	cmp	r0, #0
   13254:	bne	131cc <ftello64@plt+0x17c0>
   13258:	sub	sp, fp, #28
   1325c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13260:	push	{r4, sl, fp, lr}
   13264:	add	fp, sp, #8
   13268:	mov	r4, r0
   1326c:	bl	12d90 <ftello64@plt+0x1384>
   13270:	mov	r0, r4
   13274:	mov	r1, #16
   13278:	mov	r2, #0
   1327c:	pop	{r4, sl, fp, lr}
   13280:	b	13148 <ftello64@plt+0x173c>
   13284:	push	{r4, r5, fp, lr}
   13288:	add	fp, sp, #8
   1328c:	mov	r4, r0
   13290:	cmp	r0, #0
   13294:	bne	132b4 <ftello64@plt+0x18a8>
   13298:	movw	r0, #2596	; 0xa24
   1329c:	movt	r0, #3
   132a0:	ldr	r0, [r0]
   132a4:	movw	r4, #52515	; 0xcd23
   132a8:	movt	r4, #1
   132ac:	cmp	r0, #0
   132b0:	movne	r4, r0
   132b4:	movw	r5, #580	; 0x244
   132b8:	movt	r5, #3
   132bc:	ldr	r1, [r5]
   132c0:	cmp	r1, #0
   132c4:	beq	132e8 <ftello64@plt+0x18dc>
   132c8:	movw	r5, #580	; 0x244
   132cc:	movt	r5, #3
   132d0:	mov	r0, r4
   132d4:	bl	116c4 <strcmp@plt>
   132d8:	cmp	r0, #0
   132dc:	ldrne	r1, [r5, #12]!
   132e0:	cmpne	r1, #0
   132e4:	bne	132d0 <ftello64@plt+0x18c4>
   132e8:	ldr	r0, [r5, #8]
   132ec:	cmp	r0, #0
   132f0:	bne	1330c <ftello64@plt+0x1900>
   132f4:	movw	r2, #57341	; 0xdffd
   132f8:	movt	r2, #1
   132fc:	mov	r0, #1
   13300:	mov	r1, #0
   13304:	mov	r3, r4
   13308:	bl	117cc <error@plt>
   1330c:	ldr	r0, [r5, #8]
   13310:	movw	r1, #2952	; 0xb88
   13314:	movt	r1, #3
   13318:	str	r0, [r1]
   1331c:	pop	{r4, r5, fp, pc}
   13320:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13324:	add	fp, sp, #24
   13328:	sub	sp, sp, #16
   1332c:	mov	r4, r0
   13330:	mov	r0, #0
   13334:	str	r0, [sp, #12]
   13338:	str	r0, [sp, #8]
   1333c:	movw	r1, #57752	; 0xe198
   13340:	movt	r1, #1
   13344:	mov	r0, r4
   13348:	bl	11970 <fopen64@plt>
   1334c:	mov	r5, r0
   13350:	cmp	r0, #0
   13354:	bne	13374 <ftello64@plt+0x1968>
   13358:	bl	11880 <__errno_location@plt>
   1335c:	ldr	r1, [r0]
   13360:	movw	r2, #57367	; 0xe017
   13364:	movt	r2, #1
   13368:	mov	r0, #1
   1336c:	mov	r3, r4
   13370:	bl	117cc <error@plt>
   13374:	movw	r0, #32036	; 0x7d24
   13378:	movt	r0, #1
   1337c:	str	r0, [sp]
   13380:	movw	r8, #2804	; 0xaf4
   13384:	movt	r8, #3
   13388:	movw	r3, #36220	; 0x8d7c
   1338c:	movt	r3, #1
   13390:	mov	r0, r8
   13394:	mov	r1, #0
   13398:	mov	r2, #0
   1339c:	bl	17e50 <_obstack_begin@@Base>
   133a0:	add	r0, sp, #12
   133a4:	add	r1, sp, #8
   133a8:	mov	r2, r5
   133ac:	bl	119b8 <getline@plt>
   133b0:	ldr	r6, [sp, #12]
   133b4:	cmp	r0, #1
   133b8:	blt	13460 <ftello64@plt+0x1a54>
   133bc:	add	r9, sp, #12
   133c0:	add	r7, sp, #8
   133c4:	mov	r0, r6
   133c8:	bl	1185c <strlen@plt>
   133cc:	cmp	r0, #0
   133d0:	beq	13444 <ftello64@plt+0x1a38>
   133d4:	mov	r4, r0
   133d8:	sub	r0, r0, #1
   133dc:	ldrb	r1, [r6, r0]
   133e0:	cmp	r1, #10
   133e4:	bne	133f4 <ftello64@plt+0x19e8>
   133e8:	cmp	r0, #0
   133ec:	mov	r4, r0
   133f0:	beq	13444 <ftello64@plt+0x1a38>
   133f4:	mov	r0, r6
   133f8:	mov	r1, r4
   133fc:	bl	13500 <ftello64@plt+0x1af4>
   13400:	cmp	r0, #0
   13404:	bne	13444 <ftello64@plt+0x1a38>
   13408:	ldr	r0, [r8, #12]
   1340c:	ldr	r1, [r8, #16]
   13410:	sub	r0, r1, r0
   13414:	cmp	r0, r4
   13418:	bcs	13428 <ftello64@plt+0x1a1c>
   1341c:	mov	r0, r8
   13420:	mov	r1, r4
   13424:	bl	17f38 <_obstack_newchunk@@Base>
   13428:	ldr	r0, [r8, #12]
   1342c:	ldr	r1, [sp, #12]
   13430:	mov	r2, r4
   13434:	bl	11730 <memcpy@plt>
   13438:	ldr	r0, [r8, #12]
   1343c:	add	r0, r0, r4
   13440:	str	r0, [r8, #12]
   13444:	mov	r0, r9
   13448:	mov	r1, r7
   1344c:	mov	r2, r5
   13450:	bl	119b8 <getline@plt>
   13454:	ldr	r6, [sp, #12]
   13458:	cmp	r0, #0
   1345c:	bgt	133c4 <ftello64@plt+0x19b8>
   13460:	mov	r0, r6
   13464:	bl	17d24 <argp_usage@@Base+0x18c>
   13468:	mov	r0, r5
   1346c:	bl	118ec <fclose@plt>
   13470:	ldr	r0, [r8, #12]
   13474:	ldr	r1, [r8, #16]
   13478:	cmp	r1, r0
   1347c:	bne	13490 <ftello64@plt+0x1a84>
   13480:	movw	r0, #2804	; 0xaf4
   13484:	movt	r0, #3
   13488:	mov	r1, #1
   1348c:	bl	17f38 <_obstack_newchunk@@Base>
   13490:	ldr	r0, [r8, #12]
   13494:	add	r1, r0, #1
   13498:	str	r1, [r8, #12]
   1349c:	mov	r1, #0
   134a0:	strb	r1, [r0]
   134a4:	ldr	r0, [r8, #8]
   134a8:	ldr	r1, [r8, #12]
   134ac:	cmp	r1, r0
   134b0:	ldrbeq	r1, [r8, #40]	; 0x28
   134b4:	orreq	r1, r1, #2
   134b8:	strbeq	r1, [r8, #40]	; 0x28
   134bc:	movw	r1, #2952	; 0xb88
   134c0:	movt	r1, #3
   134c4:	str	r0, [r1]
   134c8:	ldr	r0, [r8, #4]
   134cc:	ldr	r1, [r8, #12]
   134d0:	ldr	r2, [r8, #16]
   134d4:	ldr	r3, [r8, #24]
   134d8:	add	r1, r3, r1
   134dc:	bic	r1, r1, r3
   134e0:	sub	r3, r1, r0
   134e4:	sub	r0, r2, r0
   134e8:	cmp	r3, r0
   134ec:	movhi	r1, r2
   134f0:	str	r1, [r8, #8]
   134f4:	str	r1, [r8, #12]
   134f8:	sub	sp, fp, #24
   134fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13500:	mov	r2, r0
   13504:	mov	r0, #0
   13508:	cmp	r1, #0
   1350c:	bxeq	lr
   13510:	ldrb	r3, [r2]
   13514:	cmp	r3, #9
   13518:	cmpne	r3, #32
   1351c:	bne	13530 <ftello64@plt+0x1b24>
   13520:	subs	r1, r1, #1
   13524:	add	r2, r2, #1
   13528:	bne	13510 <ftello64@plt+0x1b04>
   1352c:	bx	lr
   13530:	mov	r0, #1
   13534:	cmp	r3, #35	; 0x23
   13538:	movne	r0, #0
   1353c:	bxne	lr
   13540:	bx	lr
   13544:	cmp	r0, #0
   13548:	movwne	r1, #2792	; 0xae8
   1354c:	movtne	r1, #3
   13550:	ldrne	r2, [r1]
   13554:	cmpne	r2, #0
   13558:	ldrne	r3, [r0, #4]
   1355c:	orrne	r2, r3, r2
   13560:	strne	r2, [r0, #4]
   13564:	movne	r2, #0
   13568:	strne	r2, [r1]
   1356c:	push	{r4, sl, fp, lr}
   13570:	add	fp, sp, #8
   13574:	cmp	r0, #0
   13578:	beq	135e4 <ftello64@plt+0x1bd8>
   1357c:	ldr	r1, [r0, #4]
   13580:	cmp	r1, #0
   13584:	bne	135a0 <ftello64@plt+0x1b94>
   13588:	mov	r1, #2
   1358c:	str	r1, [r0, #4]
   13590:	movw	r1, #2952	; 0xb88
   13594:	movt	r1, #3
   13598:	ldr	r1, [r1]
   1359c:	str	r1, [r0, #12]
   135a0:	movw	ip, #2800	; 0xaf0
   135a4:	movt	ip, #3
   135a8:	ldr	r3, [ip]
   135ac:	movw	lr, #2796	; 0xaec
   135b0:	movt	lr, #3
   135b4:	ldr	r1, [lr]
   135b8:	orrs	r2, r1, r3
   135bc:	popeq	{r4, sl, fp, pc}
   135c0:	ldr	r2, [r0, #44]	; 0x2c
   135c4:	ldr	r4, [r0, #48]	; 0x30
   135c8:	orr	r2, r2, r3
   135cc:	orr	r1, r4, r1
   135d0:	str	r2, [r0, #44]	; 0x2c
   135d4:	str	r1, [r0, #48]	; 0x30
   135d8:	mov	r0, #0
   135dc:	str	r0, [ip]
   135e0:	str	r0, [lr]
   135e4:	pop	{r4, sl, fp, pc}
   135e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   135ec:	add	fp, sp, #28
   135f0:	sub	sp, sp, #4
   135f4:	vpush	{d8-d9}
   135f8:	sub	sp, sp, #16
   135fc:	mov	r4, r1
   13600:	mov	r5, r0
   13604:	movw	r6, #2944	; 0xb80
   13608:	movt	r6, #3
   1360c:	ldr	r0, [r6]
   13610:	str	r0, [sp, #8]
   13614:	mov	r0, #0
   13618:	bl	13284 <ftello64@plt+0x1878>
   1361c:	movw	r0, #2996	; 0xbb4
   13620:	movt	r0, #3
   13624:	movw	r1, #57394	; 0xe032
   13628:	movt	r1, #1
   1362c:	str	r1, [r0]
   13630:	movw	r0, #57418	; 0xe04a
   13634:	movt	r0, #1
   13638:	movw	r1, #724	; 0x2d4
   1363c:	movt	r1, #3
   13640:	bl	17c2c <argp_usage@@Base+0x94>
   13644:	movw	r0, #2632	; 0xa48
   13648:	movt	r0, #3
   1364c:	vld1.32	{d16-d17}, [r0]
   13650:	movw	r0, #732	; 0x2dc
   13654:	movt	r0, #3
   13658:	movw	r1, #2848	; 0xb20
   1365c:	movt	r1, #3
   13660:	str	r1, [r0, #16]
   13664:	vst1.64	{d16-d17}, [r1]
   13668:	movw	r1, #2600	; 0xa28
   1366c:	movt	r1, #3
   13670:	ldr	r1, [r1]
   13674:	str	r1, [r0, #8]
   13678:	add	r1, sp, #8
   1367c:	add	r2, sp, #12
   13680:	str	r2, [sp]
   13684:	str	r1, [sp, #4]
   13688:	mov	r1, r5
   1368c:	mov	r2, r4
   13690:	mov	r3, #8
   13694:	bl	16afc <argp_parse@@Base>
   13698:	ldr	r0, [sp, #8]
   1369c:	bl	13544 <ftello64@plt+0x1b38>
   136a0:	ldr	r0, [sp, #12]
   136a4:	cmp	r0, r5
   136a8:	bge	136e0 <ftello64@plt+0x1cd4>
   136ac:	sub	r1, r5, r0
   136b0:	add	r2, r4, r0, lsl #2
   136b4:	add	r0, sp, #8
   136b8:	bl	160f8 <ftello64@plt+0x46ec>
   136bc:	cmp	r0, #0
   136c0:	bne	136d8 <ftello64@plt+0x1ccc>
   136c4:	movw	r2, #57427	; 0xe053
   136c8:	movt	r2, #1
   136cc:	mov	r0, #1
   136d0:	mov	r1, #0
   136d4:	bl	117cc <error@plt>
   136d8:	ldr	r0, [sp, #8]
   136dc:	bl	13544 <ftello64@plt+0x1b38>
   136e0:	ldr	r0, [r6]
   136e4:	cmp	r0, #0
   136e8:	bne	137f8 <ftello64@plt+0x1dec>
   136ec:	movw	r0, #2648	; 0xa58
   136f0:	movt	r0, #3
   136f4:	ldr	r0, [r0]
   136f8:	blx	r0
   136fc:	mov	r4, r0
   13700:	cmp	r0, #0
   13704:	bne	1371c <ftello64@plt+0x1d10>
   13708:	movw	r2, #57445	; 0xe065
   1370c:	movt	r2, #1
   13710:	mov	r0, #1
   13714:	mov	r1, #0
   13718:	bl	117cc <error@plt>
   1371c:	add	r7, r4, #4
   13720:	movw	r5, #2948	; 0xb84
   13724:	movt	r5, #3
   13728:	movw	r8, #56925	; 0xde5d
   1372c:	movt	r8, #1
   13730:	mov	r9, #0
   13734:	vmov.i32	q4, #0	; 0x00000000
   13738:	mov	sl, #2
   1373c:	movw	r4, #2952	; 0xb88
   13740:	movt	r4, #3
   13744:	b	13788 <ftello64@plt+0x1d7c>
   13748:	ldr	r0, [r6]
   1374c:	ldr	r1, [r5]
   13750:	rsb	r1, r1, r1, lsl #3
   13754:	add	r0, r0, r1, lsl #3
   13758:	str	r9, [r0, #-4]
   1375c:	sub	r1, r0, #20
   13760:	vst1.32	{d8-d9}, [r1]
   13764:	sub	r1, r0, #36	; 0x24
   13768:	vst1.32	{d8-d9}, [r1]
   1376c:	sub	r1, r0, #52	; 0x34
   13770:	vst1.32	{d8-d9}, [r1]
   13774:	ldr	r1, [r7], #8
   13778:	str	r1, [r0, #-56]	; 0xffffffc8
   1377c:	str	sl, [r0, #-52]	; 0xffffffcc
   13780:	ldr	r1, [r4]
   13784:	str	r1, [r0, #-44]	; 0xffffffd4
   13788:	ldr	r0, [r7, #-4]
   1378c:	cmp	r0, #0
   13790:	bne	137a0 <ftello64@plt+0x1d94>
   13794:	ldr	r0, [r7]
   13798:	cmp	r0, #0
   1379c:	beq	137e0 <ftello64@plt+0x1dd4>
   137a0:	ldr	r0, [r5]
   137a4:	add	r1, r0, #1
   137a8:	str	r1, [r5]
   137ac:	ldr	r0, [r6]
   137b0:	rsb	r1, r1, r1, lsl #3
   137b4:	lsl	r1, r1, #3
   137b8:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   137bc:	str	r0, [r6]
   137c0:	cmp	r0, #0
   137c4:	bne	13748 <ftello64@plt+0x1d3c>
   137c8:	bl	11880 <__errno_location@plt>
   137cc:	ldr	r1, [r0]
   137d0:	mov	r0, #1
   137d4:	mov	r2, r8
   137d8:	bl	117cc <error@plt>
   137dc:	b	13748 <ftello64@plt+0x1d3c>
   137e0:	ldr	r1, [r5]
   137e4:	ldr	r0, [r6]
   137e8:	movw	r3, #14344	; 0x3808
   137ec:	movt	r3, #1
   137f0:	mov	r2, #56	; 0x38
   137f4:	bl	1197c <qsort@plt>
   137f8:	sub	sp, fp, #48	; 0x30
   137fc:	vpop	{d8-d9}
   13800:	add	sp, sp, #4
   13804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13808:	ldr	r1, [r1]
   1380c:	ldr	r0, [r0]
   13810:	b	116c4 <strcmp@plt>
   13814:	push	{r4, r5, r6, sl, fp, lr}
   13818:	add	fp, sp, #16
   1381c:	mov	r6, r2
   13820:	mov	r5, r1
   13824:	mov	r1, r0
   13828:	ldr	r2, [r2, #28]
   1382c:	ldr	r0, [r2]
   13830:	sub	r3, r1, #65	; 0x41
   13834:	mov	r4, #7
   13838:	cmp	r3, #53	; 0x35
   1383c:	bhi	1392c <ftello64@plt+0x1f20>
   13840:	add	r1, pc, #0
   13844:	ldr	pc, [r1, r3, lsl #2]
   13848:	andeq	r3, r1, r4, lsl #19
   1384c:	andeq	r3, r1, r0, lsr #18
   13850:	andeq	r3, r1, r4, ror #20
   13854:	andeq	r3, r1, r4, ror #20
   13858:	andeq	r3, r1, r4, ror #20
   1385c:	muleq	r1, r0, r9
   13860:	andeq	r3, r1, r4, ror #20
   13864:	andeq	r3, r1, r4, ror #20
   13868:	andeq	r3, r1, r4, ror #20
   1386c:	andeq	r3, r1, r4, ror #20
   13870:	andeq	r3, r1, r4, ror #20
   13874:	andeq	r3, r1, r4, ror #20
   13878:	muleq	r1, ip, r9
   1387c:	andeq	r3, r1, r4, ror #20
   13880:	andeq	r3, r1, r4, ror #20
   13884:	andeq	r3, r1, r4, ror #20
   13888:	andeq	r3, r1, r4, ror #20
   1388c:	andeq	r3, r1, r4, ror #20
   13890:	andeq	r3, r1, r4, ror #20
   13894:	andeq	r3, r1, r4, ror #20
   13898:	andeq	r3, r1, r4, ror #20
   1389c:	andeq	r3, r1, r4, ror #20
   138a0:	andeq	r3, r1, r4, ror #20
   138a4:	andeq	r3, r1, r4, ror #20
   138a8:	andeq	r3, r1, r4, ror #20
   138ac:	andeq	r3, r1, r4, ror #20
   138b0:	andeq	r3, r1, r4, ror #20
   138b4:	andeq	r3, r1, r4, ror #20
   138b8:	andeq	r3, r1, r4, ror #20
   138bc:	andeq	r3, r1, r4, ror #20
   138c0:	andeq	r3, r1, r4, ror #20
   138c4:	andeq	r3, r1, r4, ror #20
   138c8:	andeq	r3, r1, r8, lsr #19
   138cc:	andeq	r3, r1, r0, lsr #18
   138d0:	andeq	r3, r1, r4, ror #20
   138d4:	andeq	r3, r1, ip, asr r9
   138d8:	andeq	r3, r1, r4, ror #20
   138dc:	andeq	r3, r1, r4, ror #20
   138e0:	andeq	r3, r1, r4, ror #20
   138e4:	andeq	r3, r1, r4, ror #20
   138e8:			; <UNDEFINED> instruction: 0x000139bc
   138ec:	andeq	r3, r1, r4, ror #20
   138f0:	andeq	r3, r1, r4, ror #20
   138f4:	ldrdeq	r3, [r1], -r4
   138f8:	andeq	r3, r1, r0, ror #19
   138fc:	andeq	r3, r1, r4, ror #20
   13900:	andeq	r3, r1, r4, ror #20
   13904:	andeq	r3, r1, ip, asr r9
   13908:	andeq	r3, r1, r4, ror #20
   1390c:	andeq	r3, r1, r4, ror #20
   13910:	andeq	r3, r1, ip, ror #19
   13914:	andeq	r3, r1, r4, ror #20
   13918:	andeq	r3, r1, r4, ror #20
   1391c:	strdeq	r3, [r1], -r8
   13920:	mov	r1, r5
   13924:	bl	12e14 <ftello64@plt+0x1408>
   13928:	b	13a60 <ftello64@plt+0x2054>
   1392c:	sub	r3, r1, #256	; 0x100
   13930:	cmp	r3, #3
   13934:	bhi	13968 <ftello64@plt+0x1f5c>
   13938:	add	r1, pc, #0
   1393c:	ldr	pc, [r1, r3, lsl #2]
   13940:	andeq	r3, r1, r0, asr r9
   13944:	andeq	r3, r1, r0, lsl sl
   13948:	andeq	r3, r1, r0, lsr sl
   1394c:	andeq	r3, r1, r8, asr #20
   13950:	mov	r1, r5
   13954:	bl	12fec <ftello64@plt+0x15e0>
   13958:	b	13a60 <ftello64@plt+0x2054>
   1395c:	mov	r1, r5
   13960:	bl	13260 <ftello64@plt+0x1854>
   13964:	b	13a60 <ftello64@plt+0x2054>
   13968:	movw	r0, #3
   1396c:	movt	r0, #256	; 0x100
   13970:	cmp	r1, r0
   13974:	bne	13a64 <ftello64@plt+0x2058>
   13978:	ldr	r0, [r6, #32]
   1397c:	str	r2, [r0]
   13980:	b	13a60 <ftello64@plt+0x2054>
   13984:	mov	r1, r5
   13988:	bl	12c88 <ftello64@plt+0x127c>
   1398c:	b	13a60 <ftello64@plt+0x2054>
   13990:	mov	r1, r5
   13994:	bl	131a0 <ftello64@plt+0x1794>
   13998:	b	13a60 <ftello64@plt+0x2054>
   1399c:	mov	r1, r5
   139a0:	bl	12f1c <ftello64@plt+0x1510>
   139a4:	b	13a60 <ftello64@plt+0x2054>
   139a8:	movw	r0, #2956	; 0xb8c
   139ac:	movt	r0, #3
   139b0:	mov	r1, #1
   139b4:	str	r1, [r0]
   139b8:	b	13a60 <ftello64@plt+0x2054>
   139bc:	bl	13544 <ftello64@plt+0x1b38>
   139c0:	mov	r0, r5
   139c4:	bl	12be0 <ftello64@plt+0x11d4>
   139c8:	ldr	r1, [r6, #28]
   139cc:	str	r0, [r1]
   139d0:	b	13a60 <ftello64@plt+0x2054>
   139d4:	movw	r0, #2968	; 0xb98
   139d8:	movt	r0, #3
   139dc:	b	13a00 <ftello64@plt+0x1ff4>
   139e0:	mov	r1, r5
   139e4:	bl	12d0c <ftello64@plt+0x1300>
   139e8:	b	13a60 <ftello64@plt+0x2054>
   139ec:	movw	r0, #54812	; 0xd61c
   139f0:	movt	r0, #1
   139f4:	b	13a5c <ftello64@plt+0x2050>
   139f8:	movw	r0, #2964	; 0xb94
   139fc:	movt	r0, #3
   13a00:	ldr	r1, [r0]
   13a04:	add	r1, r1, #1
   13a08:	str	r1, [r0]
   13a0c:	b	13a60 <ftello64@plt+0x2054>
   13a10:	cmp	r5, #0
   13a14:	beq	13a58 <ftello64@plt+0x204c>
   13a18:	ldrb	r0, [r5]
   13a1c:	cmp	r0, #64	; 0x40
   13a20:	bne	13a58 <ftello64@plt+0x204c>
   13a24:	add	r0, r5, #1
   13a28:	bl	13320 <ftello64@plt+0x1914>
   13a2c:	b	13a60 <ftello64@plt+0x2054>
   13a30:	mov	r4, #0
   13a34:	mov	r1, #65	; 0x41
   13a38:	mov	r2, #0
   13a3c:	bl	13148 <ftello64@plt+0x173c>
   13a40:	mov	r0, r4
   13a44:	pop	{r4, r5, r6, sl, fp, pc}
   13a48:	mov	r1, #1
   13a4c:	mov	r2, #1
   13a50:	bl	13148 <ftello64@plt+0x173c>
   13a54:	b	13a60 <ftello64@plt+0x2054>
   13a58:	mov	r0, r5
   13a5c:	bl	13284 <ftello64@plt+0x1878>
   13a60:	mov	r4, #0
   13a64:	mov	r0, r4
   13a68:	pop	{r4, r5, r6, sl, fp, pc}
   13a6c:	movw	r2, #4
   13a70:	movt	r2, #512	; 0x200
   13a74:	cmp	r0, r2
   13a78:	movne	r0, r1
   13a7c:	bxne	lr
   13a80:	movw	r0, #58043	; 0xe2bb
   13a84:	movt	r0, #1
   13a88:	b	11c4c <ftello64@plt+0x240>
   13a8c:	bx	lr
   13a90:	cmp	r1, #1
   13a94:	bxlt	lr
   13a98:	push	{r4, r5, r6, sl, fp, lr}
   13a9c:	add	fp, sp, #16
   13aa0:	mov	r4, r2
   13aa4:	mov	r5, r1
   13aa8:	mov	r6, r0
   13aac:	ldr	r0, [r2]
   13ab0:	bl	12b8c <ftello64@plt+0x1180>
   13ab4:	mov	r3, #1
   13ab8:	cmp	r0, #0
   13abc:	movweq	r3, #2
   13ac0:	mov	r0, r6
   13ac4:	mov	r1, r5
   13ac8:	mov	r2, r4
   13acc:	pop	{r4, r5, r6, sl, fp, lr}
   13ad0:	b	14c1c <ftello64@plt+0x3210>
   13ad4:	push	{r4, r5, fp, lr}
   13ad8:	add	fp, sp, #8
   13adc:	cmp	r1, #0
   13ae0:	movne	r0, r2
   13ae4:	ldr	r4, [r0]
   13ae8:	mov	r0, r4
   13aec:	bl	12b8c <ftello64@plt+0x1180>
   13af0:	mov	r5, r0
   13af4:	cmp	r0, #0
   13af8:	bne	13b18 <ftello64@plt+0x210c>
   13afc:	bl	11880 <__errno_location@plt>
   13b00:	ldr	r1, [r0]
   13b04:	movw	r2, #58655	; 0xe51f
   13b08:	movt	r2, #1
   13b0c:	mov	r0, #1
   13b10:	mov	r3, r4
   13b14:	bl	117cc <error@plt>
   13b18:	ldr	r1, [r5, #4]
   13b1c:	pop	{r4, r5, fp, lr}
   13b20:	b	148a0 <ftello64@plt+0x2e94>
   13b24:	push	{r4, r5, fp, lr}
   13b28:	add	fp, sp, #8
   13b2c:	cmp	r1, #0
   13b30:	movne	r0, r2
   13b34:	ldr	r4, [r0]
   13b38:	mov	r0, r4
   13b3c:	bl	12b8c <ftello64@plt+0x1180>
   13b40:	mov	r5, r0
   13b44:	cmp	r0, #0
   13b48:	bne	13b68 <ftello64@plt+0x215c>
   13b4c:	bl	11880 <__errno_location@plt>
   13b50:	ldr	r1, [r0]
   13b54:	movw	r2, #58655	; 0xe51f
   13b58:	movt	r2, #1
   13b5c:	mov	r0, #1
   13b60:	mov	r3, r4
   13b64:	bl	117cc <error@plt>
   13b68:	ldr	r1, [r5, #8]
   13b6c:	pop	{r4, r5, fp, lr}
   13b70:	b	148a0 <ftello64@plt+0x2e94>
   13b74:	cmp	r1, #0
   13b78:	bxeq	lr
   13b7c:	push	{r4, r5, r6, r7, fp, lr}
   13b80:	add	fp, sp, #16
   13b84:	mov	r5, r0
   13b88:	movw	r1, #580	; 0x244
   13b8c:	movt	r1, #3
   13b90:	ldr	r0, [r1]
   13b94:	ldr	r6, [r5]
   13b98:	cmp	r0, #0
   13b9c:	beq	13bcc <ftello64@plt+0x21c0>
   13ba0:	mov	r4, r2
   13ba4:	add	r7, r1, #12
   13ba8:	str	r0, [r5]
   13bac:	ldr	r0, [r4]
   13bb0:	str	r0, [r5, #16]
   13bb4:	mov	r0, r5
   13bb8:	mov	r1, #0
   13bbc:	bl	14c34 <ftello64@plt+0x3228>
   13bc0:	ldr	r0, [r7], #12
   13bc4:	cmp	r0, #0
   13bc8:	bne	13ba8 <ftello64@plt+0x219c>
   13bcc:	str	r6, [r5]
   13bd0:	pop	{r4, r5, r6, r7, fp, lr}
   13bd4:	bx	lr
   13bd8:	movw	r3, #2964	; 0xb94
   13bdc:	movt	r3, #3
   13be0:	ldr	r3, [r3]
   13be4:	clz	r3, r3
   13be8:	lsr	r3, r3, #5
   13bec:	b	14c1c <ftello64@plt+0x3210>
   13bf0:	mov	r1, #10
   13bf4:	b	14818 <ftello64@plt+0x2e0c>
   13bf8:	mov	r1, #9
   13bfc:	b	14818 <ftello64@plt+0x2e0c>
   13c00:	push	{r4, r5, r6, sl, fp, lr}
   13c04:	add	fp, sp, #16
   13c08:	sub	sp, sp, #8
   13c0c:	cmp	r1, #2
   13c10:	blt	13c78 <ftello64@plt+0x226c>
   13c14:	mov	r4, r2
   13c18:	mov	r5, r0
   13c1c:	ldr	r0, [r2]
   13c20:	add	r1, sp, #4
   13c24:	mov	r2, #10
   13c28:	bl	11850 <strtoul@plt>
   13c2c:	mov	r6, r0
   13c30:	ldr	r0, [sp, #4]
   13c34:	ldrb	r0, [r0]
   13c38:	cmp	r0, #0
   13c3c:	beq	13c54 <ftello64@plt+0x2248>
   13c40:	movw	r2, #58676	; 0xe534
   13c44:	movt	r2, #1
   13c48:	mov	r0, #1
   13c4c:	mov	r1, #0
   13c50:	bl	117cc <error@plt>
   13c54:	cmp	r6, #0
   13c58:	beq	13c78 <ftello64@plt+0x226c>
   13c5c:	ldr	r0, [r4, #4]
   13c60:	str	r0, [r5, #16]
   13c64:	mov	r0, r5
   13c68:	mov	r1, #0
   13c6c:	bl	14c34 <ftello64@plt+0x3228>
   13c70:	subs	r6, r6, #1
   13c74:	bne	13c5c <ftello64@plt+0x2250>
   13c78:	sub	sp, fp, #16
   13c7c:	pop	{r4, r5, r6, sl, fp, pc}
   13c80:	ldr	r3, [r0, #12]
   13c84:	clz	r3, r3
   13c88:	lsr	r3, r3, #5
   13c8c:	b	14c1c <ftello64@plt+0x3210>
   13c90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13c94:	add	fp, sp, #24
   13c98:	sub	sp, sp, #8
   13c9c:	mov	r4, r2
   13ca0:	mov	r5, r1
   13ca4:	mov	r6, r0
   13ca8:	movw	r0, #2956	; 0xb8c
   13cac:	movt	r0, #3
   13cb0:	ldr	r0, [r0]
   13cb4:	movw	r1, #2960	; 0xb90
   13cb8:	movt	r1, #3
   13cbc:	ldr	r1, [r1]
   13cc0:	orrs	r0, r1, r0
   13cc4:	mov	r7, #1
   13cc8:	beq	13ce8 <ftello64@plt+0x22dc>
   13ccc:	eor	r3, r7, #1
   13cd0:	mov	r0, r6
   13cd4:	mov	r1, r5
   13cd8:	mov	r2, r4
   13cdc:	bl	14c1c <ftello64@plt+0x3210>
   13ce0:	sub	sp, fp, #24
   13ce4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ce8:	mov	r7, #0
   13cec:	str	r7, [sp, #4]
   13cf0:	movw	r0, #51609	; 0xc999
   13cf4:	movt	r0, #1
   13cf8:	add	r1, sp, #4
   13cfc:	bl	12020 <ftello64@plt+0x614>
   13d00:	cmp	r0, #0
   13d04:	beq	13ccc <ftello64@plt+0x22c0>
   13d08:	mov	r8, r0
   13d0c:	ldr	r2, [r6, #4]
   13d10:	ldr	r0, [r6, #8]
   13d14:	movw	r1, #35091	; 0x8913
   13d18:	bl	17e14 <argp_usage@@Base+0x27c>
   13d1c:	cmp	r0, #0
   13d20:	bne	13ccc <ftello64@plt+0x22c0>
   13d24:	ldr	r0, [r6, #4]
   13d28:	ldrh	r0, [r0, #16]
   13d2c:	ands	r7, r8, r0
   13d30:	movwne	r7, #1
   13d34:	b	13ccc <ftello64@plt+0x22c0>
   13d38:	push	{r4, r5, fp, lr}
   13d3c:	add	fp, sp, #8
   13d40:	mov	r4, r2
   13d44:	mov	r5, r1
   13d48:	bl	11880 <__errno_location@plt>
   13d4c:	mov	r1, #0
   13d50:	str	r1, [r0]
   13d54:	cmp	r5, #1
   13d58:	blt	13d78 <ftello64@plt+0x236c>
   13d5c:	ldr	r0, [r4]
   13d60:	mov	r1, #0
   13d64:	mov	r2, #0
   13d68:	bl	116d0 <strtol@plt>
   13d6c:	mov	r4, r0
   13d70:	cmp	r0, #0
   13d74:	bgt	13d98 <ftello64@plt+0x238c>
   13d78:	movw	r0, #1192	; 0x4a8
   13d7c:	movt	r0, #3
   13d80:	ldr	r0, [r0]
   13d84:	ldr	r0, [r0]
   13d88:	asr	r1, r0, #31
   13d8c:	add	r0, r0, r1, lsr #29
   13d90:	bic	r0, r0, #7
   13d94:	add	r4, r0, #8
   13d98:	movw	r5, #1192	; 0x4a8
   13d9c:	movt	r5, #3
   13da0:	b	13dac <ftello64@plt+0x23a0>
   13da4:	mov	r1, #32
   13da8:	bl	14818 <ftello64@plt+0x2e0c>
   13dac:	ldr	r0, [r5]
   13db0:	ldr	r0, [r0]
   13db4:	cmp	r0, r4
   13db8:	popge	{r4, r5, fp, pc}
   13dbc:	b	13da4 <ftello64@plt+0x2398>
   13dc0:	cmp	r1, #2
   13dc4:	bxlt	lr
   13dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13dcc:	add	fp, sp, #28
   13dd0:	sub	sp, sp, #4
   13dd4:	mov	r4, r2
   13dd8:	mov	r5, r0
   13ddc:	movw	r9, #2972	; 0xb9c
   13de0:	movt	r9, #3
   13de4:	ldr	sl, [r9]
   13de8:	mov	r8, #0
   13dec:	str	r8, [r9]
   13df0:	rsb	r7, r1, #2
   13df4:	mov	r6, #0
   13df8:	mov	r0, #0
   13dfc:	cmp	r0, #0
   13e00:	bne	13e18 <ftello64@plt+0x240c>
   13e04:	b	13e28 <ftello64@plt+0x241c>
   13e08:	sub	r6, r6, #1
   13e0c:	ldr	r0, [r9]
   13e10:	cmp	r0, #0
   13e14:	beq	13e28 <ftello64@plt+0x241c>
   13e18:	ldr	r1, [r4]
   13e1c:	bl	148a0 <ftello64@plt+0x2e94>
   13e20:	str	r8, [r9]
   13e24:	mov	sl, #1
   13e28:	sub	r0, r4, r6, lsl #2
   13e2c:	ldr	r0, [r0, #4]
   13e30:	str	r0, [r5, #16]
   13e34:	mov	r0, r5
   13e38:	mov	r1, #0
   13e3c:	bl	14c34 <ftello64@plt+0x3228>
   13e40:	cmp	r7, r6
   13e44:	bne	13e08 <ftello64@plt+0x23fc>
   13e48:	str	sl, [r9]
   13e4c:	sub	sp, fp, #28
   13e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e54:	bx	lr
   13e58:	cmp	r1, #1
   13e5c:	bxlt	lr
   13e60:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13e64:	add	fp, sp, #24
   13e68:	mov	r4, r2
   13e6c:	mov	r5, r1
   13e70:	mov	r9, r0
   13e74:	movw	r1, #1196	; 0x4ac
   13e78:	movt	r1, #3
   13e7c:	ldr	r0, [r1]
   13e80:	mov	r8, #2
   13e84:	cmp	r0, #0
   13e88:	beq	13eb8 <ftello64@plt+0x24ac>
   13e8c:	add	r6, r1, #8
   13e90:	ldr	r7, [r4]
   13e94:	mov	r1, r7
   13e98:	bl	116c4 <strcmp@plt>
   13e9c:	cmp	r0, #0
   13ea0:	beq	13eb4 <ftello64@plt+0x24a8>
   13ea4:	ldr	r0, [r6], #8
   13ea8:	cmp	r0, #0
   13eac:	bne	13e94 <ftello64@plt+0x2488>
   13eb0:	b	13eb8 <ftello64@plt+0x24ac>
   13eb4:	mov	r8, #1
   13eb8:	mov	r0, r9
   13ebc:	mov	r1, r5
   13ec0:	mov	r2, r4
   13ec4:	mov	r3, r8
   13ec8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   13ecc:	b	14c1c <ftello64@plt+0x3210>
   13ed0:	push	{r4, r5, r6, r7, fp, lr}
   13ed4:	add	fp, sp, #16
   13ed8:	cmp	r1, #1
   13edc:	blt	13f28 <ftello64@plt+0x251c>
   13ee0:	mov	r5, r2
   13ee4:	mov	r6, r1
   13ee8:	mov	r4, r0
   13eec:	mov	r7, #0
   13ef0:	b	13f00 <ftello64@plt+0x24f4>
   13ef4:	add	r7, r7, #1
   13ef8:	cmp	r7, r6
   13efc:	popge	{r4, r5, r6, r7, fp, pc}
   13f00:	ldr	r0, [r5, r7, lsl #2]
   13f04:	bl	12b8c <ftello64@plt+0x1180>
   13f08:	cmp	r0, #0
   13f0c:	beq	13ef4 <ftello64@plt+0x24e8>
   13f10:	ldr	r0, [r0, #8]
   13f14:	str	r0, [r4, #16]
   13f18:	mov	r0, r4
   13f1c:	mov	r1, #0
   13f20:	pop	{r4, r5, r6, r7, fp, lr}
   13f24:	b	14c34 <ftello64@plt+0x3228>
   13f28:	pop	{r4, r5, r6, r7, fp, pc}
   13f2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f30:	add	fp, sp, #28
   13f34:	sub	sp, sp, #4
   13f38:	mov	r5, r1
   13f3c:	mov	r6, r0
   13f40:	movw	r1, #1192	; 0x4a8
   13f44:	movt	r1, #3
   13f48:	ldr	r9, [r1]
   13f4c:	movw	r0, #2976	; 0xba0
   13f50:	movt	r0, #3
   13f54:	str	r0, [r1]
   13f58:	movw	sl, #2984	; 0xba8
   13f5c:	movt	sl, #3
   13f60:	ldr	r8, [sl]
   13f64:	movw	r0, #2776	; 0xad8
   13f68:	movt	r0, #3
   13f6c:	ldr	r0, [r0]
   13f70:	str	r0, [sl]
   13f74:	cmp	r5, #1
   13f78:	blt	13fa4 <ftello64@plt+0x2598>
   13f7c:	mov	r4, r2
   13f80:	mov	r7, #0
   13f84:	mov	r0, r6
   13f88:	mov	r1, r5
   13f8c:	mov	r2, r4
   13f90:	mov	r3, r7
   13f94:	bl	14c1c <ftello64@plt+0x3210>
   13f98:	add	r7, r7, #1
   13f9c:	cmp	r5, r7
   13fa0:	bne	13f84 <ftello64@plt+0x2578>
   13fa4:	movw	r0, #1192	; 0x4a8
   13fa8:	movt	r0, #3
   13fac:	str	r9, [r0]
   13fb0:	str	r8, [sl]
   13fb4:	sub	sp, fp, #28
   13fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fbc:	movw	r0, #2904	; 0xb58
   13fc0:	movt	r0, #3
   13fc4:	ldr	r1, [r0]
   13fc8:	b	148a0 <ftello64@plt+0x2e94>
   13fcc:	push	{fp, lr}
   13fd0:	mov	fp, sp
   13fd4:	mov	r0, #0
   13fd8:	cmp	r1, #1
   13fdc:	blt	13ff0 <ftello64@plt+0x25e4>
   13fe0:	ldr	r0, [r2]
   13fe4:	mov	r1, #0
   13fe8:	mov	r2, #0
   13fec:	bl	11850 <strtoul@plt>
   13ff0:	bl	11844 <exit@plt>
   13ff4:	ldr	r1, [r0]
   13ff8:	b	148a0 <ftello64@plt+0x2e94>
   13ffc:	push	{r4, r5, r6, sl, fp, lr}
   14000:	add	fp, sp, #16
   14004:	mov	r4, r2
   14008:	mov	r5, r1
   1400c:	mov	r6, r0
   14010:	ldr	r0, [r0]
   14014:	bl	119c4 <if_nametoindex@plt>
   14018:	clz	r0, r0
   1401c:	lsr	r3, r0, #5
   14020:	mov	r0, r6
   14024:	mov	r1, r5
   14028:	mov	r2, r4
   1402c:	pop	{r4, r5, r6, sl, fp, lr}
   14030:	b	14c1c <ftello64@plt+0x3210>
   14034:	push	{r4, r5, fp, lr}
   14038:	add	fp, sp, #8
   1403c:	mov	r5, r0
   14040:	ldr	r0, [r0]
   14044:	bl	119c4 <if_nametoindex@plt>
   14048:	mov	r4, r0
   1404c:	cmp	r0, #0
   14050:	bne	14070 <ftello64@plt+0x2664>
   14054:	bl	11880 <__errno_location@plt>
   14058:	ldr	r1, [r0]
   1405c:	ldr	r3, [r5]
   14060:	movw	r2, #58697	; 0xe549
   14064:	movt	r2, #1
   14068:	mov	r0, #1
   1406c:	bl	117cc <error@plt>
   14070:	movw	r0, #61259	; 0xef4b
   14074:	movt	r0, #1
   14078:	mov	r1, r4
   1407c:	bl	116dc <printf@plt>
   14080:	movw	r1, #1192	; 0x4a8
   14084:	movt	r1, #3
   14088:	ldr	r1, [r1]
   1408c:	ldr	r2, [r1]
   14090:	add	r0, r2, r0
   14094:	str	r0, [r1]
   14098:	movw	r0, #2972	; 0xb9c
   1409c:	movt	r0, #3
   140a0:	mov	r1, #1
   140a4:	str	r1, [r0]
   140a8:	pop	{r4, r5, fp, pc}
   140ac:	push	{r4, r5, r6, sl, fp, lr}
   140b0:	add	fp, sp, #16
   140b4:	mov	r4, r2
   140b8:	mov	r5, r1
   140bc:	mov	r6, r0
   140c0:	ldr	r2, [r0, #4]
   140c4:	ldr	r0, [r0, #8]
   140c8:	movw	r1, #35093	; 0x8915
   140cc:	bl	17e14 <argp_usage@@Base+0x27c>
   140d0:	cmp	r0, #0
   140d4:	mov	r0, r6
   140d8:	mov	r1, r5
   140dc:	mov	r2, r4
   140e0:	movlt	r3, #1
   140e4:	movge	r3, #0
   140e8:	pop	{r4, r5, r6, sl, fp, lr}
   140ec:	b	14c1c <ftello64@plt+0x3210>
   140f0:	push	{r4, r5, r6, sl, fp, lr}
   140f4:	add	fp, sp, #16
   140f8:	mov	r5, r2
   140fc:	mov	r6, r1
   14100:	mov	r4, r0
   14104:	ldr	r2, [r0, #4]
   14108:	ldr	r0, [r0, #8]
   1410c:	movw	r1, #35093	; 0x8915
   14110:	bl	17e14 <argp_usage@@Base+0x27c>
   14114:	cmn	r0, #1
   14118:	ble	14134 <ftello64@plt+0x2728>
   1411c:	ldr	r0, [r4, #4]
   14120:	add	r3, r0, #16
   14124:	mov	r1, r6
   14128:	mov	r2, r5
   1412c:	pop	{r4, r5, r6, sl, fp, lr}
   14130:	b	14ecc <ftello64@plt+0x34c0>
   14134:	bl	11880 <__errno_location@plt>
   14138:	ldr	r1, [r0]
   1413c:	ldr	r3, [r4, #4]
   14140:	movw	r2, #58738	; 0xe572
   14144:	movt	r2, #1
   14148:	mov	r0, #1
   1414c:	pop	{r4, r5, r6, sl, fp, lr}
   14150:	b	117cc <error@plt>
   14154:	push	{r4, r5, r6, sl, fp, lr}
   14158:	add	fp, sp, #16
   1415c:	mov	r4, r2
   14160:	mov	r5, r1
   14164:	mov	r6, r0
   14168:	ldr	r2, [r0, #4]
   1416c:	ldr	r0, [r0, #8]
   14170:	movw	r1, #35099	; 0x891b
   14174:	bl	17e14 <argp_usage@@Base+0x27c>
   14178:	cmp	r0, #0
   1417c:	mov	r0, r6
   14180:	mov	r1, r5
   14184:	mov	r2, r4
   14188:	movlt	r3, #1
   1418c:	movge	r3, #0
   14190:	pop	{r4, r5, r6, sl, fp, lr}
   14194:	b	14c1c <ftello64@plt+0x3210>
   14198:	push	{r4, r5, r6, sl, fp, lr}
   1419c:	add	fp, sp, #16
   141a0:	mov	r5, r2
   141a4:	mov	r6, r1
   141a8:	mov	r4, r0
   141ac:	ldr	r2, [r0, #4]
   141b0:	ldr	r0, [r0, #8]
   141b4:	movw	r1, #35099	; 0x891b
   141b8:	bl	17e14 <argp_usage@@Base+0x27c>
   141bc:	cmn	r0, #1
   141c0:	ble	141dc <ftello64@plt+0x27d0>
   141c4:	ldr	r0, [r4, #4]
   141c8:	add	r3, r0, #16
   141cc:	mov	r1, r6
   141d0:	mov	r2, r5
   141d4:	pop	{r4, r5, r6, sl, fp, lr}
   141d8:	b	14ecc <ftello64@plt+0x34c0>
   141dc:	bl	11880 <__errno_location@plt>
   141e0:	ldr	r1, [r0]
   141e4:	ldr	r3, [r4, #4]
   141e8:	movw	r2, #58776	; 0xe598
   141ec:	movt	r2, #1
   141f0:	mov	r0, #1
   141f4:	pop	{r4, r5, r6, sl, fp, lr}
   141f8:	b	117cc <error@plt>
   141fc:	push	{r4, r5, r6, r7, fp, lr}
   14200:	add	fp, sp, #16
   14204:	sub	sp, sp, #8
   14208:	mov	r4, r2
   1420c:	mov	r5, r1
   14210:	mov	r6, r0
   14214:	movw	r0, #51612	; 0xc99c
   14218:	movt	r0, #1
   1421c:	add	r1, sp, #4
   14220:	bl	12020 <ftello64@plt+0x614>
   14224:	cmp	r0, #0
   14228:	beq	14280 <ftello64@plt+0x2874>
   1422c:	mov	r7, r0
   14230:	ldr	r2, [r6, #4]
   14234:	ldr	r0, [r6, #8]
   14238:	movw	r1, #35091	; 0x8913
   1423c:	bl	17e14 <argp_usage@@Base+0x27c>
   14240:	cmn	r0, #1
   14244:	ble	14280 <ftello64@plt+0x2874>
   14248:	ldr	r2, [r6, #4]
   1424c:	ldrh	r0, [r2, #16]
   14250:	tst	r7, r0
   14254:	beq	14280 <ftello64@plt+0x2874>
   14258:	ldr	r0, [r6, #8]
   1425c:	movw	r1, #35097	; 0x8919
   14260:	bl	17e14 <argp_usage@@Base+0x27c>
   14264:	cmp	r0, #0
   14268:	blt	14280 <ftello64@plt+0x2874>
   1426c:	mov	r0, r6
   14270:	mov	r1, r5
   14274:	mov	r2, r4
   14278:	mov	r3, #0
   1427c:	b	14290 <ftello64@plt+0x2884>
   14280:	mov	r0, r6
   14284:	mov	r1, r5
   14288:	mov	r2, r4
   1428c:	mov	r3, #1
   14290:	bl	14c1c <ftello64@plt+0x3210>
   14294:	sub	sp, fp, #16
   14298:	pop	{r4, r5, r6, r7, fp, pc}
   1429c:	push	{r4, r5, r6, sl, fp, lr}
   142a0:	add	fp, sp, #16
   142a4:	mov	r5, r2
   142a8:	mov	r6, r1
   142ac:	mov	r4, r0
   142b0:	ldr	r2, [r0, #4]
   142b4:	ldr	r0, [r0, #8]
   142b8:	movw	r1, #35097	; 0x8919
   142bc:	bl	17e14 <argp_usage@@Base+0x27c>
   142c0:	cmn	r0, #1
   142c4:	ble	142e0 <ftello64@plt+0x28d4>
   142c8:	ldr	r0, [r4, #4]
   142cc:	add	r3, r0, #16
   142d0:	mov	r1, r6
   142d4:	mov	r2, r5
   142d8:	pop	{r4, r5, r6, sl, fp, lr}
   142dc:	b	14ecc <ftello64@plt+0x34c0>
   142e0:	bl	11880 <__errno_location@plt>
   142e4:	ldr	r1, [r0]
   142e8:	ldr	r3, [r4, #4]
   142ec:	movw	r2, #58817	; 0xe5c1
   142f0:	movt	r2, #1
   142f4:	mov	r0, #1
   142f8:	pop	{r4, r5, r6, sl, fp, lr}
   142fc:	b	117cc <error@plt>
   14300:	push	{r4, r5, r6, r7, fp, lr}
   14304:	add	fp, sp, #16
   14308:	sub	sp, sp, #8
   1430c:	mov	r4, r2
   14310:	mov	r5, r1
   14314:	mov	r6, r0
   14318:	movw	r0, #51637	; 0xc9b5
   1431c:	movt	r0, #1
   14320:	add	r1, sp, #4
   14324:	bl	12020 <ftello64@plt+0x614>
   14328:	cmp	r0, #0
   1432c:	beq	14384 <ftello64@plt+0x2978>
   14330:	mov	r7, r0
   14334:	ldr	r2, [r6, #4]
   14338:	ldr	r0, [r6, #8]
   1433c:	movw	r1, #35091	; 0x8913
   14340:	bl	17e14 <argp_usage@@Base+0x27c>
   14344:	cmn	r0, #1
   14348:	ble	14384 <ftello64@plt+0x2978>
   1434c:	ldr	r2, [r6, #4]
   14350:	ldrh	r0, [r2, #16]
   14354:	tst	r7, r0
   14358:	beq	14384 <ftello64@plt+0x2978>
   1435c:	ldr	r0, [r6, #8]
   14360:	movw	r1, #35095	; 0x8917
   14364:	bl	17e14 <argp_usage@@Base+0x27c>
   14368:	cmp	r0, #0
   1436c:	blt	14384 <ftello64@plt+0x2978>
   14370:	mov	r0, r6
   14374:	mov	r1, r5
   14378:	mov	r2, r4
   1437c:	mov	r3, #0
   14380:	b	14394 <ftello64@plt+0x2988>
   14384:	mov	r0, r6
   14388:	mov	r1, r5
   1438c:	mov	r2, r4
   14390:	mov	r3, #1
   14394:	bl	14c1c <ftello64@plt+0x3210>
   14398:	sub	sp, fp, #16
   1439c:	pop	{r4, r5, r6, r7, fp, pc}
   143a0:	push	{r4, r5, r6, sl, fp, lr}
   143a4:	add	fp, sp, #16
   143a8:	mov	r5, r2
   143ac:	mov	r6, r1
   143b0:	mov	r4, r0
   143b4:	ldr	r2, [r0, #4]
   143b8:	ldr	r0, [r0, #8]
   143bc:	movw	r1, #35095	; 0x8917
   143c0:	bl	17e14 <argp_usage@@Base+0x27c>
   143c4:	cmn	r0, #1
   143c8:	ble	143e4 <ftello64@plt+0x29d8>
   143cc:	ldr	r0, [r4, #4]
   143d0:	add	r3, r0, #16
   143d4:	mov	r1, r6
   143d8:	mov	r2, r5
   143dc:	pop	{r4, r5, r6, sl, fp, lr}
   143e0:	b	14ecc <ftello64@plt+0x34c0>
   143e4:	bl	11880 <__errno_location@plt>
   143e8:	ldr	r1, [r0]
   143ec:	ldr	r3, [r4, #4]
   143f0:	movw	r2, #58858	; 0xe5ea
   143f4:	movt	r2, #1
   143f8:	mov	r0, #1
   143fc:	pop	{r4, r5, r6, sl, fp, lr}
   14400:	b	117cc <error@plt>
   14404:	push	{r4, r5, r6, sl, fp, lr}
   14408:	add	fp, sp, #16
   1440c:	mov	r4, r2
   14410:	mov	r5, r1
   14414:	mov	r6, r0
   14418:	ldr	r2, [r0, #4]
   1441c:	ldr	r0, [r0, #8]
   14420:	movw	r1, #35091	; 0x8913
   14424:	bl	17e14 <argp_usage@@Base+0x27c>
   14428:	cmp	r0, #0
   1442c:	mov	r0, r6
   14430:	mov	r1, r5
   14434:	mov	r2, r4
   14438:	movlt	r3, #1
   1443c:	movge	r3, #0
   14440:	pop	{r4, r5, r6, sl, fp, lr}
   14444:	b	14c1c <ftello64@plt+0x3210>
   14448:	push	{r4, r5, r6, r7, fp, lr}
   1444c:	add	fp, sp, #16
   14450:	mov	r4, r2
   14454:	mov	r5, r1
   14458:	mov	r6, r0
   1445c:	ldr	r2, [r0, #4]
   14460:	ldr	r0, [r0, #8]
   14464:	movw	r1, #35091	; 0x8913
   14468:	bl	17e14 <argp_usage@@Base+0x27c>
   1446c:	cmn	r0, #1
   14470:	ble	144dc <ftello64@plt+0x2ad0>
   14474:	ldr	r0, [r6, #4]
   14478:	ldrh	r6, [r0, #16]
   1447c:	cmp	r5, #1
   14480:	blt	144fc <ftello64@plt+0x2af0>
   14484:	ldr	r7, [r4]
   14488:	movw	r1, #60812	; 0xed8c
   1448c:	movt	r1, #1
   14490:	mov	r0, r7
   14494:	bl	116c4 <strcmp@plt>
   14498:	cmp	r0, #0
   1449c:	beq	14510 <ftello64@plt+0x2b04>
   144a0:	movw	r1, #58017	; 0xe2a1
   144a4:	movt	r1, #1
   144a8:	mov	r0, r7
   144ac:	bl	116c4 <strcmp@plt>
   144b0:	cmp	r0, #0
   144b4:	beq	14524 <ftello64@plt+0x2b18>
   144b8:	movw	r1, #59015	; 0xe687
   144bc:	movt	r1, #1
   144c0:	mov	r0, r7
   144c4:	bl	116c4 <strcmp@plt>
   144c8:	cmp	r0, #0
   144cc:	popne	{r4, r5, r6, r7, fp, pc}
   144d0:	sub	r1, r5, #1
   144d4:	add	r2, r4, #4
   144d8:	b	14504 <ftello64@plt+0x2af8>
   144dc:	bl	11880 <__errno_location@plt>
   144e0:	ldr	r1, [r0]
   144e4:	ldr	r3, [r6, #4]
   144e8:	movw	r2, #58976	; 0xe660
   144ec:	movt	r2, #1
   144f0:	mov	r0, #1
   144f4:	pop	{r4, r5, r6, r7, fp, lr}
   144f8:	b	117cc <error@plt>
   144fc:	mov	r1, r5
   14500:	mov	r2, r4
   14504:	mov	r3, r6
   14508:	pop	{r4, r5, r6, r7, fp, lr}
   1450c:	b	14fd0 <ftello64@plt+0x35c4>
   14510:	sub	r1, r5, #1
   14514:	add	r2, r4, #4
   14518:	mov	r3, r6
   1451c:	pop	{r4, r5, r6, r7, fp, lr}
   14520:	b	148d0 <ftello64@plt+0x2ec4>
   14524:	mov	r3, r6
   14528:	pop	{r4, r5, r6, r7, fp, lr}
   1452c:	b	150ac <ftello64@plt+0x36a0>
   14530:	push	{r4, r5, r6, sl, fp, lr}
   14534:	add	fp, sp, #16
   14538:	mov	r4, r2
   1453c:	mov	r5, r1
   14540:	mov	r6, r0
   14544:	ldr	r2, [r0, #4]
   14548:	ldr	r0, [r0, #8]
   1454c:	movw	r1, #35105	; 0x8921
   14550:	bl	17e14 <argp_usage@@Base+0x27c>
   14554:	cmp	r0, #0
   14558:	mov	r0, r6
   1455c:	mov	r1, r5
   14560:	mov	r2, r4
   14564:	movlt	r3, #1
   14568:	movge	r3, #0
   1456c:	pop	{r4, r5, r6, sl, fp, lr}
   14570:	b	14c1c <ftello64@plt+0x3210>
   14574:	push	{r4, r5, r6, sl, fp, lr}
   14578:	add	fp, sp, #16
   1457c:	mov	r5, r2
   14580:	mov	r6, r1
   14584:	mov	r4, r0
   14588:	ldr	r2, [r0, #4]
   1458c:	ldr	r0, [r0, #8]
   14590:	movw	r1, #35105	; 0x8921
   14594:	bl	17e14 <argp_usage@@Base+0x27c>
   14598:	cmn	r0, #1
   1459c:	ble	145b8 <ftello64@plt+0x2bac>
   145a0:	ldr	r0, [r4, #4]
   145a4:	ldr	r3, [r0, #16]
   145a8:	mov	r1, r6
   145ac:	mov	r2, r5
   145b0:	pop	{r4, r5, r6, sl, fp, lr}
   145b4:	b	148d0 <ftello64@plt+0x2ec4>
   145b8:	bl	11880 <__errno_location@plt>
   145bc:	ldr	r1, [r0]
   145c0:	ldr	r3, [r4, #4]
   145c4:	movw	r2, #58899	; 0xe613
   145c8:	movt	r2, #1
   145cc:	mov	r0, #1
   145d0:	pop	{r4, r5, r6, sl, fp, lr}
   145d4:	b	117cc <error@plt>
   145d8:	push	{r4, r5, r6, sl, fp, lr}
   145dc:	add	fp, sp, #16
   145e0:	mov	r4, r2
   145e4:	mov	r5, r1
   145e8:	mov	r6, r0
   145ec:	ldr	r2, [r0, #4]
   145f0:	ldr	r0, [r0, #8]
   145f4:	movw	r1, #35101	; 0x891d
   145f8:	bl	17e14 <argp_usage@@Base+0x27c>
   145fc:	cmp	r0, #0
   14600:	blt	1462c <ftello64@plt+0x2c20>
   14604:	ldr	r0, [r6, #4]
   14608:	ldr	r0, [r0, #16]
   1460c:	cmp	r0, #1
   14610:	blt	1462c <ftello64@plt+0x2c20>
   14614:	mov	r0, r6
   14618:	mov	r1, r5
   1461c:	mov	r2, r4
   14620:	mov	r3, #0
   14624:	pop	{r4, r5, r6, sl, fp, lr}
   14628:	b	14c1c <ftello64@plt+0x3210>
   1462c:	mov	r0, r6
   14630:	mov	r1, r5
   14634:	mov	r2, r4
   14638:	mov	r3, #1
   1463c:	pop	{r4, r5, r6, sl, fp, lr}
   14640:	b	14c1c <ftello64@plt+0x3210>
   14644:	push	{r4, r5, r6, sl, fp, lr}
   14648:	add	fp, sp, #16
   1464c:	mov	r5, r2
   14650:	mov	r6, r1
   14654:	mov	r4, r0
   14658:	ldr	r2, [r0, #4]
   1465c:	ldr	r0, [r0, #8]
   14660:	movw	r1, #35101	; 0x891d
   14664:	bl	17e14 <argp_usage@@Base+0x27c>
   14668:	cmn	r0, #1
   1466c:	ble	14688 <ftello64@plt+0x2c7c>
   14670:	ldr	r0, [r4, #4]
   14674:	ldr	r3, [r0, #16]
   14678:	mov	r1, r6
   1467c:	mov	r2, r5
   14680:	pop	{r4, r5, r6, sl, fp, lr}
   14684:	b	148d0 <ftello64@plt+0x2ec4>
   14688:	bl	11880 <__errno_location@plt>
   1468c:	ldr	r1, [r0]
   14690:	ldr	r3, [r4, #4]
   14694:	movw	r2, #58936	; 0xe638
   14698:	movt	r2, #1
   1469c:	mov	r0, #1
   146a0:	pop	{r4, r5, r6, sl, fp, lr}
   146a4:	b	117cc <error@plt>
   146a8:	mov	r3, #1
   146ac:	b	14c1c <ftello64@plt+0x3210>
   146b0:	movw	r1, #59022	; 0xe68e
   146b4:	movt	r1, #1
   146b8:	b	148a0 <ftello64@plt+0x2e94>
   146bc:	mov	r3, #1
   146c0:	b	14c1c <ftello64@plt+0x3210>
   146c4:	movw	r1, #59022	; 0xe68e
   146c8:	movt	r1, #1
   146cc:	b	148a0 <ftello64@plt+0x2e94>
   146d0:	push	{r4, r5, r6, sl, fp, lr}
   146d4:	add	fp, sp, #16
   146d8:	mov	r4, r2
   146dc:	mov	r5, r1
   146e0:	mov	r6, r0
   146e4:	ldr	r2, [r0, #4]
   146e8:	ldr	r0, [r0, #8]
   146ec:	movw	r1, #35184	; 0x8970
   146f0:	bl	17e14 <argp_usage@@Base+0x27c>
   146f4:	cmp	r0, #0
   146f8:	mov	r0, r6
   146fc:	mov	r1, r5
   14700:	mov	r2, r4
   14704:	movlt	r3, #1
   14708:	movge	r3, #0
   1470c:	pop	{r4, r5, r6, sl, fp, lr}
   14710:	b	14c1c <ftello64@plt+0x3210>
   14714:	ldr	r3, [r0, #4]
   14718:	ldrb	r3, [r3, #26]
   1471c:	cmp	r3, #0
   14720:	moveq	r3, #1
   14724:	movne	r3, #0
   14728:	b	14c1c <ftello64@plt+0x3210>
   1472c:	ldr	r0, [r0, #4]
   14730:	ldrb	r3, [r0, #26]
   14734:	b	148d0 <ftello64@plt+0x2ec4>
   14738:	ldr	r3, [r0, #4]
   1473c:	ldrh	r3, [r3, #24]
   14740:	cmp	r3, #256	; 0x100
   14744:	movcc	r3, #1
   14748:	movcs	r3, #0
   1474c:	b	14c1c <ftello64@plt+0x3210>
   14750:	ldr	r0, [r0, #4]
   14754:	ldrh	r3, [r0, #24]
   14758:	cmp	r3, #256	; 0x100
   1475c:	bcc	14764 <ftello64@plt+0x2d58>
   14760:	b	148d0 <ftello64@plt+0x2ec4>
   14764:	movw	r1, #59034	; 0xe69a
   14768:	movt	r1, #1
   1476c:	b	148a0 <ftello64@plt+0x2e94>
   14770:	ldr	r3, [r0, #4]
   14774:	ldr	r3, [r3, #16]
   14778:	cmp	r3, #0
   1477c:	moveq	r3, #1
   14780:	movne	r3, #0
   14784:	b	14c1c <ftello64@plt+0x3210>
   14788:	ldr	r0, [r0, #4]
   1478c:	ldr	r3, [r0, #16]
   14790:	cmp	r3, #0
   14794:	beq	1479c <ftello64@plt+0x2d90>
   14798:	b	14a7c <ftello64@plt+0x3070>
   1479c:	movw	r1, #59034	; 0xe69a
   147a0:	movt	r1, #1
   147a4:	b	148a0 <ftello64@plt+0x2e94>
   147a8:	ldr	r3, [r0, #4]
   147ac:	ldr	r3, [r3, #20]
   147b0:	cmp	r3, #0
   147b4:	moveq	r3, #1
   147b8:	movne	r3, #0
   147bc:	b	14c1c <ftello64@plt+0x3210>
   147c0:	ldr	r0, [r0, #4]
   147c4:	ldr	r3, [r0, #20]
   147c8:	cmp	r3, #0
   147cc:	beq	147d4 <ftello64@plt+0x2dc8>
   147d0:	b	14a7c <ftello64@plt+0x3070>
   147d4:	movw	r1, #59034	; 0xe69a
   147d8:	movt	r1, #1
   147dc:	b	148a0 <ftello64@plt+0x2e94>
   147e0:	ldr	r3, [r0, #4]
   147e4:	ldrb	r3, [r3, #27]
   147e8:	cmp	r3, #0
   147ec:	moveq	r3, #1
   147f0:	movne	r3, #0
   147f4:	b	14c1c <ftello64@plt+0x3210>
   147f8:	ldr	r0, [r0, #4]
   147fc:	ldrb	r3, [r0, #27]
   14800:	cmp	r3, #0
   14804:	beq	1480c <ftello64@plt+0x2e00>
   14808:	b	148d0 <ftello64@plt+0x2ec4>
   1480c:	movw	r1, #59034	; 0xe69a
   14810:	movt	r1, #1
   14814:	b	148a0 <ftello64@plt+0x2e94>
   14818:	mov	r0, r1
   1481c:	cmp	r1, #9
   14820:	beq	14840 <ftello64@plt+0x2e34>
   14824:	movw	r1, #1192	; 0x4a8
   14828:	movt	r1, #3
   1482c:	cmp	r0, #10
   14830:	bne	14864 <ftello64@plt+0x2e58>
   14834:	ldr	r1, [r1]
   14838:	mov	r2, #0
   1483c:	b	14870 <ftello64@plt+0x2e64>
   14840:	movw	r1, #1192	; 0x4a8
   14844:	movt	r1, #3
   14848:	ldr	r1, [r1]
   1484c:	ldr	r2, [r1]
   14850:	asr	r3, r2, #31
   14854:	add	r2, r2, r3, lsr #29
   14858:	bic	r2, r2, #7
   1485c:	add	r2, r2, #8
   14860:	b	14870 <ftello64@plt+0x2e64>
   14864:	ldr	r1, [r1]
   14868:	ldr	r2, [r1]
   1486c:	add	r2, r2, #1
   14870:	str	r2, [r1]
   14874:	push	{fp, lr}
   14878:	mov	fp, sp
   1487c:	movw	r1, #2984	; 0xba8
   14880:	movt	r1, #3
   14884:	ldr	r1, [r1]
   14888:	bl	11940 <putc@plt>
   1488c:	movw	r0, #2972	; 0xb9c
   14890:	movt	r0, #3
   14894:	mov	r1, #1
   14898:	str	r1, [r0]
   1489c:	pop	{fp, pc}
   148a0:	push	{r4, sl, fp, lr}
   148a4:	add	fp, sp, #8
   148a8:	ldrb	r0, [r1]
   148ac:	cmp	r0, #0
   148b0:	popeq	{r4, sl, fp, pc}
   148b4:	add	r4, r1, #1
   148b8:	uxtb	r1, r0
   148bc:	bl	14818 <ftello64@plt+0x2e0c>
   148c0:	ldrb	r0, [r4], #1
   148c4:	cmp	r0, #0
   148c8:	bne	148b8 <ftello64@plt+0x2eac>
   148cc:	pop	{r4, sl, fp, pc}
   148d0:	push	{r4, r5, r6, sl, fp, lr}
   148d4:	add	fp, sp, #16
   148d8:	mov	r4, r3
   148dc:	movw	r0, #61259	; 0xef4b
   148e0:	movt	r0, #1
   148e4:	cmp	r1, #1
   148e8:	blt	14a48 <ftello64@plt+0x303c>
   148ec:	mov	r5, r2
   148f0:	ldr	r6, [r2]
   148f4:	ldrb	r1, [r6]
   148f8:	cmp	r1, #37	; 0x25
   148fc:	bne	14a48 <ftello64@plt+0x303c>
   14900:	ldrb	r0, [r6, #1]!
   14904:	cmp	r0, #35	; 0x23
   14908:	addeq	r6, r6, #1
   1490c:	bl	11838 <__ctype_b_loc@plt>
   14910:	ldr	r0, [r0]
   14914:	ldrb	r1, [r6], #1
   14918:	add	r2, r0, r1, lsl #1
   1491c:	ldrb	r2, [r2, #1]
   14920:	tst	r2, #8
   14924:	bne	14914 <ftello64@plt+0x2f08>
   14928:	sub	r0, r6, #1
   1492c:	orr	r1, r1, #32
   14930:	cmp	r1, #104	; 0x68
   14934:	bne	14944 <ftello64@plt+0x2f38>
   14938:	ldrb	r1, [r6]
   1493c:	cmp	r1, #0
   14940:	movne	r0, r6
   14944:	ldrb	r1, [r0]
   14948:	sub	r2, r1, #72	; 0x48
   1494c:	mov	r1, #105	; 0x69
   14950:	cmp	r2, #48	; 0x30
   14954:	bhi	14a38 <ftello64@plt+0x302c>
   14958:	add	r3, pc, #0
   1495c:	ldr	pc, [r3, r2, lsl #2]
   14960:	andeq	r4, r1, r4, lsr #20
   14964:	andeq	r4, r1, r8, lsr sl
   14968:	andeq	r4, r1, r8, lsr sl
   1496c:	andeq	r4, r1, r8, lsr sl
   14970:	andeq	r4, r1, r8, lsr sl
   14974:	andeq	r4, r1, r8, lsr sl
   14978:	andeq	r4, r1, r8, lsr sl
   1497c:	andeq	r4, r1, ip, lsr #20
   14980:	andeq	r4, r1, r8, lsr sl
   14984:	andeq	r4, r1, r8, lsr sl
   14988:	andeq	r4, r1, r8, lsr sl
   1498c:	andeq	r4, r1, r8, lsr sl
   14990:	andeq	r4, r1, r8, lsr sl
   14994:	andeq	r4, r1, r8, lsr sl
   14998:	andeq	r4, r1, r8, lsr sl
   1499c:	andeq	r4, r1, r8, lsr sl
   149a0:	andeq	r4, r1, r4, lsr #20
   149a4:	andeq	r4, r1, r8, lsr sl
   149a8:	andeq	r4, r1, r8, lsr sl
   149ac:	andeq	r4, r1, r8, lsr sl
   149b0:	andeq	r4, r1, r8, lsr sl
   149b4:	andeq	r4, r1, r8, lsr sl
   149b8:	andeq	r4, r1, r8, lsr sl
   149bc:	andeq	r4, r1, r8, lsr sl
   149c0:	andeq	r4, r1, r8, lsr sl
   149c4:	andeq	r4, r1, r8, lsr sl
   149c8:	andeq	r4, r1, r8, lsr sl
   149cc:	andeq	r4, r1, r8, lsr sl
   149d0:	andeq	r4, r1, r8, lsr sl
   149d4:	andeq	r4, r1, r8, lsr sl
   149d8:	andeq	r4, r1, r8, lsr sl
   149dc:	andeq	r4, r1, r8, lsr sl
   149e0:	andeq	r4, r1, r4, lsr sl
   149e4:	andeq	r4, r1, r8, lsr sl
   149e8:	andeq	r4, r1, r8, lsr sl
   149ec:	andeq	r4, r1, r8, lsr sl
   149f0:	andeq	r4, r1, r8, lsr sl
   149f4:	andeq	r4, r1, r8, lsr sl
   149f8:	andeq	r4, r1, r8, lsr sl
   149fc:	andeq	r4, r1, ip, lsr #20
   14a00:	andeq	r4, r1, r8, lsr sl
   14a04:	andeq	r4, r1, r8, lsr sl
   14a08:	andeq	r4, r1, r8, lsr sl
   14a0c:	andeq	r4, r1, r8, lsr sl
   14a10:	andeq	r4, r1, r8, lsr sl
   14a14:	andeq	r4, r1, r8, lsr sl
   14a18:	andeq	r4, r1, r8, lsr sl
   14a1c:	andeq	r4, r1, r8, lsr sl
   14a20:	andeq	r4, r1, r4, lsr sl
   14a24:	mov	r1, #88	; 0x58
   14a28:	b	14a38 <ftello64@plt+0x302c>
   14a2c:	mov	r1, #111	; 0x6f
   14a30:	b	14a38 <ftello64@plt+0x302c>
   14a34:	mov	r1, #120	; 0x78
   14a38:	mov	r2, #0
   14a3c:	strb	r2, [r0, #1]
   14a40:	strb	r1, [r0]
   14a44:	ldr	r0, [r5]
   14a48:	mov	r1, r4
   14a4c:	bl	116dc <printf@plt>
   14a50:	movw	r1, #1192	; 0x4a8
   14a54:	movt	r1, #3
   14a58:	ldr	r1, [r1]
   14a5c:	ldr	r2, [r1]
   14a60:	add	r0, r2, r0
   14a64:	str	r0, [r1]
   14a68:	movw	r0, #2972	; 0xb9c
   14a6c:	movt	r0, #3
   14a70:	mov	r1, #1
   14a74:	str	r1, [r0]
   14a78:	pop	{r4, r5, r6, sl, fp, pc}
   14a7c:	push	{r4, r5, r6, sl, fp, lr}
   14a80:	add	fp, sp, #16
   14a84:	mov	r4, r3
   14a88:	movw	r0, #61521	; 0xf051
   14a8c:	movt	r0, #1
   14a90:	cmp	r1, #1
   14a94:	blt	14be8 <ftello64@plt+0x31dc>
   14a98:	mov	r5, r2
   14a9c:	ldr	r1, [r2]
   14aa0:	ldrb	r2, [r1]
   14aa4:	cmp	r2, #37	; 0x25
   14aa8:	bne	14be8 <ftello64@plt+0x31dc>
   14aac:	add	r6, r1, #1
   14ab0:	bl	11838 <__ctype_b_loc@plt>
   14ab4:	ldr	r0, [r0]
   14ab8:	ldrb	r1, [r6], #1
   14abc:	add	r2, r0, r1, lsl #1
   14ac0:	ldrb	r2, [r2, #1]
   14ac4:	tst	r2, #8
   14ac8:	bne	14ab8 <ftello64@plt+0x30ac>
   14acc:	cmp	r1, #35	; 0x23
   14ad0:	subne	r6, r6, #1
   14ad4:	mov	r0, r6
   14ad8:	ldrb	r1, [r0], #1
   14adc:	cmp	r1, #108	; 0x6c
   14ae0:	movne	r0, r6
   14ae4:	ldrb	r1, [r0]
   14ae8:	sub	r2, r1, #72	; 0x48
   14aec:	mov	r1, #105	; 0x69
   14af0:	cmp	r2, #48	; 0x30
   14af4:	bhi	14bd8 <ftello64@plt+0x31cc>
   14af8:	add	r3, pc, #0
   14afc:	ldr	pc, [r3, r2, lsl #2]
   14b00:	andeq	r4, r1, r4, asr #23
   14b04:	ldrdeq	r4, [r1], -r8
   14b08:	ldrdeq	r4, [r1], -r8
   14b0c:	ldrdeq	r4, [r1], -r8
   14b10:	ldrdeq	r4, [r1], -r8
   14b14:	ldrdeq	r4, [r1], -r8
   14b18:	ldrdeq	r4, [r1], -r8
   14b1c:	andeq	r4, r1, ip, asr #23
   14b20:	ldrdeq	r4, [r1], -r8
   14b24:	ldrdeq	r4, [r1], -r8
   14b28:	ldrdeq	r4, [r1], -r8
   14b2c:	ldrdeq	r4, [r1], -r8
   14b30:	ldrdeq	r4, [r1], -r8
   14b34:	ldrdeq	r4, [r1], -r8
   14b38:	ldrdeq	r4, [r1], -r8
   14b3c:	ldrdeq	r4, [r1], -r8
   14b40:	andeq	r4, r1, r4, asr #23
   14b44:	ldrdeq	r4, [r1], -r8
   14b48:	ldrdeq	r4, [r1], -r8
   14b4c:	ldrdeq	r4, [r1], -r8
   14b50:	ldrdeq	r4, [r1], -r8
   14b54:	ldrdeq	r4, [r1], -r8
   14b58:	ldrdeq	r4, [r1], -r8
   14b5c:	ldrdeq	r4, [r1], -r8
   14b60:	ldrdeq	r4, [r1], -r8
   14b64:	ldrdeq	r4, [r1], -r8
   14b68:	ldrdeq	r4, [r1], -r8
   14b6c:	ldrdeq	r4, [r1], -r8
   14b70:	ldrdeq	r4, [r1], -r8
   14b74:	ldrdeq	r4, [r1], -r8
   14b78:	ldrdeq	r4, [r1], -r8
   14b7c:	ldrdeq	r4, [r1], -r8
   14b80:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14b84:	ldrdeq	r4, [r1], -r8
   14b88:	ldrdeq	r4, [r1], -r8
   14b8c:	ldrdeq	r4, [r1], -r8
   14b90:	ldrdeq	r4, [r1], -r8
   14b94:	ldrdeq	r4, [r1], -r8
   14b98:	ldrdeq	r4, [r1], -r8
   14b9c:	andeq	r4, r1, ip, asr #23
   14ba0:	ldrdeq	r4, [r1], -r8
   14ba4:	ldrdeq	r4, [r1], -r8
   14ba8:	ldrdeq	r4, [r1], -r8
   14bac:	ldrdeq	r4, [r1], -r8
   14bb0:	ldrdeq	r4, [r1], -r8
   14bb4:	ldrdeq	r4, [r1], -r8
   14bb8:	ldrdeq	r4, [r1], -r8
   14bbc:	ldrdeq	r4, [r1], -r8
   14bc0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14bc4:	mov	r1, #88	; 0x58
   14bc8:	b	14bd8 <ftello64@plt+0x31cc>
   14bcc:	mov	r1, #111	; 0x6f
   14bd0:	b	14bd8 <ftello64@plt+0x31cc>
   14bd4:	mov	r1, #120	; 0x78
   14bd8:	mov	r2, #0
   14bdc:	strb	r2, [r0, #1]
   14be0:	strb	r1, [r0]
   14be4:	ldr	r0, [r5]
   14be8:	mov	r1, r4
   14bec:	bl	116dc <printf@plt>
   14bf0:	movw	r1, #1192	; 0x4a8
   14bf4:	movt	r1, #3
   14bf8:	ldr	r1, [r1]
   14bfc:	ldr	r2, [r1]
   14c00:	add	r0, r2, r0
   14c04:	str	r0, [r1]
   14c08:	movw	r0, #2972	; 0xb9c
   14c0c:	movt	r0, #3
   14c10:	mov	r1, #1
   14c14:	str	r1, [r0]
   14c18:	pop	{r4, r5, r6, sl, fp, pc}
   14c1c:	cmp	r3, r1
   14c20:	bxge	lr
   14c24:	ldr	r1, [r2, r3, lsl #2]
   14c28:	str	r1, [r0, #16]
   14c2c:	mov	r1, #0
   14c30:	b	14c34 <ftello64@plt+0x3228>
   14c34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c38:	add	fp, sp, #28
   14c3c:	sub	sp, sp, #12
   14c40:	mov	r4, r0
   14c44:	ldr	r6, [r0, #16]
   14c48:	ldr	r0, [r0, #20]
   14c4c:	add	r0, r0, #1
   14c50:	str	r0, [r4, #20]
   14c54:	ldrb	r0, [r6]
   14c58:	cmp	r0, #0
   14c5c:	beq	14eb4 <ftello64@plt+0x34a8>
   14c60:	mov	r5, r1
   14c64:	mov	r8, #0
   14c68:	mov	sl, #7
   14c6c:	b	14e9c <ftello64@plt+0x3490>
   14c70:	cmp	r5, #0
   14c74:	bleq	14818 <ftello64@plt+0x2e0c>
   14c78:	add	r6, r6, #1
   14c7c:	ldrb	r1, [r6]
   14c80:	cmp	r1, #0
   14c84:	beq	14eb4 <ftello64@plt+0x34a8>
   14c88:	cmp	r1, #36	; 0x24
   14c8c:	beq	14ca8 <ftello64@plt+0x329c>
   14c90:	cmp	r1, #125	; 0x7d
   14c94:	bne	14c70 <ftello64@plt+0x3264>
   14c98:	ldr	r0, [r4, #20]
   14c9c:	cmp	r0, #1
   14ca0:	ble	14c70 <ftello64@plt+0x3264>
   14ca4:	b	14eb4 <ftello64@plt+0x34a8>
   14ca8:	ldrb	r0, [r6, #1]
   14cac:	cmp	r0, #36	; 0x24
   14cb0:	beq	14cc4 <ftello64@plt+0x32b8>
   14cb4:	cmp	r0, #123	; 0x7b
   14cb8:	beq	14cd0 <ftello64@plt+0x32c4>
   14cbc:	cmp	r0, #125	; 0x7d
   14cc0:	bne	14d64 <ftello64@plt+0x3358>
   14cc4:	cmp	r5, #0
   14cc8:	bne	14d7c <ftello64@plt+0x3370>
   14ccc:	b	14d74 <ftello64@plt+0x3368>
   14cd0:	add	r7, r6, #2
   14cd4:	mov	r0, r7
   14cd8:	mov	r1, #125	; 0x7d
   14cdc:	bl	11868 <strchr@plt>
   14ce0:	cmp	r0, #0
   14ce4:	beq	14d90 <ftello64@plt+0x3384>
   14ce8:	mov	r9, r0
   14cec:	sub	r6, r0, r7
   14cf0:	add	r0, r6, #8
   14cf4:	bic	r0, r0, #7
   14cf8:	sub	r0, sp, r0
   14cfc:	mov	sp, r0
   14d00:	mov	r1, r7
   14d04:	mov	r7, r0
   14d08:	mov	r2, r6
   14d0c:	bl	11730 <memcpy@plt>
   14d10:	strb	r8, [r7, r6]
   14d14:	add	r6, r9, #1
   14d18:	cmp	r5, #0
   14d1c:	beq	14da8 <ftello64@plt+0x339c>
   14d20:	str	r6, [r4, #16]
   14d24:	b	14d54 <ftello64@plt+0x3348>
   14d28:	add	r0, r6, #1
   14d2c:	str	r0, [r4, #16]
   14d30:	mov	r0, r4
   14d34:	mov	r1, #1
   14d38:	bl	14c34 <ftello64@plt+0x3228>
   14d3c:	ldr	r0, [r4, #16]
   14d40:	ldrb	r1, [r0]
   14d44:	cmp	r1, #125	; 0x7d
   14d48:	addeq	r0, r0, #1
   14d4c:	streq	r0, [r4, #16]
   14d50:	ldr	r6, [r4, #16]
   14d54:	ldrb	r0, [r6]
   14d58:	cmp	r0, #123	; 0x7b
   14d5c:	beq	14d28 <ftello64@plt+0x331c>
   14d60:	b	14d84 <ftello64@plt+0x3378>
   14d64:	cmp	r5, #0
   14d68:	bne	14d7c <ftello64@plt+0x3370>
   14d6c:	mov	r1, #36	; 0x24
   14d70:	bl	14818 <ftello64@plt+0x2e0c>
   14d74:	ldrb	r1, [r6, #1]
   14d78:	bl	14818 <ftello64@plt+0x2e0c>
   14d7c:	add	r6, r6, #2
   14d80:	ldrb	r0, [r6]
   14d84:	cmp	r0, #0
   14d88:	bne	14e9c <ftello64@plt+0x3490>
   14d8c:	b	14eb4 <ftello64@plt+0x34a8>
   14d90:	mov	r1, r6
   14d94:	bl	148a0 <ftello64@plt+0x2e94>
   14d98:	mov	r0, r6
   14d9c:	bl	1185c <strlen@plt>
   14da0:	add	r6, r6, r0
   14da4:	b	14d80 <ftello64@plt+0x3374>
   14da8:	mov	r0, r9
   14dac:	bl	1185c <strlen@plt>
   14db0:	add	r0, sl, r0, lsr #1
   14db4:	bic	r0, r0, #7
   14db8:	sub	r3, sp, r0
   14dbc:	mov	sp, r3
   14dc0:	ldrb	r0, [r9, #1]
   14dc4:	cmp	r0, #123	; 0x7b
   14dc8:	bne	14e84 <ftello64@plt+0x3478>
   14dcc:	str	r7, [fp, #-40]	; 0xffffffd8
   14dd0:	mov	r2, #0
   14dd4:	str	r3, [fp, #-36]	; 0xffffffdc
   14dd8:	mov	r8, r2
   14ddc:	add	r9, r6, #1
   14de0:	str	r9, [r4, #16]
   14de4:	mov	r0, r4
   14de8:	mov	r1, #1
   14dec:	bl	14c34 <ftello64@plt+0x3228>
   14df0:	ldr	sl, [r4, #16]
   14df4:	sub	r7, sl, r9
   14df8:	add	r0, r7, #1
   14dfc:	bl	18948 <_obstack_memory_used@@Base+0x804>
   14e00:	mov	r6, r0
   14e04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14e08:	str	r6, [r0, r8, lsl #2]
   14e0c:	mov	r0, r6
   14e10:	mov	r1, r9
   14e14:	mov	r2, r7
   14e18:	bl	11730 <memcpy@plt>
   14e1c:	mov	r0, #0
   14e20:	strb	r0, [r6, r7]
   14e24:	mov	r6, sl
   14e28:	ldrb	r0, [r6], #1
   14e2c:	cmp	r0, #125	; 0x7d
   14e30:	movne	r6, sl
   14e34:	ldrb	r0, [r6]
   14e38:	add	r2, r8, #1
   14e3c:	cmp	r0, #123	; 0x7b
   14e40:	beq	14dd8 <ftello64@plt+0x33cc>
   14e44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14e48:	mov	r1, r4
   14e4c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   14e50:	mov	r3, r7
   14e54:	bl	150dc <ftello64@plt+0x36d0>
   14e58:	str	r6, [r4, #16]
   14e5c:	ldr	r0, [r7, r8, lsl #2]
   14e60:	bl	17d24 <argp_usage@@Base+0x18c>
   14e64:	sub	r0, r8, #1
   14e68:	add	r1, r8, #1
   14e6c:	cmp	r1, #1
   14e70:	mov	r8, r0
   14e74:	bgt	14e5c <ftello64@plt+0x3450>
   14e78:	mov	r8, #0
   14e7c:	mov	sl, #7
   14e80:	b	14d80 <ftello64@plt+0x3374>
   14e84:	mov	r0, r7
   14e88:	mov	r1, r4
   14e8c:	mov	r2, #0
   14e90:	bl	150dc <ftello64@plt+0x36d0>
   14e94:	str	r6, [r4, #16]
   14e98:	b	14d80 <ftello64@plt+0x3374>
   14e9c:	uxtb	r0, r0
   14ea0:	cmp	r0, #125	; 0x7d
   14ea4:	bne	14c7c <ftello64@plt+0x3270>
   14ea8:	ldr	r0, [r4, #20]
   14eac:	cmp	r0, #1
   14eb0:	ble	14c7c <ftello64@plt+0x3270>
   14eb4:	str	r6, [r4, #16]
   14eb8:	ldr	r0, [r4, #20]
   14ebc:	sub	r0, r0, #1
   14ec0:	str	r0, [r4, #20]
   14ec4:	sub	sp, fp, #28
   14ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ecc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14ed0:	add	fp, sp, #24
   14ed4:	sub	sp, sp, #16
   14ed8:	mov	r6, r3
   14edc:	mov	r8, r2
   14ee0:	mov	r9, r1
   14ee4:	ldr	r0, [r3, #4]
   14ee8:	bl	11748 <inet_ntoa@plt>
   14eec:	mov	r7, r0
   14ef0:	mov	r1, #46	; 0x2e
   14ef4:	bl	11868 <strchr@plt>
   14ef8:	mov	r4, r0
   14efc:	mov	r5, #0
   14f00:	strb	r5, [r4], #1
   14f04:	mov	r0, r7
   14f08:	mov	r1, #0
   14f0c:	mov	r2, #0
   14f10:	bl	116d0 <strtol@plt>
   14f14:	str	r0, [sp]
   14f18:	mov	r0, r4
   14f1c:	mov	r1, #46	; 0x2e
   14f20:	bl	11868 <strchr@plt>
   14f24:	mov	r7, r0
   14f28:	strb	r5, [r7], #1
   14f2c:	mov	r0, r4
   14f30:	mov	r1, #0
   14f34:	mov	r2, #0
   14f38:	bl	116d0 <strtol@plt>
   14f3c:	str	r0, [sp, #4]
   14f40:	mov	r0, r7
   14f44:	mov	r1, #46	; 0x2e
   14f48:	bl	11868 <strchr@plt>
   14f4c:	mov	r4, r0
   14f50:	strb	r5, [r4], #1
   14f54:	mov	r0, r7
   14f58:	mov	r1, #0
   14f5c:	mov	r2, #0
   14f60:	bl	116d0 <strtol@plt>
   14f64:	str	r0, [sp, #8]
   14f68:	mov	r0, r4
   14f6c:	mov	r1, #0
   14f70:	mov	r2, #0
   14f74:	bl	116d0 <strtol@plt>
   14f78:	str	r0, [sp, #12]
   14f7c:	ldr	r0, [r6, #4]
   14f80:	bl	11748 <inet_ntoa@plt>
   14f84:	cmp	r9, #1
   14f88:	blt	14fc0 <ftello64@plt+0x35b4>
   14f8c:	ldr	r0, [r8]
   14f90:	mov	r1, #0
   14f94:	mov	r2, #0
   14f98:	bl	116d0 <strtol@plt>
   14f9c:	cmp	r0, #3
   14fa0:	bhi	14fc8 <ftello64@plt+0x35bc>
   14fa4:	mov	r1, sp
   14fa8:	ldr	r3, [r1, r0, lsl #2]
   14fac:	sub	r1, r9, #1
   14fb0:	add	r2, r8, #4
   14fb4:	bl	148d0 <ftello64@plt+0x2ec4>
   14fb8:	sub	sp, fp, #24
   14fbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fc0:	mov	r1, r0
   14fc4:	bl	148a0 <ftello64@plt+0x2e94>
   14fc8:	sub	sp, fp, #24
   14fcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fd4:	add	fp, sp, #28
   14fd8:	sub	sp, sp, #4
   14fdc:	cmp	r3, #0
   14fe0:	beq	15084 <ftello64@plt+0x3678>
   14fe4:	mov	r4, r3
   14fe8:	mov	r8, r2
   14fec:	mov	r9, r1
   14ff0:	mov	r6, #1
   14ff4:	mov	sl, #0
   14ff8:	mov	r7, #1
   14ffc:	tst	r4, r7
   15000:	beq	15050 <ftello64@plt+0x3644>
   15004:	mov	r0, r7
   15008:	mov	r1, #0
   1500c:	bl	11e9c <ftello64@plt+0x490>
   15010:	cmp	r0, #0
   15014:	beq	15050 <ftello64@plt+0x3644>
   15018:	mov	r5, r0
   1501c:	cmp	r6, #0
   15020:	bne	15040 <ftello64@plt+0x3634>
   15024:	cmp	r9, #1
   15028:	blt	15038 <ftello64@plt+0x362c>
   1502c:	ldr	r1, [r8]
   15030:	bl	148a0 <ftello64@plt+0x2e94>
   15034:	b	15040 <ftello64@plt+0x3634>
   15038:	mov	r1, #32
   1503c:	bl	14818 <ftello64@plt+0x2e0c>
   15040:	mov	r1, r5
   15044:	bl	148a0 <ftello64@plt+0x2e94>
   15048:	bic	r4, r4, r7
   1504c:	mov	r6, #0
   15050:	cmp	sl, r7, lsl #1
   15054:	lslne	r7, r7, #1
   15058:	cmpne	r4, #0
   1505c:	bne	14ffc <ftello64@plt+0x35f0>
   15060:	cmp	r4, #0
   15064:	beq	15084 <ftello64@plt+0x3678>
   15068:	cmp	r6, #0
   1506c:	bne	15094 <ftello64@plt+0x3688>
   15070:	cmp	r9, #1
   15074:	blt	1508c <ftello64@plt+0x3680>
   15078:	ldr	r1, [r8]
   1507c:	bl	148a0 <ftello64@plt+0x2e94>
   15080:	b	15094 <ftello64@plt+0x3688>
   15084:	sub	sp, fp, #28
   15088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1508c:	mov	r1, #32
   15090:	bl	14818 <ftello64@plt+0x2e0c>
   15094:	sub	r1, r9, #1
   15098:	add	r2, r8, #4
   1509c:	mov	r3, r4
   150a0:	sub	sp, fp, #28
   150a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150a8:	b	148d0 <ftello64@plt+0x2ec4>
   150ac:	push	{r4, sl, fp, lr}
   150b0:	add	fp, sp, #8
   150b4:	sub	sp, sp, #16
   150b8:	mov	r0, r3
   150bc:	add	r4, sp, #1
   150c0:	mov	r1, r4
   150c4:	mov	r2, #15
   150c8:	bl	12048 <ftello64@plt+0x63c>
   150cc:	mov	r1, r4
   150d0:	bl	148a0 <ftello64@plt+0x2e94>
   150d4:	sub	sp, fp, #8
   150d8:	pop	{r4, sl, fp, pc}
   150dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   150e0:	add	fp, sp, #24
   150e4:	mov	r7, r1
   150e8:	mov	r4, r0
   150ec:	movw	r1, #1196	; 0x4ac
   150f0:	movt	r1, #3
   150f4:	ldr	r0, [r1]
   150f8:	cmp	r0, #0
   150fc:	beq	15130 <ftello64@plt+0x3724>
   15100:	mov	r8, r3
   15104:	mov	r6, r2
   15108:	add	r5, r1, #4
   1510c:	mov	r1, r4
   15110:	bl	116c4 <strcmp@plt>
   15114:	cmp	r0, #0
   15118:	beq	1518c <ftello64@plt+0x3780>
   1511c:	add	r1, r5, #8
   15120:	ldr	r0, [r5, #4]
   15124:	cmp	r0, #0
   15128:	mov	r5, r1
   1512c:	bne	1510c <ftello64@plt+0x3700>
   15130:	movw	r0, #58653	; 0xe51d
   15134:	movt	r0, #1
   15138:	bl	116dc <printf@plt>
   1513c:	movw	r5, #1192	; 0x4a8
   15140:	movt	r5, #3
   15144:	ldr	r1, [r5]
   15148:	ldr	r2, [r1]
   1514c:	add	r0, r2, r0
   15150:	str	r0, [r1]
   15154:	mov	r1, r4
   15158:	bl	148a0 <ftello64@plt+0x2e94>
   1515c:	movw	r0, #59943	; 0xea27
   15160:	movt	r0, #1
   15164:	bl	116dc <printf@plt>
   15168:	ldr	r1, [r5]
   1516c:	ldr	r2, [r1]
   15170:	add	r0, r2, r0
   15174:	str	r0, [r1]
   15178:	movw	r0, #2972	; 0xb9c
   1517c:	movt	r0, #3
   15180:	mov	r1, #1
   15184:	str	r1, [r0]
   15188:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1518c:	ldr	r3, [r5]
   15190:	cmp	r3, #0
   15194:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   15198:	mov	r0, r7
   1519c:	mov	r1, r6
   151a0:	mov	r2, r8
   151a4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   151a8:	bx	r3
   151ac:	push	{fp, lr}
   151b0:	mov	fp, sp
   151b4:	sub	sp, sp, #24
   151b8:	movw	ip, #2984	; 0xba8
   151bc:	movt	ip, #3
   151c0:	ldr	lr, [ip]
   151c4:	cmp	lr, #0
   151c8:	bne	151dc <ftello64@plt+0x37d0>
   151cc:	movw	lr, #2780	; 0xadc
   151d0:	movt	lr, #3
   151d4:	ldr	lr, [lr]
   151d8:	str	lr, [ip]
   151dc:	movw	ip, #2880	; 0xb40
   151e0:	movt	ip, #3
   151e4:	ldrb	lr, [ip]
   151e8:	cmp	lr, #0
   151ec:	beq	151fc <ftello64@plt+0x37f0>
   151f0:	mov	ip, #0
   151f4:	str	ip, [sp, #12]
   151f8:	b	15208 <ftello64@plt+0x37fc>
   151fc:	mov	lr, #1
   15200:	strb	lr, [ip]
   15204:	str	lr, [sp, #12]
   15208:	stm	sp, {r1, r2}
   1520c:	str	r3, [sp, #16]
   15210:	str	r0, [sp, #8]
   15214:	mov	r0, #0
   15218:	str	r0, [sp, #20]
   1521c:	mov	r0, sp
   15220:	mov	r1, #0
   15224:	bl	14c34 <ftello64@plt+0x3228>
   15228:	mov	sp, fp
   1522c:	pop	{fp, pc}
   15230:	push	{r4, r5, r6, r7, fp, lr}
   15234:	add	fp, sp, #16
   15238:	mov	r4, r1
   1523c:	mov	r5, r0
   15240:	mov	r6, #0
   15244:	mov	r7, #32
   15248:	ldrb	r0, [r4, r6]
   1524c:	cmp	r7, r0, lsr #1
   15250:	beq	1526c <ftello64@plt+0x3860>
   15254:	lsr	r1, r0, #1
   15258:	mov	r0, r5
   1525c:	bl	14818 <ftello64@plt+0x2e0c>
   15260:	add	r6, r6, #1
   15264:	cmp	r6, #6
   15268:	bcc	15248 <ftello64@plt+0x383c>
   1526c:	ldrb	r0, [r4, #6]
   15270:	ubfx	r1, r0, #1, #4
   15274:	cmp	r1, #0
   15278:	popeq	{r4, r5, r6, r7, fp, pc}
   1527c:	movw	r0, #61258	; 0xef4a
   15280:	movt	r0, #1
   15284:	bl	116dc <printf@plt>
   15288:	movw	r1, #1192	; 0x4a8
   1528c:	movt	r1, #3
   15290:	ldr	r1, [r1]
   15294:	ldr	r2, [r1]
   15298:	add	r0, r2, r0
   1529c:	str	r0, [r1]
   152a0:	movw	r0, #2972	; 0xb9c
   152a4:	movt	r0, #3
   152a8:	mov	r1, #1
   152ac:	str	r1, [r0]
   152b0:	pop	{r4, r5, r6, r7, fp, pc}
   152b4:	push	{fp, lr}
   152b8:	mov	fp, sp
   152bc:	sub	sp, sp, #16
   152c0:	ldrb	ip, [r1]
   152c4:	ldrb	r2, [r1, #1]
   152c8:	ldrb	r3, [r1, #2]
   152cc:	ldrb	r0, [r1, #3]
   152d0:	ldrb	lr, [r1, #4]
   152d4:	ldrb	r1, [r1, #5]
   152d8:	stm	sp, {r0, lr}
   152dc:	str	r1, [sp, #8]
   152e0:	movw	r0, #61262	; 0xef4e
   152e4:	movt	r0, #1
   152e8:	mov	r1, ip
   152ec:	bl	116dc <printf@plt>
   152f0:	movw	r1, #1192	; 0x4a8
   152f4:	movt	r1, #3
   152f8:	ldr	r1, [r1]
   152fc:	ldr	r2, [r1]
   15300:	add	r0, r2, r0
   15304:	str	r0, [r1]
   15308:	movw	r0, #2972	; 0xb9c
   1530c:	movt	r0, #3
   15310:	mov	r1, #1
   15314:	str	r1, [r0]
   15318:	mov	sp, fp
   1531c:	pop	{fp, pc}
   15320:	push	{fp, lr}
   15324:	mov	fp, sp
   15328:	ldrb	r1, [r1]
   1532c:	movw	r0, #61287	; 0xef67
   15330:	movt	r0, #1
   15334:	bl	116dc <printf@plt>
   15338:	movw	r1, #1192	; 0x4a8
   1533c:	movt	r1, #3
   15340:	ldr	r1, [r1]
   15344:	ldr	r2, [r1]
   15348:	add	r0, r2, r0
   1534c:	str	r0, [r1]
   15350:	movw	r0, #2972	; 0xb9c
   15354:	movt	r0, #3
   15358:	mov	r1, #1
   1535c:	str	r1, [r0]
   15360:	pop	{fp, pc}
   15364:	push	{fp, lr}
   15368:	mov	fp, sp
   1536c:	ldrsh	r1, [r1]
   15370:	movw	r0, #61259	; 0xef4b
   15374:	movt	r0, #1
   15378:	bl	116dc <printf@plt>
   1537c:	movw	r1, #1192	; 0x4a8
   15380:	movt	r1, #3
   15384:	ldr	r1, [r1]
   15388:	ldr	r2, [r1]
   1538c:	add	r0, r2, r0
   15390:	str	r0, [r1]
   15394:	movw	r0, #2972	; 0xb9c
   15398:	movt	r0, #3
   1539c:	mov	r1, #1
   153a0:	str	r1, [r0]
   153a4:	pop	{fp, pc}
   153a8:	push	{fp, lr}
   153ac:	mov	fp, sp
   153b0:	sub	sp, sp, #8
   153b4:	ldrb	ip, [r1]
   153b8:	ldrb	r2, [r1, #1]
   153bc:	ldrb	r3, [r1, #2]
   153c0:	ldrb	r0, [r1, #3]
   153c4:	ldrb	r1, [r1, #4]
   153c8:	stm	sp, {r0, r1}
   153cc:	movw	r0, #61292	; 0xef6c
   153d0:	movt	r0, #1
   153d4:	mov	r1, ip
   153d8:	bl	116dc <printf@plt>
   153dc:	movw	r1, #1192	; 0x4a8
   153e0:	movt	r1, #3
   153e4:	ldr	r1, [r1]
   153e8:	ldr	r2, [r1]
   153ec:	add	r0, r2, r0
   153f0:	str	r0, [r1]
   153f4:	movw	r0, #2972	; 0xb9c
   153f8:	movt	r0, #3
   153fc:	mov	r1, #1
   15400:	str	r1, [r0]
   15404:	mov	sp, fp
   15408:	pop	{fp, pc}
   1540c:	push	{fp, lr}
   15410:	mov	fp, sp
   15414:	sub	sp, sp, #8
   15418:	ldrb	r0, [r1]
   1541c:	ldrb	r3, [r1, #1]
   15420:	ldrb	r2, [r1, #2]
   15424:	ldrb	r1, [r1, #3]
   15428:	str	r0, [sp]
   1542c:	movw	r0, #61272	; 0xef58
   15430:	movt	r0, #1
   15434:	bl	116dc <printf@plt>
   15438:	movw	r1, #1192	; 0x4a8
   1543c:	movt	r1, #3
   15440:	ldr	r1, [r1]
   15444:	ldr	r2, [r1]
   15448:	add	r0, r2, r0
   1544c:	str	r0, [r1]
   15450:	movw	r0, #2972	; 0xb9c
   15454:	movt	r0, #3
   15458:	mov	r1, #1
   1545c:	str	r1, [r0]
   15460:	mov	sp, fp
   15464:	pop	{fp, pc}
   15468:	mov	r1, r0
   1546c:	movw	r2, #1876	; 0x754
   15470:	movt	r2, #3
   15474:	ldr	r3, [r2]
   15478:	mov	r0, #0
   1547c:	b	15484 <ftello64@plt+0x3a78>
   15480:	ldr	r3, [r2, #16]!
   15484:	cmp	r3, #0
   15488:	bxeq	lr
   1548c:	ldr	r3, [r2, #8]
   15490:	cmp	r3, r1
   15494:	bne	15480 <ftello64@plt+0x3a74>
   15498:	mov	r0, r2
   1549c:	bx	lr
   154a0:	push	{r4, r5, r6, sl, fp, lr}
   154a4:	add	fp, sp, #16
   154a8:	mov	r4, r0
   154ac:	movw	r5, #2884	; 0xb44
   154b0:	movt	r5, #3
   154b4:	ldrb	r0, [r5]
   154b8:	cmp	r0, #0
   154bc:	bne	154cc <ftello64@plt+0x3ac0>
   154c0:	bl	166bc <ftello64@plt+0x4cb0>
   154c4:	mov	r0, #1
   154c8:	strb	r0, [r5]
   154cc:	movw	r0, #2992	; 0xbb0
   154d0:	movt	r0, #3
   154d4:	ldr	r6, [r0]
   154d8:	mov	r5, #0
   154dc:	cmp	r6, #0
   154e0:	bne	154f8 <ftello64@plt+0x3aec>
   154e4:	mov	r0, r5
   154e8:	pop	{r4, r5, r6, sl, fp, pc}
   154ec:	ldr	r6, [r6]
   154f0:	cmp	r6, #0
   154f4:	beq	154e4 <ftello64@plt+0x3ad8>
   154f8:	ldr	r0, [r6, #4]
   154fc:	mov	r1, r4
   15500:	bl	116c4 <strcmp@plt>
   15504:	cmp	r0, #0
   15508:	bne	154ec <ftello64@plt+0x3ae0>
   1550c:	mov	r5, r6
   15510:	mov	r0, r5
   15514:	pop	{r4, r5, r6, sl, fp, pc}
   15518:	push	{r4, r5, r6, sl, fp, lr}
   1551c:	add	fp, sp, #16
   15520:	mov	r4, r2
   15524:	mov	r5, r1
   15528:	mov	r6, r0
   1552c:	ldr	r0, [r0, #4]
   15530:	bl	154a0 <ftello64@plt+0x3a94>
   15534:	clz	r0, r0
   15538:	lsr	r3, r0, #5
   1553c:	mov	r0, r6
   15540:	mov	r1, r5
   15544:	mov	r2, r4
   15548:	pop	{r4, r5, r6, sl, fp, lr}
   1554c:	b	14c1c <ftello64@plt+0x3210>
   15550:	push	{r4, r5, r6, sl, fp, lr}
   15554:	add	fp, sp, #16
   15558:	mov	r4, r2
   1555c:	mov	r6, r1
   15560:	mov	r5, r0
   15564:	ldr	r0, [r0, #4]
   15568:	bl	154a0 <ftello64@plt+0x3a94>
   1556c:	cmp	r0, #0
   15570:	beq	1558c <ftello64@plt+0x3b80>
   15574:	ldr	r3, [r0, #8]
   15578:	mov	r0, r5
   1557c:	mov	r1, r6
   15580:	mov	r2, r4
   15584:	pop	{r4, r5, r6, sl, fp, lr}
   15588:	b	14a7c <ftello64@plt+0x3070>
   1558c:	movw	r1, #59812	; 0xe9a4
   15590:	movt	r1, #1
   15594:	mov	r0, r5
   15598:	pop	{r4, r5, r6, sl, fp, lr}
   1559c:	b	148a0 <ftello64@plt+0x2e94>
   155a0:	push	{r4, r5, r6, sl, fp, lr}
   155a4:	add	fp, sp, #16
   155a8:	mov	r4, r2
   155ac:	mov	r6, r1
   155b0:	mov	r5, r0
   155b4:	ldr	r0, [r0, #4]
   155b8:	bl	154a0 <ftello64@plt+0x3a94>
   155bc:	cmp	r0, #0
   155c0:	beq	155dc <ftello64@plt+0x3bd0>
   155c4:	ldr	r3, [r0, #16]
   155c8:	mov	r0, r5
   155cc:	mov	r1, r6
   155d0:	mov	r2, r4
   155d4:	pop	{r4, r5, r6, sl, fp, lr}
   155d8:	b	14a7c <ftello64@plt+0x3070>
   155dc:	movw	r1, #59833	; 0xe9b9
   155e0:	movt	r1, #1
   155e4:	mov	r0, r5
   155e8:	pop	{r4, r5, r6, sl, fp, lr}
   155ec:	b	148a0 <ftello64@plt+0x2e94>
   155f0:	push	{r4, r5, r6, sl, fp, lr}
   155f4:	add	fp, sp, #16
   155f8:	mov	r4, r2
   155fc:	mov	r6, r1
   15600:	mov	r5, r0
   15604:	ldr	r0, [r0, #4]
   15608:	bl	154a0 <ftello64@plt+0x3a94>
   1560c:	cmp	r0, #0
   15610:	beq	1562c <ftello64@plt+0x3c20>
   15614:	ldr	r3, [r0, #24]
   15618:	mov	r0, r5
   1561c:	mov	r1, r6
   15620:	mov	r2, r4
   15624:	pop	{r4, r5, r6, sl, fp, lr}
   15628:	b	14a7c <ftello64@plt+0x3070>
   1562c:	movw	r1, #59854	; 0xe9ce
   15630:	movt	r1, #1
   15634:	mov	r0, r5
   15638:	pop	{r4, r5, r6, sl, fp, lr}
   1563c:	b	148a0 <ftello64@plt+0x2e94>
   15640:	push	{r4, r5, r6, sl, fp, lr}
   15644:	add	fp, sp, #16
   15648:	mov	r4, r2
   1564c:	mov	r6, r1
   15650:	mov	r5, r0
   15654:	ldr	r0, [r0, #4]
   15658:	bl	154a0 <ftello64@plt+0x3a94>
   1565c:	cmp	r0, #0
   15660:	beq	1567c <ftello64@plt+0x3c70>
   15664:	ldr	r3, [r0, #32]
   15668:	mov	r0, r5
   1566c:	mov	r1, r6
   15670:	mov	r2, r4
   15674:	pop	{r4, r5, r6, sl, fp, lr}
   15678:	b	14a7c <ftello64@plt+0x3070>
   1567c:	movw	r1, #59873	; 0xe9e1
   15680:	movt	r1, #1
   15684:	mov	r0, r5
   15688:	pop	{r4, r5, r6, sl, fp, lr}
   1568c:	b	148a0 <ftello64@plt+0x2e94>
   15690:	push	{r4, r5, r6, sl, fp, lr}
   15694:	add	fp, sp, #16
   15698:	mov	r4, r2
   1569c:	mov	r6, r1
   156a0:	mov	r5, r0
   156a4:	ldr	r0, [r0, #4]
   156a8:	bl	154a0 <ftello64@plt+0x3a94>
   156ac:	cmp	r0, #0
   156b0:	beq	156cc <ftello64@plt+0x3cc0>
   156b4:	ldr	r3, [r0, #40]	; 0x28
   156b8:	mov	r0, r5
   156bc:	mov	r1, r6
   156c0:	mov	r2, r4
   156c4:	pop	{r4, r5, r6, sl, fp, lr}
   156c8:	b	14a7c <ftello64@plt+0x3070>
   156cc:	movw	r1, #59892	; 0xe9f4
   156d0:	movt	r1, #1
   156d4:	mov	r0, r5
   156d8:	pop	{r4, r5, r6, sl, fp, lr}
   156dc:	b	148a0 <ftello64@plt+0x2e94>
   156e0:	push	{r4, r5, r6, sl, fp, lr}
   156e4:	add	fp, sp, #16
   156e8:	mov	r4, r2
   156ec:	mov	r6, r1
   156f0:	mov	r5, r0
   156f4:	ldr	r0, [r0, #4]
   156f8:	bl	154a0 <ftello64@plt+0x3a94>
   156fc:	cmp	r0, #0
   15700:	beq	1571c <ftello64@plt+0x3d10>
   15704:	ldr	r3, [r0, #44]	; 0x2c
   15708:	mov	r0, r5
   1570c:	mov	r1, r6
   15710:	mov	r2, r4
   15714:	pop	{r4, r5, r6, sl, fp, lr}
   15718:	b	14a7c <ftello64@plt+0x3070>
   1571c:	movw	r1, #59912	; 0xea08
   15720:	movt	r1, #1
   15724:	mov	r0, r5
   15728:	pop	{r4, r5, r6, sl, fp, lr}
   1572c:	b	148a0 <ftello64@plt+0x2e94>
   15730:	push	{r4, r5, r6, sl, fp, lr}
   15734:	add	fp, sp, #16
   15738:	mov	r4, r2
   1573c:	mov	r6, r1
   15740:	mov	r5, r0
   15744:	ldr	r0, [r0, #4]
   15748:	bl	154a0 <ftello64@plt+0x3a94>
   1574c:	cmp	r0, #0
   15750:	beq	1576c <ftello64@plt+0x3d60>
   15754:	ldr	r3, [r0, #48]	; 0x30
   15758:	mov	r0, r5
   1575c:	mov	r1, r6
   15760:	mov	r2, r4
   15764:	pop	{r4, r5, r6, sl, fp, lr}
   15768:	b	14a7c <ftello64@plt+0x3070>
   1576c:	movw	r1, #59932	; 0xea1c
   15770:	movt	r1, #1
   15774:	mov	r0, r5
   15778:	pop	{r4, r5, r6, sl, fp, lr}
   1577c:	b	148a0 <ftello64@plt+0x2e94>
   15780:	push	{r4, r5, r6, sl, fp, lr}
   15784:	add	fp, sp, #16
   15788:	mov	r4, r2
   1578c:	mov	r6, r1
   15790:	mov	r5, r0
   15794:	ldr	r0, [r0, #4]
   15798:	bl	154a0 <ftello64@plt+0x3a94>
   1579c:	cmp	r0, #0
   157a0:	beq	157bc <ftello64@plt+0x3db0>
   157a4:	ldr	r3, [r0, #52]	; 0x34
   157a8:	mov	r0, r5
   157ac:	mov	r1, r6
   157b0:	mov	r2, r4
   157b4:	pop	{r4, r5, r6, sl, fp, lr}
   157b8:	b	14a7c <ftello64@plt+0x3070>
   157bc:	movw	r1, #59953	; 0xea31
   157c0:	movt	r1, #1
   157c4:	mov	r0, r5
   157c8:	pop	{r4, r5, r6, sl, fp, lr}
   157cc:	b	148a0 <ftello64@plt+0x2e94>
   157d0:	push	{r4, r5, r6, sl, fp, lr}
   157d4:	add	fp, sp, #16
   157d8:	mov	r4, r2
   157dc:	mov	r6, r1
   157e0:	mov	r5, r0
   157e4:	ldr	r0, [r0, #4]
   157e8:	bl	154a0 <ftello64@plt+0x3a94>
   157ec:	cmp	r0, #0
   157f0:	beq	1580c <ftello64@plt+0x3e00>
   157f4:	ldr	r3, [r0, #56]	; 0x38
   157f8:	mov	r0, r5
   157fc:	mov	r1, r6
   15800:	mov	r2, r4
   15804:	pop	{r4, r5, r6, sl, fp, lr}
   15808:	b	14a7c <ftello64@plt+0x3070>
   1580c:	movw	r1, #59974	; 0xea46
   15810:	movt	r1, #1
   15814:	mov	r0, r5
   15818:	pop	{r4, r5, r6, sl, fp, lr}
   1581c:	b	148a0 <ftello64@plt+0x2e94>
   15820:	push	{r4, r5, r6, sl, fp, lr}
   15824:	add	fp, sp, #16
   15828:	mov	r4, r2
   1582c:	mov	r6, r1
   15830:	mov	r5, r0
   15834:	ldr	r0, [r0, #4]
   15838:	bl	154a0 <ftello64@plt+0x3a94>
   1583c:	cmp	r0, #0
   15840:	beq	1585c <ftello64@plt+0x3e50>
   15844:	ldr	r3, [r0, #60]	; 0x3c
   15848:	mov	r0, r5
   1584c:	mov	r1, r6
   15850:	mov	r2, r4
   15854:	pop	{r4, r5, r6, sl, fp, lr}
   15858:	b	14a7c <ftello64@plt+0x3070>
   1585c:	movw	r1, #59997	; 0xea5d
   15860:	movt	r1, #1
   15864:	mov	r0, r5
   15868:	pop	{r4, r5, r6, sl, fp, lr}
   1586c:	b	148a0 <ftello64@plt+0x2e94>
   15870:	push	{r4, r5, r6, sl, fp, lr}
   15874:	add	fp, sp, #16
   15878:	mov	r4, r2
   1587c:	mov	r6, r1
   15880:	mov	r5, r0
   15884:	ldr	r0, [r0, #4]
   15888:	bl	154a0 <ftello64@plt+0x3a94>
   1588c:	cmp	r0, #0
   15890:	beq	158ac <ftello64@plt+0x3ea0>
   15894:	ldr	r3, [r0, #64]	; 0x40
   15898:	mov	r0, r5
   1589c:	mov	r1, r6
   158a0:	mov	r2, r4
   158a4:	pop	{r4, r5, r6, sl, fp, lr}
   158a8:	b	14a7c <ftello64@plt+0x3070>
   158ac:	movw	r1, #60021	; 0xea75
   158b0:	movt	r1, #1
   158b4:	mov	r0, r5
   158b8:	pop	{r4, r5, r6, sl, fp, lr}
   158bc:	b	148a0 <ftello64@plt+0x2e94>
   158c0:	push	{r4, r5, r6, sl, fp, lr}
   158c4:	add	fp, sp, #16
   158c8:	mov	r4, r2
   158cc:	mov	r6, r1
   158d0:	mov	r5, r0
   158d4:	ldr	r0, [r0, #4]
   158d8:	bl	154a0 <ftello64@plt+0x3a94>
   158dc:	cmp	r0, #0
   158e0:	beq	158fc <ftello64@plt+0x3ef0>
   158e4:	ldr	r3, [r0, #68]	; 0x44
   158e8:	mov	r0, r5
   158ec:	mov	r1, r6
   158f0:	mov	r2, r4
   158f4:	pop	{r4, r5, r6, sl, fp, lr}
   158f8:	b	14a7c <ftello64@plt+0x3070>
   158fc:	movw	r1, #60045	; 0xea8d
   15900:	movt	r1, #1
   15904:	mov	r0, r5
   15908:	pop	{r4, r5, r6, sl, fp, lr}
   1590c:	b	148a0 <ftello64@plt+0x2e94>
   15910:	push	{r4, r5, r6, sl, fp, lr}
   15914:	add	fp, sp, #16
   15918:	mov	r4, r2
   1591c:	mov	r6, r1
   15920:	mov	r5, r0
   15924:	ldr	r0, [r0, #4]
   15928:	bl	154a0 <ftello64@plt+0x3a94>
   1592c:	cmp	r0, #0
   15930:	beq	1594c <ftello64@plt+0x3f40>
   15934:	ldr	r3, [r0, #72]	; 0x48
   15938:	mov	r0, r5
   1593c:	mov	r1, r6
   15940:	mov	r2, r4
   15944:	pop	{r4, r5, r6, sl, fp, lr}
   15948:	b	14a7c <ftello64@plt+0x3070>
   1594c:	movw	r1, #60066	; 0xeaa2
   15950:	movt	r1, #1
   15954:	mov	r0, r5
   15958:	pop	{r4, r5, r6, sl, fp, lr}
   1595c:	b	148a0 <ftello64@plt+0x2e94>
   15960:	push	{r4, r5, r6, sl, fp, lr}
   15964:	add	fp, sp, #16
   15968:	mov	r4, r2
   1596c:	mov	r6, r1
   15970:	mov	r5, r0
   15974:	ldr	r0, [r0, #4]
   15978:	bl	154a0 <ftello64@plt+0x3a94>
   1597c:	cmp	r0, #0
   15980:	beq	1599c <ftello64@plt+0x3f90>
   15984:	ldr	r3, [r0, #76]	; 0x4c
   15988:	mov	r0, r5
   1598c:	mov	r1, r6
   15990:	mov	r2, r4
   15994:	pop	{r4, r5, r6, sl, fp, lr}
   15998:	b	14a7c <ftello64@plt+0x3070>
   1599c:	movw	r1, #60093	; 0xeabd
   159a0:	movt	r1, #1
   159a4:	mov	r0, r5
   159a8:	pop	{r4, r5, r6, sl, fp, lr}
   159ac:	b	148a0 <ftello64@plt+0x2e94>
   159b0:	push	{r4, r5, r6, sl, fp, lr}
   159b4:	add	fp, sp, #16
   159b8:	mov	r4, r2
   159bc:	mov	r6, r1
   159c0:	mov	r5, r0
   159c4:	ldr	r0, [r0, #4]
   159c8:	bl	154a0 <ftello64@plt+0x3a94>
   159cc:	cmp	r0, #0
   159d0:	beq	159ec <ftello64@plt+0x3fe0>
   159d4:	ldr	r3, [r0, #80]	; 0x50
   159d8:	mov	r0, r5
   159dc:	mov	r1, r6
   159e0:	mov	r2, r4
   159e4:	pop	{r4, r5, r6, sl, fp, lr}
   159e8:	b	14a7c <ftello64@plt+0x3070>
   159ec:	movw	r1, #60118	; 0xead6
   159f0:	movt	r1, #1
   159f4:	mov	r0, r5
   159f8:	pop	{r4, r5, r6, sl, fp, lr}
   159fc:	b	148a0 <ftello64@plt+0x2e94>
   15a00:	push	{r4, r5, r6, sl, fp, lr}
   15a04:	add	fp, sp, #16
   15a08:	mov	r4, r2
   15a0c:	mov	r6, r1
   15a10:	mov	r5, r0
   15a14:	ldr	r0, [r0, #4]
   15a18:	bl	154a0 <ftello64@plt+0x3a94>
   15a1c:	cmp	r0, #0
   15a20:	beq	15a3c <ftello64@plt+0x4030>
   15a24:	ldr	r3, [r0, #84]	; 0x54
   15a28:	mov	r0, r5
   15a2c:	mov	r1, r6
   15a30:	mov	r2, r4
   15a34:	pop	{r4, r5, r6, sl, fp, lr}
   15a38:	b	14a7c <ftello64@plt+0x3070>
   15a3c:	movw	r1, #60142	; 0xeaee
   15a40:	movt	r1, #1
   15a44:	mov	r0, r5
   15a48:	pop	{r4, r5, r6, sl, fp, lr}
   15a4c:	b	148a0 <ftello64@plt+0x2e94>
   15a50:	push	{r4, r5, r6, sl, fp, lr}
   15a54:	add	fp, sp, #16
   15a58:	mov	r4, r2
   15a5c:	mov	r6, r1
   15a60:	mov	r5, r0
   15a64:	ldr	r0, [r0, #4]
   15a68:	bl	154a0 <ftello64@plt+0x3a94>
   15a6c:	cmp	r0, #0
   15a70:	beq	15a8c <ftello64@plt+0x4080>
   15a74:	ldr	r3, [r0, #88]	; 0x58
   15a78:	mov	r0, r5
   15a7c:	mov	r1, r6
   15a80:	mov	r2, r4
   15a84:	pop	{r4, r5, r6, sl, fp, lr}
   15a88:	b	14a7c <ftello64@plt+0x3070>
   15a8c:	movw	r1, #60168	; 0xeb08
   15a90:	movt	r1, #1
   15a94:	mov	r0, r5
   15a98:	pop	{r4, r5, r6, sl, fp, lr}
   15a9c:	b	148a0 <ftello64@plt+0x2e94>
   15aa0:	push	{r4, r5, r6, sl, fp, lr}
   15aa4:	add	fp, sp, #16
   15aa8:	mov	r4, r2
   15aac:	mov	r6, r1
   15ab0:	mov	r5, r0
   15ab4:	ldr	r0, [r0, #4]
   15ab8:	bl	154a0 <ftello64@plt+0x3a94>
   15abc:	cmp	r0, #0
   15ac0:	beq	15adc <ftello64@plt+0x40d0>
   15ac4:	ldr	r3, [r0, #92]	; 0x5c
   15ac8:	mov	r0, r5
   15acc:	mov	r1, r6
   15ad0:	mov	r2, r4
   15ad4:	pop	{r4, r5, r6, sl, fp, lr}
   15ad8:	b	14a7c <ftello64@plt+0x3070>
   15adc:	movw	r1, #60193	; 0xeb21
   15ae0:	movt	r1, #1
   15ae4:	mov	r0, r5
   15ae8:	pop	{r4, r5, r6, sl, fp, lr}
   15aec:	b	148a0 <ftello64@plt+0x2e94>
   15af0:	push	{r4, r5, r6, sl, fp, lr}
   15af4:	add	fp, sp, #16
   15af8:	mov	r4, r2
   15afc:	mov	r6, r1
   15b00:	mov	r5, r0
   15b04:	ldr	r0, [r0, #4]
   15b08:	bl	154a0 <ftello64@plt+0x3a94>
   15b0c:	cmp	r0, #0
   15b10:	beq	15b2c <ftello64@plt+0x4120>
   15b14:	ldr	r3, [r0, #96]	; 0x60
   15b18:	mov	r0, r5
   15b1c:	mov	r1, r6
   15b20:	mov	r2, r4
   15b24:	pop	{r4, r5, r6, sl, fp, lr}
   15b28:	b	14a7c <ftello64@plt+0x3070>
   15b2c:	movw	r1, #60220	; 0xeb3c
   15b30:	movt	r1, #1
   15b34:	mov	r0, r5
   15b38:	pop	{r4, r5, r6, sl, fp, lr}
   15b3c:	b	148a0 <ftello64@plt+0x2e94>
   15b40:	push	{r4, r5, r6, sl, fp, lr}
   15b44:	add	fp, sp, #16
   15b48:	mov	r4, r2
   15b4c:	mov	r6, r1
   15b50:	mov	r5, r0
   15b54:	ldr	r0, [r0, #4]
   15b58:	bl	154a0 <ftello64@plt+0x3a94>
   15b5c:	cmp	r0, #0
   15b60:	beq	15b7c <ftello64@plt+0x4170>
   15b64:	ldr	r3, [r0, #100]	; 0x64
   15b68:	mov	r0, r5
   15b6c:	mov	r1, r6
   15b70:	mov	r2, r4
   15b74:	pop	{r4, r5, r6, sl, fp, lr}
   15b78:	b	14a7c <ftello64@plt+0x3070>
   15b7c:	movw	r1, #60248	; 0xeb58
   15b80:	movt	r1, #1
   15b84:	mov	r0, r5
   15b88:	pop	{r4, r5, r6, sl, fp, lr}
   15b8c:	b	148a0 <ftello64@plt+0x2e94>
   15b90:	push	{r4, r5, r6, sl, fp, lr}
   15b94:	add	fp, sp, #16
   15b98:	mov	r4, r2
   15b9c:	mov	r6, r1
   15ba0:	mov	r5, r0
   15ba4:	ldr	r0, [r0, #4]
   15ba8:	bl	154a0 <ftello64@plt+0x3a94>
   15bac:	cmp	r0, #0
   15bb0:	beq	15bcc <ftello64@plt+0x41c0>
   15bb4:	ldr	r3, [r0, #104]	; 0x68
   15bb8:	mov	r0, r5
   15bbc:	mov	r1, r6
   15bc0:	mov	r2, r4
   15bc4:	pop	{r4, r5, r6, sl, fp, lr}
   15bc8:	b	14a7c <ftello64@plt+0x3070>
   15bcc:	movw	r1, #60276	; 0xeb74
   15bd0:	movt	r1, #1
   15bd4:	mov	r0, r5
   15bd8:	pop	{r4, r5, r6, sl, fp, lr}
   15bdc:	b	148a0 <ftello64@plt+0x2e94>
   15be0:	push	{r4, r5, r6, sl, fp, lr}
   15be4:	add	fp, sp, #16
   15be8:	mov	r4, r2
   15bec:	mov	r6, r1
   15bf0:	mov	r5, r0
   15bf4:	ldr	r0, [r0, #4]
   15bf8:	bl	154a0 <ftello64@plt+0x3a94>
   15bfc:	cmp	r0, #0
   15c00:	beq	15c1c <ftello64@plt+0x4210>
   15c04:	ldr	r3, [r0, #108]	; 0x6c
   15c08:	mov	r0, r5
   15c0c:	mov	r1, r6
   15c10:	mov	r2, r4
   15c14:	pop	{r4, r5, r6, sl, fp, lr}
   15c18:	b	14a7c <ftello64@plt+0x3070>
   15c1c:	movw	r1, #60301	; 0xeb8d
   15c20:	movt	r1, #1
   15c24:	mov	r0, r5
   15c28:	pop	{r4, r5, r6, sl, fp, lr}
   15c2c:	b	148a0 <ftello64@plt+0x2e94>
   15c30:	push	{r4, r5, r6, sl, fp, lr}
   15c34:	add	fp, sp, #16
   15c38:	mov	r4, r2
   15c3c:	mov	r6, r1
   15c40:	mov	r5, r0
   15c44:	ldr	r0, [r0, #4]
   15c48:	bl	154a0 <ftello64@plt+0x3a94>
   15c4c:	cmp	r0, #0
   15c50:	beq	15c6c <ftello64@plt+0x4260>
   15c54:	ldr	r3, [r0, #112]	; 0x70
   15c58:	mov	r0, r5
   15c5c:	mov	r1, r6
   15c60:	mov	r2, r4
   15c64:	pop	{r4, r5, r6, sl, fp, lr}
   15c68:	b	14a7c <ftello64@plt+0x3070>
   15c6c:	movw	r1, #60331	; 0xebab
   15c70:	movt	r1, #1
   15c74:	mov	r0, r5
   15c78:	pop	{r4, r5, r6, sl, fp, lr}
   15c7c:	b	148a0 <ftello64@plt+0x2e94>
   15c80:	push	{r4, r5, r6, sl, fp, lr}
   15c84:	add	fp, sp, #16
   15c88:	mov	r4, r2
   15c8c:	mov	r5, r1
   15c90:	mov	r6, r0
   15c94:	ldr	r2, [r0, #4]
   15c98:	ldr	r0, [r0, #8]
   15c9c:	movw	r1, #35111	; 0x8927
   15ca0:	bl	17e14 <argp_usage@@Base+0x27c>
   15ca4:	cmn	r0, #1
   15ca8:	bgt	15cc0 <ftello64@plt+0x42b4>
   15cac:	mov	r0, r6
   15cb0:	mov	r1, r5
   15cb4:	mov	r2, r4
   15cb8:	mov	r3, #1
   15cbc:	bl	14c1c <ftello64@plt+0x3210>
   15cc0:	ldr	r0, [r6, #4]
   15cc4:	ldrh	r0, [r0, #16]
   15cc8:	bl	15468 <ftello64@plt+0x3a5c>
   15ccc:	cmp	r0, #0
   15cd0:	beq	15ce4 <ftello64@plt+0x42d8>
   15cd4:	ldr	r0, [r0, #12]
   15cd8:	clz	r0, r0
   15cdc:	lsr	r3, r0, #5
   15ce0:	b	15ce8 <ftello64@plt+0x42dc>
   15ce4:	mov	r3, #1
   15ce8:	mov	r0, r6
   15cec:	mov	r1, r5
   15cf0:	mov	r2, r4
   15cf4:	pop	{r4, r5, r6, sl, fp, lr}
   15cf8:	b	14c1c <ftello64@plt+0x3210>
   15cfc:	push	{r4, r5, fp, lr}
   15d00:	add	fp, sp, #8
   15d04:	mov	r4, r0
   15d08:	ldr	r2, [r0, #4]
   15d0c:	ldr	r0, [r0, #8]
   15d10:	movw	r1, #35111	; 0x8927
   15d14:	bl	17e14 <argp_usage@@Base+0x27c>
   15d18:	cmn	r0, #1
   15d1c:	ble	15d50 <ftello64@plt+0x4344>
   15d20:	ldr	r5, [r4, #4]
   15d24:	ldrh	r0, [r5, #16]!
   15d28:	bl	15468 <ftello64@plt+0x3a5c>
   15d2c:	cmp	r0, #0
   15d30:	ldrne	r2, [r0, #12]
   15d34:	cmpne	r2, #0
   15d38:	bne	15d70 <ftello64@plt+0x4364>
   15d3c:	movw	r1, #60398	; 0xebee
   15d40:	movt	r1, #1
   15d44:	mov	r0, r4
   15d48:	pop	{r4, r5, fp, lr}
   15d4c:	b	148a0 <ftello64@plt+0x2e94>
   15d50:	bl	11880 <__errno_location@plt>
   15d54:	ldr	r1, [r0]
   15d58:	ldr	r3, [r4, #4]
   15d5c:	movw	r2, #60358	; 0xebc6
   15d60:	movt	r2, #1
   15d64:	mov	r0, #1
   15d68:	pop	{r4, r5, fp, lr}
   15d6c:	b	117cc <error@plt>
   15d70:	add	r1, r5, #2
   15d74:	mov	r0, r4
   15d78:	pop	{r4, r5, fp, lr}
   15d7c:	bx	r2
   15d80:	push	{r4, r5, r6, sl, fp, lr}
   15d84:	add	fp, sp, #16
   15d88:	mov	r4, r2
   15d8c:	mov	r5, r1
   15d90:	mov	r6, r0
   15d94:	ldr	r2, [r0, #4]
   15d98:	ldr	r0, [r0, #8]
   15d9c:	movw	r1, #35111	; 0x8927
   15da0:	bl	17e14 <argp_usage@@Base+0x27c>
   15da4:	cmp	r0, #0
   15da8:	mov	r0, r6
   15dac:	mov	r1, r5
   15db0:	mov	r2, r4
   15db4:	movlt	r3, #1
   15db8:	movge	r3, #0
   15dbc:	pop	{r4, r5, r6, sl, fp, lr}
   15dc0:	b	14c1c <ftello64@plt+0x3210>
   15dc4:	push	{r4, sl, fp, lr}
   15dc8:	add	fp, sp, #8
   15dcc:	mov	r4, r0
   15dd0:	ldr	r2, [r0, #4]
   15dd4:	ldr	r0, [r0, #8]
   15dd8:	movw	r1, #35111	; 0x8927
   15ddc:	bl	17e14 <argp_usage@@Base+0x27c>
   15de0:	cmn	r0, #1
   15de4:	ble	15e10 <ftello64@plt+0x4404>
   15de8:	ldr	r0, [r4, #4]
   15dec:	ldrh	r0, [r0, #16]
   15df0:	bl	15468 <ftello64@plt+0x3a5c>
   15df4:	cmp	r0, #0
   15df8:	movweq	r1, #60415	; 0xebff
   15dfc:	movteq	r1, #1
   15e00:	ldrne	r1, [r0, #4]
   15e04:	mov	r0, r4
   15e08:	pop	{r4, sl, fp, lr}
   15e0c:	b	148a0 <ftello64@plt+0x2e94>
   15e10:	bl	11880 <__errno_location@plt>
   15e14:	ldr	r1, [r0]
   15e18:	ldr	r3, [r4, #4]
   15e1c:	movw	r2, #60358	; 0xebc6
   15e20:	movt	r2, #1
   15e24:	mov	r0, #1
   15e28:	pop	{r4, sl, fp, lr}
   15e2c:	b	117cc <error@plt>
   15e30:	push	{r4, r5, r6, sl, fp, lr}
   15e34:	add	fp, sp, #16
   15e38:	mov	r4, r2
   15e3c:	mov	r5, r1
   15e40:	mov	r6, r0
   15e44:	ldr	r2, [r0, #4]
   15e48:	ldr	r0, [r0, #8]
   15e4c:	movw	r1, #35101	; 0x891d
   15e50:	bl	17e14 <argp_usage@@Base+0x27c>
   15e54:	cmp	r0, #0
   15e58:	mov	r0, r6
   15e5c:	mov	r1, r5
   15e60:	mov	r2, r4
   15e64:	movlt	r3, #1
   15e68:	movge	r3, #0
   15e6c:	pop	{r4, r5, r6, sl, fp, lr}
   15e70:	b	14c1c <ftello64@plt+0x3210>
   15e74:	push	{r4, r5, r6, sl, fp, lr}
   15e78:	add	fp, sp, #16
   15e7c:	mov	r5, r2
   15e80:	mov	r6, r1
   15e84:	mov	r4, r0
   15e88:	ldr	r2, [r0, #4]
   15e8c:	ldr	r0, [r0, #8]
   15e90:	movw	r1, #35101	; 0x891d
   15e94:	bl	17e14 <argp_usage@@Base+0x27c>
   15e98:	cmn	r0, #1
   15e9c:	ble	15ec4 <ftello64@plt+0x44b8>
   15ea0:	ldr	r0, [r4, #4]
   15ea4:	ldr	r3, [r0, #16]
   15ea8:	cmp	r3, #0
   15eac:	movweq	r3, #1
   15eb0:	mov	r0, r4
   15eb4:	mov	r1, r6
   15eb8:	mov	r2, r5
   15ebc:	pop	{r4, r5, r6, sl, fp, lr}
   15ec0:	b	148d0 <ftello64@plt+0x2ec4>
   15ec4:	bl	11880 <__errno_location@plt>
   15ec8:	ldr	r1, [r0]
   15ecc:	ldr	r3, [r4, #4]
   15ed0:	movw	r2, #58936	; 0xe638
   15ed4:	movt	r2, #1
   15ed8:	mov	r0, #1
   15edc:	pop	{r4, r5, r6, sl, fp, lr}
   15ee0:	b	117cc <error@plt>
   15ee4:	push	{r4, r5, r6, sl, fp, lr}
   15ee8:	add	fp, sp, #16
   15eec:	mov	r4, r2
   15ef0:	mov	r5, r1
   15ef4:	mov	r6, r0
   15ef8:	ldr	r2, [r0, #4]
   15efc:	ldr	r0, [r0, #8]
   15f00:	movw	r1, #35138	; 0x8942
   15f04:	bl	17e14 <argp_usage@@Base+0x27c>
   15f08:	cmp	r0, #0
   15f0c:	blt	15f30 <ftello64@plt+0x4524>
   15f10:	ldr	r0, [r6, #4]
   15f14:	ldr	r0, [r0, #16]
   15f18:	lsr	r3, r0, #31
   15f1c:	mov	r0, r6
   15f20:	mov	r1, r5
   15f24:	mov	r2, r4
   15f28:	pop	{r4, r5, r6, sl, fp, lr}
   15f2c:	b	14c1c <ftello64@plt+0x3210>
   15f30:	mov	r0, r6
   15f34:	mov	r1, r5
   15f38:	mov	r2, r4
   15f3c:	mov	r3, #1
   15f40:	pop	{r4, r5, r6, sl, fp, lr}
   15f44:	b	14c1c <ftello64@plt+0x3210>
   15f48:	push	{r4, r5, r6, sl, fp, lr}
   15f4c:	add	fp, sp, #16
   15f50:	mov	r5, r2
   15f54:	mov	r6, r1
   15f58:	mov	r4, r0
   15f5c:	ldr	r2, [r0, #4]
   15f60:	ldr	r0, [r0, #8]
   15f64:	movw	r1, #35138	; 0x8942
   15f68:	bl	17e14 <argp_usage@@Base+0x27c>
   15f6c:	cmn	r0, #1
   15f70:	ble	15f90 <ftello64@plt+0x4584>
   15f74:	ldr	r0, [r4, #4]
   15f78:	ldr	r3, [r0, #16]
   15f7c:	mov	r0, r4
   15f80:	mov	r1, r6
   15f84:	mov	r2, r5
   15f88:	pop	{r4, r5, r6, sl, fp, lr}
   15f8c:	b	148d0 <ftello64@plt+0x2ec4>
   15f90:	bl	11880 <__errno_location@plt>
   15f94:	ldr	r1, [r0]
   15f98:	ldr	r3, [r4, #4]
   15f9c:	movw	r2, #60432	; 0xec10
   15fa0:	movt	r2, #1
   15fa4:	mov	r0, #1
   15fa8:	pop	{r4, r5, r6, sl, fp, lr}
   15fac:	b	117cc <error@plt>
   15fb0:	push	{r4, r5, fp, lr}
   15fb4:	add	fp, sp, #8
   15fb8:	sub	sp, sp, #8
   15fbc:	mov	r5, r1
   15fc0:	mov	r4, r0
   15fc4:	cmp	r0, #0
   15fc8:	bne	15fe4 <ftello64@plt+0x45d8>
   15fcc:	movw	r2, #60632	; 0xecd8
   15fd0:	movt	r2, #1
   15fd4:	mov	r0, #1
   15fd8:	mov	r1, #0
   15fdc:	mov	r3, r5
   15fe0:	bl	117cc <error@plt>
   15fe4:	ldrb	r0, [r4, #4]
   15fe8:	tst	r0, #1
   15fec:	bne	16034 <ftello64@plt+0x4628>
   15ff0:	mov	r0, #8
   15ff4:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   15ff8:	str	r0, [r4, #8]
   15ffc:	cmp	r0, #0
   16000:	bne	1601c <ftello64@plt+0x4610>
   16004:	bl	11880 <__errno_location@plt>
   16008:	ldr	r1, [r0]
   1600c:	movw	r2, #60671	; 0xecff
   16010:	movt	r2, #1
   16014:	mov	r0, #1
   16018:	bl	117cc <error@plt>
   1601c:	ldr	r0, [r4, #8]
   16020:	mov	r1, #0
   16024:	str	r1, [r0]
   16028:	ldr	r0, [r4, #4]
   1602c:	orr	r0, r0, #1
   16030:	str	r0, [r4, #4]
   16034:	ldr	r0, [r4, #8]
   16038:	ldrb	r0, [r0]
   1603c:	tst	r0, #1
   16040:	beq	1605c <ftello64@plt+0x4650>
   16044:	ldr	r3, [r4]
   16048:	movw	r2, #60723	; 0xed33
   1604c:	movt	r2, #1
   16050:	mov	r0, #1
   16054:	mov	r1, #0
   16058:	bl	117cc <error@plt>
   1605c:	add	r1, sp, #4
   16060:	mov	r0, r5
   16064:	mov	r2, #0
   16068:	bl	116d0 <strtol@plt>
   1606c:	ldr	r1, [r4, #8]
   16070:	str	r0, [r1, #4]
   16074:	ldrb	r0, [r5]
   16078:	cmp	r0, #0
   1607c:	beq	16090 <ftello64@plt+0x4684>
   16080:	ldr	r0, [sp, #4]
   16084:	ldrb	r0, [r0]
   16088:	cmp	r0, #0
   1608c:	beq	160b0 <ftello64@plt+0x46a4>
   16090:	ldr	r0, [r4]
   16094:	str	r0, [sp]
   16098:	movw	r2, #60766	; 0xed5e
   1609c:	movt	r2, #1
   160a0:	mov	r0, #1
   160a4:	mov	r1, #0
   160a8:	mov	r3, r5
   160ac:	bl	117cc <error@plt>
   160b0:	ldr	r0, [r4, #8]
   160b4:	ldr	r1, [r0]
   160b8:	orr	r1, r1, #1
   160bc:	str	r1, [r0]
   160c0:	sub	sp, fp, #8
   160c4:	pop	{r4, r5, fp, pc}
   160c8:	mov	r3, r0
   160cc:	mov	r0, #0
   160d0:	cmp	r1, #84	; 0x54
   160d4:	bxne	lr
   160d8:	push	{fp, lr}
   160dc:	mov	fp, sp
   160e0:	ldr	r0, [r3]
   160e4:	mov	r1, r2
   160e8:	bl	15fb0 <ftello64@plt+0x45a4>
   160ec:	mov	r0, #1
   160f0:	pop	{fp, lr}
   160f4:	bx	lr
   160f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160fc:	add	fp, sp, #28
   16100:	sub	sp, sp, #4
   16104:	mov	r4, r2
   16108:	mov	r5, r1
   1610c:	mov	sl, r0
   16110:	ldr	r0, [r2]
   16114:	bl	12be0 <ftello64@plt+0x11d4>
   16118:	str	r0, [sl]
   1611c:	mov	r6, #1
   16120:	cmp	r5, #2
   16124:	blt	16474 <ftello64@plt+0x4a68>
   16128:	mov	r9, #0
   1612c:	mov	r6, #1
   16130:	b	16194 <ftello64@plt+0x4788>
   16134:	mov	r9, #2
   16138:	b	163d0 <ftello64@plt+0x49c4>
   1613c:	mov	r9, #4
   16140:	b	163d0 <ftello64@plt+0x49c4>
   16144:	mov	r9, #7
   16148:	b	163d0 <ftello64@plt+0x49c4>
   1614c:	mov	r9, #6
   16150:	b	163d0 <ftello64@plt+0x49c4>
   16154:	mov	r9, #8
   16158:	b	163d0 <ftello64@plt+0x49c4>
   1615c:	ldr	r0, [sl]
   16160:	mov	r1, #65	; 0x41
   16164:	mov	r2, #0
   16168:	bl	13148 <ftello64@plt+0x173c>
   1616c:	b	163cc <ftello64@plt+0x49c0>
   16170:	ldr	r0, [sl]
   16174:	mov	r9, #1
   16178:	mov	r1, #1
   1617c:	mov	r2, #1
   16180:	bl	13148 <ftello64@plt+0x173c>
   16184:	b	163d0 <ftello64@plt+0x49c4>
   16188:	ldr	r1, [r4, r6, lsl #2]
   1618c:	bl	12c88 <ftello64@plt+0x127c>
   16190:	b	163cc <ftello64@plt+0x49c0>
   16194:	mov	r0, r9
   16198:	cmp	r9, #8
   1619c:	mov	r9, #1
   161a0:	bhi	163d0 <ftello64@plt+0x49c4>
   161a4:	add	r1, pc, #0
   161a8:	ldr	pc, [r1, r0, lsl #2]
   161ac:	ldrdeq	r6, [r1], -r0
   161b0:	andeq	r6, r1, r8, lsl #4
   161b4:	andeq	r6, r1, r0, ror #6
   161b8:	andeq	r6, r1, r0, ror r3
   161bc:	andeq	r6, r1, r0, lsl #7
   161c0:	muleq	r1, r0, r3
   161c4:	andeq	r6, r1, r0, lsr #7
   161c8:			; <UNDEFINED> instruction: 0x000163b0
   161cc:	andeq	r6, r1, r0, asr #7
   161d0:	ldr	r7, [r4, r6, lsl #2]
   161d4:	mov	r0, r7
   161d8:	movw	r1, #57253	; 0xdfa5
   161dc:	movt	r1, #1
   161e0:	bl	116c4 <strcmp@plt>
   161e4:	cmp	r0, #0
   161e8:	mov	r9, #1
   161ec:	beq	163d0 <ftello64@plt+0x49c4>
   161f0:	mov	r0, r7
   161f4:	movw	r1, #60842	; 0xedaa
   161f8:	movt	r1, #1
   161fc:	bl	116c4 <strcmp@plt>
   16200:	cmp	r0, #0
   16204:	beq	16480 <ftello64@plt+0x4a74>
   16208:	ldr	r8, [r4, r6, lsl #2]
   1620c:	mov	r0, r8
   16210:	movw	r1, #57766	; 0xe1a6
   16214:	movt	r1, #1
   16218:	bl	116c4 <strcmp@plt>
   1621c:	cmp	r0, #0
   16220:	beq	16134 <ftello64@plt+0x4728>
   16224:	mov	r0, r8
   16228:	movw	r1, #57708	; 0xe16c
   1622c:	movt	r1, #1
   16230:	bl	116c4 <strcmp@plt>
   16234:	mov	r9, #3
   16238:	cmp	r0, #0
   1623c:	beq	163d0 <ftello64@plt+0x49c4>
   16240:	mov	r0, r8
   16244:	movw	r1, #60885	; 0xedd5
   16248:	movt	r1, #1
   1624c:	bl	116c4 <strcmp@plt>
   16250:	cmp	r0, #0
   16254:	beq	163d0 <ftello64@plt+0x49c4>
   16258:	mov	r0, r8
   1625c:	movw	r1, #57044	; 0xded4
   16260:	movt	r1, #1
   16264:	bl	116c4 <strcmp@plt>
   16268:	cmp	r0, #0
   1626c:	beq	1613c <ftello64@plt+0x4730>
   16270:	mov	r0, r8
   16274:	movw	r1, #60897	; 0xede1
   16278:	movt	r1, #1
   1627c:	bl	116c4 <strcmp@plt>
   16280:	mov	r9, #5
   16284:	cmp	r0, #0
   16288:	beq	163d0 <ftello64@plt+0x49c4>
   1628c:	mov	r0, r8
   16290:	movw	r1, #58105	; 0xe2f9
   16294:	movt	r1, #1
   16298:	bl	116c4 <strcmp@plt>
   1629c:	cmp	r0, #0
   162a0:	beq	163d0 <ftello64@plt+0x49c4>
   162a4:	mov	r0, r8
   162a8:	movw	r1, #60903	; 0xede7
   162ac:	movt	r1, #1
   162b0:	bl	116c4 <strcmp@plt>
   162b4:	cmp	r0, #0
   162b8:	beq	163d0 <ftello64@plt+0x49c4>
   162bc:	mov	r0, r8
   162c0:	movw	r1, #57806	; 0xe1ce
   162c4:	movt	r1, #1
   162c8:	bl	116c4 <strcmp@plt>
   162cc:	cmp	r0, #0
   162d0:	beq	16144 <ftello64@plt+0x4738>
   162d4:	mov	r0, r8
   162d8:	movw	r1, #57776	; 0xe1b0
   162dc:	movt	r1, #1
   162e0:	bl	116c4 <strcmp@plt>
   162e4:	cmp	r0, #0
   162e8:	beq	1614c <ftello64@plt+0x4740>
   162ec:	mov	r0, r8
   162f0:	movw	r1, #60910	; 0xedee
   162f4:	movt	r1, #1
   162f8:	bl	116c4 <strcmp@plt>
   162fc:	cmp	r0, #0
   16300:	beq	16154 <ftello64@plt+0x4748>
   16304:	mov	r0, r8
   16308:	movw	r1, #57894	; 0xe226
   1630c:	movt	r1, #1
   16310:	bl	116c4 <strcmp@plt>
   16314:	cmp	r0, #0
   16318:	beq	1615c <ftello64@plt+0x4750>
   1631c:	mov	r0, r8
   16320:	movw	r1, #57939	; 0xe253
   16324:	movt	r1, #1
   16328:	bl	116c4 <strcmp@plt>
   1632c:	cmp	r0, #0
   16330:	beq	16170 <ftello64@plt+0x4764>
   16334:	mov	r0, r8
   16338:	mov	r1, sp
   1633c:	bl	12020 <ftello64@plt+0x614>
   16340:	mov	r1, r0
   16344:	ldr	r0, [sl]
   16348:	mvn	r2, #72	; 0x48
   1634c:	tst	r1, r2
   16350:	beq	16188 <ftello64@plt+0x477c>
   16354:	ldr	r2, [sp]
   16358:	bl	13148 <ftello64@plt+0x173c>
   1635c:	b	163cc <ftello64@plt+0x49c0>
   16360:	ldr	r1, [r4, r6, lsl #2]
   16364:	ldr	r0, [sl]
   16368:	bl	12e14 <ftello64@plt+0x1408>
   1636c:	b	163cc <ftello64@plt+0x49c0>
   16370:	ldr	r1, [r4, r6, lsl #2]
   16374:	ldr	r0, [sl]
   16378:	bl	13260 <ftello64@plt+0x1854>
   1637c:	b	163cc <ftello64@plt+0x49c0>
   16380:	ldr	r1, [r4, r6, lsl #2]
   16384:	ldr	r0, [sl]
   16388:	bl	12d0c <ftello64@plt+0x1300>
   1638c:	b	163cc <ftello64@plt+0x49c0>
   16390:	ldr	r1, [r4, r6, lsl #2]
   16394:	ldr	r0, [sl]
   16398:	bl	12e98 <ftello64@plt+0x148c>
   1639c:	b	163cc <ftello64@plt+0x49c0>
   163a0:	ldr	r1, [r4, r6, lsl #2]
   163a4:	ldr	r0, [sl]
   163a8:	bl	12f1c <ftello64@plt+0x1510>
   163ac:	b	163cc <ftello64@plt+0x49c0>
   163b0:	ldr	r1, [r4, r6, lsl #2]
   163b4:	ldr	r0, [sl]
   163b8:	bl	12fec <ftello64@plt+0x15e0>
   163bc:	b	163cc <ftello64@plt+0x49c0>
   163c0:	ldr	r1, [r4, r6, lsl #2]
   163c4:	ldr	r0, [sl]
   163c8:	bl	15fb0 <ftello64@plt+0x45a4>
   163cc:	mov	r9, #1
   163d0:	add	r6, r6, #1
   163d4:	cmp	r6, r5
   163d8:	blt	16194 <ftello64@plt+0x4788>
   163dc:	sub	r0, r9, #1
   163e0:	cmp	r0, #7
   163e4:	bhi	16470 <ftello64@plt+0x4a64>
   163e8:	mov	r6, #1
   163ec:	add	r1, pc, #0
   163f0:	ldr	pc, [r1, r0, lsl #2]
   163f4:	andeq	r6, r1, r4, ror r4
   163f8:	andeq	r6, r1, r4, lsl r4
   163fc:	andeq	r6, r1, r0, lsr #8
   16400:	andeq	r6, r1, ip, lsr #8
   16404:	andeq	r6, r1, r8, lsr r4
   16408:	andeq	r6, r1, r4, asr #8
   1640c:	andeq	r6, r1, r0, asr r4
   16410:	andeq	r6, r1, ip, asr r4
   16414:	movw	r2, #60921	; 0xedf9
   16418:	movt	r2, #1
   1641c:	b	16464 <ftello64@plt+0x4a58>
   16420:	movw	r2, #60961	; 0xee21
   16424:	movt	r2, #1
   16428:	b	16464 <ftello64@plt+0x4a58>
   1642c:	movw	r2, #61015	; 0xee57
   16430:	movt	r2, #1
   16434:	b	16464 <ftello64@plt+0x4a58>
   16438:	movw	r2, #61053	; 0xee7d
   1643c:	movt	r2, #1
   16440:	b	16464 <ftello64@plt+0x4a58>
   16444:	movw	r2, #61127	; 0xeec7
   16448:	movt	r2, #1
   1644c:	b	16464 <ftello64@plt+0x4a58>
   16450:	movw	r2, #61090	; 0xeea2
   16454:	movt	r2, #1
   16458:	b	16464 <ftello64@plt+0x4a58>
   1645c:	movw	r2, #61161	; 0xeee9
   16460:	movt	r2, #1
   16464:	mov	r0, #0
   16468:	mov	r1, #0
   1646c:	bl	117cc <error@plt>
   16470:	mov	r6, #0
   16474:	mov	r0, r6
   16478:	sub	sp, fp, #28
   1647c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16480:	mov	r6, #0
   16484:	movw	r2, #60848	; 0xedb0
   16488:	movt	r2, #1
   1648c:	mov	r0, #0
   16490:	mov	r1, #0
   16494:	mov	r3, r7
   16498:	bl	117cc <error@plt>
   1649c:	b	16474 <ftello64@plt+0x4a68>
   164a0:	push	{r4, sl, fp, lr}
   164a4:	add	fp, sp, #8
   164a8:	mov	r4, r1
   164ac:	ldrb	r1, [r2]
   164b0:	tst	r1, #1
   164b4:	beq	16514 <ftello64@plt+0x4b08>
   164b8:	ldr	r1, [r2, #4]
   164bc:	str	r1, [r4, #16]
   164c0:	movw	r1, #35139	; 0x8943
   164c4:	mov	r2, r4
   164c8:	bl	17e14 <argp_usage@@Base+0x27c>
   164cc:	cmn	r0, #1
   164d0:	bgt	164ec <ftello64@plt+0x4ae0>
   164d4:	bl	11880 <__errno_location@plt>
   164d8:	ldr	r1, [r0]
   164dc:	movw	r2, #61202	; 0xef12
   164e0:	movt	r2, #1
   164e4:	mov	r0, #0
   164e8:	bl	117cc <error@plt>
   164ec:	movw	r0, #2964	; 0xb94
   164f0:	movt	r0, #3
   164f4:	ldr	r0, [r0]
   164f8:	cmp	r0, #0
   164fc:	beq	16514 <ftello64@plt+0x4b08>
   16500:	ldr	r2, [r4, #16]
   16504:	movw	r0, #61223	; 0xef27
   16508:	movt	r0, #1
   1650c:	mov	r1, r4
   16510:	bl	116dc <printf@plt>
   16514:	mov	r0, #0
   16518:	pop	{r4, sl, fp, pc}
   1651c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16520:	add	fp, sp, #28
   16524:	sub	sp, sp, #44	; 0x2c
   16528:	mov	r6, #0
   1652c:	mov	r0, #2
   16530:	mov	r1, #2
   16534:	mov	r2, #0
   16538:	bl	119ac <socket@plt>
   1653c:	str	r0, [sp, #4]
   16540:	cmp	r0, #0
   16544:	blt	166b0 <ftello64@plt+0x4ca4>
   16548:	movw	r0, #61313	; 0xef81
   1654c:	movt	r0, #1
   16550:	mov	r6, #0
   16554:	sub	r2, fp, #32
   16558:	mov	r1, #0
   1655c:	bl	184ec <_obstack_memory_used@@Base+0x3a8>
   16560:	cmp	r0, #0
   16564:	beq	166b0 <ftello64@plt+0x4ca4>
   16568:	mov	r5, r0
   1656c:	mov	r4, #0
   16570:	ldr	r6, [fp, #-32]	; 0xffffffe0
   16574:	sub	r1, r5, r0
   16578:	add	r2, r1, r6
   1657c:	add	r0, r0, #1
   16580:	mov	r1, #58	; 0x3a
   16584:	bl	118e0 <memchr@plt>
   16588:	add	r4, r4, #8
   1658c:	cmp	r0, #0
   16590:	bne	16574 <ftello64@plt+0x4b68>
   16594:	mov	r0, r4
   16598:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1659c:	cmp	r0, #0
   165a0:	beq	1668c <ftello64@plt+0x4c80>
   165a4:	mov	r6, r0
   165a8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   165ac:	mov	r0, r5
   165b0:	mov	r1, #58	; 0x3a
   165b4:	bl	118e0 <memchr@plt>
   165b8:	cmp	r0, #0
   165bc:	mov	r8, #0
   165c0:	beq	16670 <ftello64@plt+0x4c64>
   165c4:	mov	r7, r0
   165c8:	add	r9, sp, #8
   165cc:	mov	sl, #0
   165d0:	mov	r1, r7
   165d4:	mov	r0, #0
   165d8:	strb	r0, [r1], #1
   165dc:	sub	r0, r1, #1
   165e0:	ldrb	r1, [r1, #-2]
   165e4:	cmp	r1, #32
   165e8:	beq	165f8 <ftello64@plt+0x4bec>
   165ec:	cmp	r1, #10
   165f0:	mov	r1, r0
   165f4:	bne	165dc <ftello64@plt+0x4bd0>
   165f8:	bl	11760 <strdup@plt>
   165fc:	mov	r4, r0
   16600:	add	r8, sl, #1
   16604:	mov	r0, r6
   16608:	str	r8, [r0, sl, lsl #3]!
   1660c:	str	r4, [r0, #4]
   16610:	mov	r0, r9
   16614:	mov	r1, r4
   16618:	bl	117b4 <strcpy@plt>
   1661c:	mvn	r0, #0
   16620:	str	r0, [sp, #24]
   16624:	ldr	r0, [sp, #4]
   16628:	movw	r1, #35123	; 0x8933
   1662c:	mov	r2, r9
   16630:	bl	17e14 <argp_usage@@Base+0x27c>
   16634:	cmp	r0, #0
   16638:	ldrge	r0, [sp, #24]
   1663c:	strge	r0, [r6, sl, lsl #3]
   16640:	cmp	r4, #0
   16644:	beq	1668c <ftello64@plt+0x4c80>
   16648:	sub	r0, r5, r7
   1664c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16650:	add	r2, r0, r1
   16654:	mov	r0, r7
   16658:	mov	r1, #58	; 0x3a
   1665c:	bl	118e0 <memchr@plt>
   16660:	mov	r7, r0
   16664:	cmp	r0, #0
   16668:	mov	sl, r8
   1666c:	bne	165d0 <ftello64@plt+0x4bc4>
   16670:	mov	r0, r6
   16674:	mov	r1, #0
   16678:	str	r1, [r0, r8, lsl #3]!
   1667c:	str	r1, [r0, #4]
   16680:	mov	r0, r5
   16684:	bl	17d24 <argp_usage@@Base+0x18c>
   16688:	b	166b0 <ftello64@plt+0x4ca4>
   1668c:	bl	11880 <__errno_location@plt>
   16690:	mov	r4, r0
   16694:	ldr	r6, [r0]
   16698:	ldr	r0, [sp, #4]
   1669c:	bl	119e8 <close@plt>
   166a0:	mov	r0, r5
   166a4:	bl	17d24 <argp_usage@@Base+0x18c>
   166a8:	str	r6, [r4]
   166ac:	mov	r6, #0
   166b0:	mov	r0, r6
   166b4:	sub	sp, fp, #28
   166b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166c0:	add	fp, sp, #28
   166c4:	sub	sp, sp, #12
   166c8:	mov	r0, #0
   166cc:	str	r0, [sp, #8]
   166d0:	str	r0, [sp, #4]
   166d4:	movw	r0, #61313	; 0xef81
   166d8:	movt	r0, #1
   166dc:	movw	r1, #57752	; 0xe198
   166e0:	movt	r1, #1
   166e4:	bl	11970 <fopen64@plt>
   166e8:	cmp	r0, #0
   166ec:	beq	1683c <ftello64@plt+0x4e30>
   166f0:	mov	sl, r0
   166f4:	add	r0, sp, #8
   166f8:	add	r1, sp, #4
   166fc:	mov	r2, sl
   16700:	bl	119b8 <getline@plt>
   16704:	cmp	r0, #0
   16708:	blt	16864 <ftello64@plt+0x4e58>
   1670c:	add	r0, sp, #8
   16710:	add	r1, sp, #4
   16714:	mov	r2, sl
   16718:	bl	119b8 <getline@plt>
   1671c:	cmn	r0, #1
   16720:	ble	16864 <ftello64@plt+0x4e58>
   16724:	ldr	r0, [sp, #8]
   16728:	bl	168c8 <ftello64@plt+0x4ebc>
   1672c:	str	r0, [sp]
   16730:	add	r0, sp, #8
   16734:	add	r1, sp, #4
   16738:	mov	r2, sl
   1673c:	bl	119b8 <getline@plt>
   16740:	cmp	r0, #1
   16744:	blt	168b0 <ftello64@plt+0x4ea4>
   16748:	movw	r4, #2988	; 0xbac
   1674c:	movt	r4, #3
   16750:	mov	r0, #120	; 0x78
   16754:	bl	18c04 <_obstack_memory_used@@Base+0xac0>
   16758:	mov	r6, r0
   1675c:	ldr	r7, [sp, #8]
   16760:	ldrb	r5, [r7]
   16764:	cmp	r5, #0
   16768:	beq	1679c <ftello64@plt+0x4d90>
   1676c:	ands	r0, r5, #128	; 0x80
   16770:	bne	1679c <ftello64@plt+0x4d90>
   16774:	bl	11838 <__ctype_b_loc@plt>
   16778:	ldr	r0, [r0]
   1677c:	add	r1, r0, r5, lsl #1
   16780:	ldrb	r1, [r1, #1]
   16784:	tst	r1, #32
   16788:	ldrbne	r5, [r7, #1]!
   1678c:	cmpne	r5, #0
   16790:	beq	1679c <ftello64@plt+0x4d90>
   16794:	ands	r1, r5, #128	; 0x80
   16798:	beq	1677c <ftello64@plt+0x4d70>
   1679c:	mov	r0, r7
   167a0:	mov	r1, #58	; 0x3a
   167a4:	bl	11868 <strchr@plt>
   167a8:	cmp	r0, #0
   167ac:	beq	16888 <ftello64@plt+0x4e7c>
   167b0:	mov	r5, r0
   167b4:	sub	r8, r0, r7
   167b8:	add	r0, r8, #1
   167bc:	bl	18948 <_obstack_memory_used@@Base+0x804>
   167c0:	mov	r9, r0
   167c4:	str	r0, [r6, #4]
   167c8:	mov	r1, r7
   167cc:	mov	r2, r8
   167d0:	bl	11730 <memcpy@plt>
   167d4:	mov	r0, #0
   167d8:	strb	r0, [r9, r8]
   167dc:	mov	r7, #0
   167e0:	ldr	r0, [sp]
   167e4:	movw	r1, #61556	; 0xf074
   167e8:	movt	r1, #1
   167ec:	ldr	r2, [r1, r0, lsl #2]
   167f0:	add	r0, r5, #1
   167f4:	mov	r1, r6
   167f8:	blx	r2
   167fc:	cmp	r0, #0
   16800:	beq	16888 <ftello64@plt+0x4e7c>
   16804:	str	r7, [r6]
   16808:	ldr	r0, [r4]
   1680c:	cmp	r0, #0
   16810:	movweq	r0, #2992	; 0xbb0
   16814:	movteq	r0, #3
   16818:	str	r6, [r0]
   1681c:	str	r6, [r4]
   16820:	add	r0, sp, #8
   16824:	add	r1, sp, #4
   16828:	mov	r2, sl
   1682c:	bl	119b8 <getline@plt>
   16830:	cmp	r0, #0
   16834:	bgt	16750 <ftello64@plt+0x4d44>
   16838:	b	168b0 <ftello64@plt+0x4ea4>
   1683c:	bl	11880 <__errno_location@plt>
   16840:	ldr	r1, [r0]
   16844:	movw	r2, #61327	; 0xef8f
   16848:	movt	r2, #1
   1684c:	movw	r3, #61313	; 0xef81
   16850:	movt	r3, #1
   16854:	mov	r0, #0
   16858:	bl	117cc <error@plt>
   1685c:	sub	sp, fp, #28
   16860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16864:	bl	11880 <__errno_location@plt>
   16868:	ldr	r1, [r0]
   1686c:	movw	r2, #61342	; 0xef9e
   16870:	movt	r2, #1
   16874:	movw	r3, #61313	; 0xef81
   16878:	movt	r3, #1
   1687c:	mov	r0, #0
   16880:	bl	117cc <error@plt>
   16884:	b	168b0 <ftello64@plt+0x4ea4>
   16888:	bl	11880 <__errno_location@plt>
   1688c:	ldr	r1, [r0]
   16890:	movw	r2, #61342	; 0xef9e
   16894:	movt	r2, #1
   16898:	movw	r3, #61313	; 0xef81
   1689c:	movt	r3, #1
   168a0:	mov	r0, #0
   168a4:	bl	117cc <error@plt>
   168a8:	mov	r0, r6
   168ac:	bl	17d24 <argp_usage@@Base+0x18c>
   168b0:	mov	r0, sl
   168b4:	bl	118ec <fclose@plt>
   168b8:	ldr	r0, [sp, #8]
   168bc:	bl	17d24 <argp_usage@@Base+0x18c>
   168c0:	sub	sp, fp, #28
   168c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168c8:	push	{r4, sl, fp, lr}
   168cc:	add	fp, sp, #8
   168d0:	mov	r4, r0
   168d4:	movw	r1, #58246	; 0xe386
   168d8:	movt	r1, #1
   168dc:	bl	116a0 <strstr@plt>
   168e0:	mov	r1, r0
   168e4:	mov	r0, #2
   168e8:	cmp	r1, #0
   168ec:	popne	{r4, sl, fp, pc}
   168f0:	movw	r1, #58180	; 0xe344
   168f4:	movt	r1, #1
   168f8:	mov	r0, r4
   168fc:	bl	116a0 <strstr@plt>
   16900:	cmp	r0, #0
   16904:	movwne	r0, #1
   16908:	pop	{r4, sl, fp, pc}
   1690c:	push	{r4, r5, r6, r7, fp, lr}
   16910:	add	fp, sp, #16
   16914:	sub	sp, sp, #40	; 0x28
   16918:	mov	r4, r1
   1691c:	add	r1, r1, #100	; 0x64
   16920:	str	r1, [sp, #32]
   16924:	add	ip, r4, #68	; 0x44
   16928:	add	lr, r4, #104	; 0x68
   1692c:	add	r3, r4, #52	; 0x34
   16930:	add	r1, r4, #44	; 0x2c
   16934:	add	r2, r4, #16
   16938:	add	r5, r4, #84	; 0x54
   1693c:	add	r6, r4, #88	; 0x58
   16940:	add	r7, r4, #48	; 0x30
   16944:	str	r7, [sp]
   16948:	str	r6, [sp, #4]
   1694c:	str	r5, [sp, #8]
   16950:	str	r2, [sp, #12]
   16954:	add	r2, sp, #16
   16958:	stm	r2, {r1, r3, lr}
   1695c:	str	ip, [sp, #28]
   16960:	add	r2, r4, #8
   16964:	add	r3, r4, #40	; 0x28
   16968:	movw	r1, #61355	; 0xefab
   1696c:	movt	r1, #1
   16970:	bl	11934 <sscanf@plt>
   16974:	mov	r1, #0
   16978:	vmov.i32	q8, #0	; 0x00000000
   1697c:	str	r1, [r4, #56]	; 0x38
   16980:	add	r1, r4, #24
   16984:	vst1.64	{d16-d17}, [r1]
   16988:	sub	r0, r0, #11
   1698c:	clz	r0, r0
   16990:	lsr	r0, r0, #5
   16994:	sub	sp, fp, #16
   16998:	pop	{r4, r5, r6, r7, fp, pc}
   1699c:	push	{r4, r5, r6, r7, fp, lr}
   169a0:	add	fp, sp, #16
   169a4:	sub	sp, sp, #48	; 0x30
   169a8:	mov	r4, r1
   169ac:	add	r1, r1, #100	; 0x64
   169b0:	add	r2, r4, #68	; 0x44
   169b4:	add	r3, r4, #104	; 0x68
   169b8:	str	r3, [sp, #32]
   169bc:	str	r2, [sp, #36]	; 0x24
   169c0:	str	r1, [sp, #40]	; 0x28
   169c4:	add	ip, r4, #52	; 0x34
   169c8:	add	lr, r4, #44	; 0x2c
   169cc:	add	r3, r4, #16
   169d0:	add	r1, r4, #32
   169d4:	add	r2, r4, #84	; 0x54
   169d8:	add	r5, r4, #88	; 0x58
   169dc:	add	r6, r4, #48	; 0x30
   169e0:	add	r7, r4, #40	; 0x28
   169e4:	str	r7, [sp]
   169e8:	str	r6, [sp, #4]
   169ec:	str	r5, [sp, #8]
   169f0:	str	r2, [sp, #12]
   169f4:	add	r2, sp, #16
   169f8:	stm	r2, {r1, r3, lr}
   169fc:	str	ip, [sp, #28]
   16a00:	add	r2, r4, #24
   16a04:	add	r3, r4, #8
   16a08:	movw	r1, #61401	; 0xefd9
   16a0c:	movt	r1, #1
   16a10:	bl	11934 <sscanf@plt>
   16a14:	mov	r1, #0
   16a18:	str	r1, [r4, #56]	; 0x38
   16a1c:	sub	r0, r0, #13
   16a20:	clz	r0, r0
   16a24:	lsr	r0, r0, #5
   16a28:	sub	sp, fp, #16
   16a2c:	pop	{r4, r5, r6, r7, fp, pc}
   16a30:	push	{r4, r5, r6, r7, fp, lr}
   16a34:	add	fp, sp, #16
   16a38:	sub	sp, sp, #56	; 0x38
   16a3c:	add	ip, r1, #64	; 0x40
   16a40:	add	lr, r1, #100	; 0x64
   16a44:	add	r2, r1, #68	; 0x44
   16a48:	add	r3, r1, #104	; 0x68
   16a4c:	add	r4, r1, #52	; 0x34
   16a50:	add	r5, r1, #44	; 0x2c
   16a54:	str	r5, [sp, #32]
   16a58:	str	r4, [sp, #36]	; 0x24
   16a5c:	str	r3, [sp, #40]	; 0x28
   16a60:	str	r2, [sp, #44]	; 0x2c
   16a64:	str	lr, [sp, #48]	; 0x30
   16a68:	str	ip, [sp, #52]	; 0x34
   16a6c:	add	ip, r1, #16
   16a70:	add	lr, r1, #32
   16a74:	add	r5, r1, #56	; 0x38
   16a78:	add	r4, r1, #60	; 0x3c
   16a7c:	add	r2, r1, #84	; 0x54
   16a80:	add	r3, r1, #88	; 0x58
   16a84:	add	r6, r1, #48	; 0x30
   16a88:	add	r7, r1, #40	; 0x28
   16a8c:	str	r7, [sp]
   16a90:	str	r6, [sp, #4]
   16a94:	str	r3, [sp, #8]
   16a98:	add	r3, sp, #12
   16a9c:	stm	r3, {r2, r4, r5, lr}
   16aa0:	str	ip, [sp, #28]
   16aa4:	add	r2, r1, #24
   16aa8:	add	r3, r1, #8
   16aac:	movw	r1, #61457	; 0xf011
   16ab0:	movt	r1, #1
   16ab4:	bl	11934 <sscanf@plt>
   16ab8:	sub	r0, r0, #16
   16abc:	clz	r0, r0
   16ac0:	lsr	r0, r0, #5
   16ac4:	sub	sp, fp, #16
   16ac8:	pop	{r4, r5, r6, r7, fp, pc}
   16acc:	mov	r3, r0
   16ad0:	mov	r0, #7
   16ad4:	cmp	r3, #84	; 0x54
   16ad8:	bxne	lr
   16adc:	push	{fp, lr}
   16ae0:	mov	fp, sp
   16ae4:	ldr	r0, [r2, #28]
   16ae8:	ldr	r0, [r0]
   16aec:	bl	15fb0 <ftello64@plt+0x45a4>
   16af0:	mov	r0, #0
   16af4:	pop	{fp, lr}
   16af8:	bx	lr

00016afc <argp_parse@@Base>:
   16afc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16b00:	add	fp, sp, #24
   16b04:	sub	sp, sp, #128	; 0x80
   16b08:	mov	r6, r3
   16b0c:	mov	r4, r2
   16b10:	mov	r8, r1
   16b14:	mov	r7, r0
   16b18:	mov	r0, #0
   16b1c:	str	r0, [fp, #-152]	; 0xffffff68
   16b20:	tst	r3, #1
   16b24:	bne	16b60 <argp_parse@@Base+0x64>
   16b28:	movw	r0, #2772	; 0xad4
   16b2c:	movt	r0, #3
   16b30:	ldr	r1, [r0]
   16b34:	cmp	r1, #0
   16b38:	ldreq	r1, [r4]
   16b3c:	streq	r1, [r0]
   16b40:	movw	r5, #2768	; 0xad0
   16b44:	movt	r5, #3
   16b48:	ldr	r0, [r5]
   16b4c:	cmp	r0, #0
   16b50:	bne	16b60 <argp_parse@@Base+0x64>
   16b54:	ldr	r0, [r4]
   16b58:	bl	17ca0 <argp_usage@@Base+0x108>
   16b5c:	str	r0, [r5]
   16b60:	ldr	ip, [fp, #12]
   16b64:	tst	r6, #16
   16b68:	bne	16c14 <argp_parse@@Base+0x118>
   16b6c:	mov	r3, sp
   16b70:	sub	r0, r3, #64	; 0x40
   16b74:	mov	sp, r0
   16b78:	mov	r5, sp
   16b7c:	sub	r1, r5, #32
   16b80:	mov	sp, r1
   16b84:	vmov.i32	q8, #0	; 0x00000000
   16b88:	sub	r5, r5, #20
   16b8c:	vst1.32	{d16-d17}, [r5]
   16b90:	mov	r5, r1
   16b94:	vst1.64	{d16-d17}, [r5]!
   16b98:	str	r0, [r5]
   16b9c:	sub	r5, r3, #32
   16ba0:	vst1.64	{d16-d17}, [r5]
   16ba4:	sub	r3, r3, #48	; 0x30
   16ba8:	vst1.64	{d16-d17}, [r3]
   16bac:	mov	r3, #48	; 0x30
   16bb0:	mov	r2, r0
   16bb4:	vst1.64	{d16-d17}, [r2], r3
   16bb8:	vst1.64	{d16-d17}, [r2]
   16bbc:	cmp	r7, #0
   16bc0:	strne	r7, [r0], #16
   16bc4:	movw	r2, #61568	; 0xf080
   16bc8:	movt	r2, #1
   16bcc:	mov	r3, r0
   16bd0:	str	r2, [r3], #16
   16bd4:	movw	r2, #3000	; 0xbb8
   16bd8:	movt	r2, #3
   16bdc:	ldr	r2, [r2]
   16be0:	cmp	r2, #0
   16be4:	movweq	r2, #2892	; 0xb4c
   16be8:	movteq	r2, #3
   16bec:	ldreq	r2, [r2]
   16bf0:	cmpeq	r2, #0
   16bf4:	beq	16c08 <argp_parse@@Base+0x10c>
   16bf8:	movw	r0, #61596	; 0xf09c
   16bfc:	movt	r0, #1
   16c00:	str	r0, [r3]
   16c04:	mov	r0, r3
   16c08:	mov	r2, #0
   16c0c:	str	r2, [r0, #16]
   16c10:	b	16c18 <argp_parse@@Base+0x11c>
   16c14:	mov	r1, r7
   16c18:	push	{r6, ip}
   16c1c:	sub	r0, fp, #148	; 0x94
   16c20:	mov	r2, r8
   16c24:	mov	r3, r4
   16c28:	bl	16c7c <argp_parse@@Base+0x180>
   16c2c:	add	sp, sp, #8
   16c30:	cmp	r0, #0
   16c34:	beq	16c40 <argp_parse@@Base+0x144>
   16c38:	sub	sp, fp, #24
   16c3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16c40:	ldr	r4, [fp, #8]
   16c44:	sub	r5, fp, #148	; 0x94
   16c48:	sub	r6, fp, #152	; 0x98
   16c4c:	mov	r0, r5
   16c50:	mov	r1, r6
   16c54:	bl	16f20 <argp_parse@@Base+0x424>
   16c58:	cmp	r0, #0
   16c5c:	beq	16c4c <argp_parse@@Base+0x150>
   16c60:	mov	r1, r0
   16c64:	ldr	r2, [fp, #-152]	; 0xffffff68
   16c68:	sub	r0, fp, #148	; 0x94
   16c6c:	mov	r3, r4
   16c70:	bl	17090 <argp_parse@@Base+0x594>
   16c74:	sub	sp, fp, #24
   16c78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c80:	add	fp, sp, #28
   16c84:	sub	sp, sp, #60	; 0x3c
   16c88:	str	r3, [sp, #12]
   16c8c:	str	r2, [sp, #8]
   16c90:	mov	r7, r1
   16c94:	mov	r4, r0
   16c98:	vmov.i32	q8, #0	; 0x00000000
   16c9c:	mov	r5, #12
   16ca0:	add	r6, sp, #16
   16ca4:	mov	r0, r6
   16ca8:	vst1.64	{d16-d17}, [r0], r5
   16cac:	vst1.32	{d16-d17}, [r0]
   16cb0:	mov	r0, #0
   16cb4:	str	r0, [sp, #48]	; 0x30
   16cb8:	str	r0, [sp, #52]	; 0x34
   16cbc:	str	r0, [sp, #56]	; 0x38
   16cc0:	ldr	r1, [fp, #8]
   16cc4:	mov	r0, #1
   16cc8:	bic	r0, r0, r1, lsr #2
   16ccc:	str	r0, [sp, #44]	; 0x2c
   16cd0:	cmp	r7, #0
   16cd4:	beq	16ce4 <argp_parse@@Base+0x1e8>
   16cd8:	add	r1, sp, #44	; 0x2c
   16cdc:	mov	r0, r7
   16ce0:	bl	174d8 <argp_parse@@Base+0x9dc>
   16ce4:	str	r7, [sp, #4]
   16ce8:	add	r7, sp, #44	; 0x2c
   16cec:	ldm	r7, {r0, r1, r2, r7}
   16cf0:	add	r2, r2, r2, lsl #3
   16cf4:	mov	r3, #36	; 0x24
   16cf8:	add	r9, r3, r2, lsl #2
   16cfc:	add	r8, r9, r7, lsl #2
   16d00:	add	r1, r8, r1, lsl #4
   16d04:	add	sl, r1, #16
   16d08:	add	r0, r0, sl
   16d0c:	add	r0, r0, #1
   16d10:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   16d14:	str	r0, [r4, #120]	; 0x78
   16d18:	cmp	r0, #0
   16d1c:	beq	16f14 <argp_parse@@Base+0x418>
   16d20:	lsl	r2, r7, #2
   16d24:	str	r0, [r4, #48]	; 0x30
   16d28:	add	r1, r0, r9
   16d2c:	str	r1, [r4, #56]	; 0x38
   16d30:	add	r3, r0, r8
   16d34:	add	r0, r0, sl
   16d38:	stmib	r4, {r0, r3}
   16d3c:	mov	r0, #1
   16d40:	str	r0, [r4, #12]
   16d44:	str	r0, [r4, #16]
   16d48:	mov	r8, #1
   16d4c:	mov	r0, #12
   16d50:	vld1.64	{d16-d17}, [r6], r0
   16d54:	add	r0, r4, #20
   16d58:	vld1.32	{d18-d19}, [r6]
   16d5c:	vst1.32	{d16-d17}, [r0]
   16d60:	add	r0, r4, #32
   16d64:	vst1.32	{d18-d19}, [r0]
   16d68:	mov	r6, #0
   16d6c:	mov	r0, r1
   16d70:	mov	r1, #0
   16d74:	bl	118b0 <memset@plt>
   16d78:	mov	r0, r4
   16d7c:	ldr	r1, [sp, #4]
   16d80:	ldr	r5, [fp, #8]
   16d84:	mov	r2, r5
   16d88:	bl	175a4 <argp_parse@@Base+0xaa8>
   16d8c:	vmov.i32	q8, #0	; 0x00000000
   16d90:	add	r0, r4, #84	; 0x54
   16d94:	vst1.32	{d16-d17}, [r0]
   16d98:	ldr	r0, [r4]
   16d9c:	ldr	r7, [r4, #48]	; 0x30
   16da0:	ldr	r1, [r4, #52]	; 0x34
   16da4:	movw	r2, #2776	; 0xad8
   16da8:	movt	r2, #3
   16dac:	ldr	r2, [r2]
   16db0:	movw	r3, #2780	; 0xadc
   16db4:	movt	r3, #3
   16db8:	ldr	r3, [r3]
   16dbc:	str	r8, [r4, #60]	; 0x3c
   16dc0:	str	r0, [r4, #64]	; 0x40
   16dc4:	ldr	r0, [sp, #8]
   16dc8:	str	r0, [r4, #68]	; 0x44
   16dcc:	ldr	r0, [sp, #12]
   16dd0:	str	r0, [r4, #72]	; 0x48
   16dd4:	str	r6, [r4, #76]	; 0x4c
   16dd8:	str	r5, [r4, #80]	; 0x50
   16ddc:	str	r6, [r4, #100]	; 0x64
   16de0:	str	r6, [r4, #104]	; 0x68
   16de4:	add	r0, r4, #108	; 0x6c
   16de8:	stm	r0, {r2, r3, r4}
   16dec:	cmp	r7, r1
   16df0:	ldrcc	r0, [fp, #12]
   16df4:	strcc	r0, [r7, #24]
   16df8:	ldr	r0, [r4, #52]	; 0x34
   16dfc:	cmp	r7, r0
   16e00:	bcs	16e98 <argp_parse@@Base+0x39c>
   16e04:	add	r6, r4, #64	; 0x40
   16e08:	mov	r5, #0
   16e0c:	movw	r9, #3
   16e10:	movt	r9, #256	; 0x100
   16e14:	cmp	r5, #7
   16e18:	cmpne	r5, #0
   16e1c:	bne	16f14 <argp_parse@@Base+0x418>
   16e20:	ldr	r0, [r7, #16]
   16e24:	cmp	r0, #0
   16e28:	ldrne	r1, [r7, #20]
   16e2c:	ldrne	r0, [r0, #28]
   16e30:	ldrne	r0, [r0, r1, lsl #2]
   16e34:	strne	r0, [r7, #24]
   16e38:	ldr	r0, [r7]
   16e3c:	cmp	r0, #0
   16e40:	bne	16e64 <argp_parse@@Base+0x368>
   16e44:	ldr	r0, [r7, #4]
   16e48:	ldr	r0, [r0, #16]
   16e4c:	cmp	r0, #0
   16e50:	ldrne	r0, [r0]
   16e54:	cmpne	r0, #0
   16e58:	ldrne	r0, [r7, #24]
   16e5c:	ldrne	r1, [r7, #28]
   16e60:	strne	r0, [r1]
   16e64:	mov	r0, r7
   16e68:	mov	r1, r6
   16e6c:	mov	r2, r9
   16e70:	mov	r3, #0
   16e74:	bl	17658 <argp_parse@@Base+0xb5c>
   16e78:	mov	r5, r0
   16e7c:	add	r7, r7, #36	; 0x24
   16e80:	ldr	r0, [r4, #52]	; 0x34
   16e84:	cmp	r7, r0
   16e88:	bcc	16e14 <argp_parse@@Base+0x318>
   16e8c:	cmp	r5, #7
   16e90:	cmpne	r5, #0
   16e94:	bne	16f14 <argp_parse@@Base+0x418>
   16e98:	ldr	r0, [r4, #80]	; 0x50
   16e9c:	tst	r0, #2
   16ea0:	bne	16eb4 <argp_parse@@Base+0x3b8>
   16ea4:	mov	r0, #1
   16ea8:	str	r0, [r4, #16]
   16eac:	ldr	r2, [sp, #12]
   16eb0:	b	16ee0 <argp_parse@@Base+0x3e4>
   16eb4:	mov	r1, #0
   16eb8:	str	r1, [r4, #16]
   16ebc:	tst	r0, #1
   16ec0:	ldr	r2, [sp, #12]
   16ec4:	beq	16ee0 <argp_parse@@Base+0x3e4>
   16ec8:	ldr	r0, [r4, #68]	; 0x44
   16ecc:	ldr	r1, [r4, #72]	; 0x48
   16ed0:	sub	r1, r1, #4
   16ed4:	add	r0, r0, #1
   16ed8:	str	r0, [r4, #68]	; 0x44
   16edc:	str	r1, [r4, #72]	; 0x48
   16ee0:	ldr	r0, [r4, #72]	; 0x48
   16ee4:	cmp	r0, r2
   16ee8:	beq	16efc <argp_parse@@Base+0x400>
   16eec:	movw	r0, #2768	; 0xad0
   16ef0:	movt	r0, #3
   16ef4:	ldr	r0, [r0]
   16ef8:	b	16f0c <argp_parse@@Base+0x410>
   16efc:	ldr	r0, [r2]
   16f00:	cmp	r0, #0
   16f04:	beq	16eec <argp_parse@@Base+0x3f0>
   16f08:	bl	17ca0 <argp_usage@@Base+0x108>
   16f0c:	str	r0, [r4, #104]	; 0x68
   16f10:	mov	r5, #0
   16f14:	mov	r0, r5
   16f18:	sub	sp, fp, #28
   16f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f20:	push	{r4, r5, r6, r7, fp, lr}
   16f24:	add	fp, sp, #16
   16f28:	sub	sp, sp, #8
   16f2c:	mov	r7, r1
   16f30:	mov	r5, r0
   16f34:	ldr	r0, [r0, #88]	; 0x58
   16f38:	cmp	r0, #0
   16f3c:	beq	16f50 <argp_parse@@Base+0x454>
   16f40:	ldr	r1, [r5, #76]	; 0x4c
   16f44:	cmp	r1, r0
   16f48:	movlt	r0, #0
   16f4c:	strlt	r0, [r5, #88]	; 0x58
   16f50:	ldr	r0, [r5, #60]	; 0x3c
   16f54:	cmp	r0, #0
   16f58:	beq	16f68 <argp_parse@@Base+0x46c>
   16f5c:	ldr	r0, [r5, #88]	; 0x58
   16f60:	cmp	r0, #0
   16f64:	beq	16fa0 <argp_parse@@Base+0x4a4>
   16f68:	ldr	r1, [r5, #68]	; 0x44
   16f6c:	ldr	r0, [r5, #76]	; 0x4c
   16f70:	mov	r2, #1
   16f74:	cmp	r0, r1
   16f78:	bge	17080 <argp_parse@@Base+0x584>
   16f7c:	ldrb	r1, [r5, #80]	; 0x50
   16f80:	tst	r1, #4
   16f84:	bne	17080 <argp_parse@@Base+0x584>
   16f88:	add	r1, r0, #1
   16f8c:	str	r1, [r5, #76]	; 0x4c
   16f90:	ldr	r1, [r5, #72]	; 0x48
   16f94:	ldr	r0, [r1, r0, lsl #2]
   16f98:	str	r0, [r5, #24]
   16f9c:	b	1703c <argp_parse@@Base+0x540>
   16fa0:	mvn	r0, #0
   16fa4:	str	r0, [r5, #20]
   16fa8:	add	r2, r5, #68	; 0x44
   16fac:	ldm	r2, {r0, r1, r2}
   16fb0:	str	r2, [r5, #12]
   16fb4:	add	r6, r5, #12
   16fb8:	ldmib	r5, {r2, r3}
   16fbc:	ldrb	r4, [r5, #80]	; 0x50
   16fc0:	tst	r4, #64	; 0x40
   16fc4:	bne	16fd8 <argp_parse@@Base+0x4dc>
   16fc8:	mov	r4, #0
   16fcc:	stm	sp, {r4, r6}
   16fd0:	bl	17d78 <argp_usage@@Base+0x1e0>
   16fd4:	b	16fe4 <argp_parse@@Base+0x4e8>
   16fd8:	mov	r4, #0
   16fdc:	stm	sp, {r4, r6}
   16fe0:	bl	17ddc <argp_usage@@Base+0x244>
   16fe4:	mov	r1, r0
   16fe8:	ldr	r6, [r5, #12]
   16fec:	str	r6, [r5, #76]	; 0x4c
   16ff0:	cmp	r0, #63	; 0x3f
   16ff4:	beq	1705c <argp_parse@@Base+0x560>
   16ff8:	cmp	r1, #1
   16ffc:	beq	1703c <argp_parse@@Base+0x540>
   17000:	cmn	r1, #1
   17004:	bne	1706c <argp_parse@@Base+0x570>
   17008:	mov	r0, #0
   1700c:	str	r0, [r5, #60]	; 0x3c
   17010:	cmp	r6, #2
   17014:	blt	16f68 <argp_parse@@Base+0x46c>
   17018:	ldr	r0, [r5, #72]	; 0x48
   1701c:	add	r0, r0, r6, lsl #2
   17020:	ldr	r0, [r0, #-4]
   17024:	movw	r1, #62046	; 0xf25e
   17028:	movt	r1, #1
   1702c:	bl	116c4 <strcmp@plt>
   17030:	cmp	r0, #0
   17034:	streq	r6, [r5, #88]	; 0x58
   17038:	b	16f68 <argp_parse@@Base+0x46c>
   1703c:	ldr	r1, [r5, #24]
   17040:	mov	r0, r5
   17044:	bl	17960 <argp_parse@@Base+0xe64>
   17048:	mov	r2, #1
   1704c:	cmp	r0, #7
   17050:	beq	17080 <argp_parse@@Base+0x584>
   17054:	sub	sp, fp, #16
   17058:	pop	{r4, r5, r6, r7, fp, pc}
   1705c:	ldr	r0, [r5, #20]
   17060:	mov	r2, #0
   17064:	cmn	r0, #1
   17068:	bne	17080 <argp_parse@@Base+0x584>
   1706c:	mov	r0, r5
   17070:	bl	17a60 <argp_parse@@Base+0xf64>
   17074:	mov	r2, #0
   17078:	cmp	r0, #7
   1707c:	bne	17054 <argp_parse@@Base+0x558>
   17080:	str	r2, [r7]
   17084:	mov	r0, #7
   17088:	sub	sp, fp, #16
   1708c:	pop	{r4, r5, r6, r7, fp, pc}
   17090:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17094:	add	fp, sp, #24
   17098:	mov	r4, r0
   1709c:	cmp	r2, #0
   170a0:	mov	r9, r1
   170a4:	movwne	r9, #0
   170a8:	cmp	r1, #7
   170ac:	movne	r9, r1
   170b0:	movw	r8, #1
   170b4:	movt	r8, #256	; 0x100
   170b8:	cmp	r9, #0
   170bc:	beq	17124 <argp_parse@@Base+0x628>
   170c0:	cmp	r9, #0
   170c4:	beq	17234 <argp_parse@@Base+0x738>
   170c8:	cmp	r9, #7
   170cc:	bne	170e4 <argp_parse@@Base+0x5e8>
   170d0:	ldr	r1, [r4, #108]	; 0x6c
   170d4:	add	r0, r4, #64	; 0x40
   170d8:	mov	r2, #260	; 0x104
   170dc:	bl	19164 <argp_state_help@@Base>
   170e0:	mov	r9, #7
   170e4:	ldr	r5, [r4, #48]	; 0x30
   170e8:	ldr	r0, [r4, #52]	; 0x34
   170ec:	cmp	r5, r0
   170f0:	bcs	17298 <argp_parse@@Base+0x79c>
   170f4:	add	r6, r4, #64	; 0x40
   170f8:	add	r7, r8, #4
   170fc:	mov	r0, r5
   17100:	mov	r1, r6
   17104:	mov	r2, r7
   17108:	mov	r3, #0
   1710c:	bl	17658 <argp_parse@@Base+0xb5c>
   17110:	add	r5, r5, #36	; 0x24
   17114:	ldr	r0, [r4, #52]	; 0x34
   17118:	cmp	r5, r0
   1711c:	bcc	170fc <argp_parse@@Base+0x600>
   17120:	b	17298 <argp_parse@@Base+0x79c>
   17124:	mov	r6, r3
   17128:	ldr	r1, [r4, #68]	; 0x44
   1712c:	ldr	r0, [r4, #76]	; 0x4c
   17130:	cmp	r0, r1
   17134:	bne	171e0 <argp_parse@@Base+0x6e4>
   17138:	add	r7, r4, #64	; 0x40
   1713c:	ldr	r5, [r4, #48]	; 0x30
   17140:	ldr	r1, [r4, #52]	; 0x34
   17144:	mov	r0, #0
   17148:	cmp	r5, r1
   1714c:	bcs	17194 <argp_parse@@Base+0x698>
   17150:	mov	r0, #0
   17154:	add	r9, r8, #1
   17158:	cmp	r0, #7
   1715c:	cmpne	r0, #0
   17160:	bne	17194 <argp_parse@@Base+0x698>
   17164:	ldr	r1, [r5, #12]
   17168:	cmp	r1, #0
   1716c:	bne	17184 <argp_parse@@Base+0x688>
   17170:	mov	r0, r5
   17174:	mov	r1, r7
   17178:	mov	r2, r9
   1717c:	mov	r3, #0
   17180:	bl	17658 <argp_parse@@Base+0xb5c>
   17184:	add	r5, r5, #36	; 0x24
   17188:	ldr	r1, [r4, #52]	; 0x34
   1718c:	cmp	r5, r1
   17190:	bcc	17158 <argp_parse@@Base+0x65c>
   17194:	ldr	r2, [r4, #48]	; 0x30
   17198:	sub	r5, r1, #36	; 0x24
   1719c:	cmp	r5, r2
   171a0:	bcc	171d4 <argp_parse@@Base+0x6d8>
   171a4:	cmp	r0, #7
   171a8:	cmpne	r0, #0
   171ac:	bne	1721c <argp_parse@@Base+0x720>
   171b0:	mov	r0, r5
   171b4:	mov	r1, r7
   171b8:	mov	r2, r8
   171bc:	mov	r3, #0
   171c0:	bl	17658 <argp_parse@@Base+0xb5c>
   171c4:	sub	r5, r5, #36	; 0x24
   171c8:	ldr	r1, [r4, #48]	; 0x30
   171cc:	cmp	r5, r1
   171d0:	bcs	171a4 <argp_parse@@Base+0x6a8>
   171d4:	subs	r9, r0, #7
   171d8:	movne	r9, r0
   171dc:	b	17220 <argp_parse@@Base+0x724>
   171e0:	cmp	r6, #0
   171e4:	beq	171f0 <argp_parse@@Base+0x6f4>
   171e8:	str	r0, [r6]
   171ec:	b	17234 <argp_parse@@Base+0x738>
   171f0:	ldrb	r0, [r4, #80]	; 0x50
   171f4:	tst	r0, #2
   171f8:	bne	170d0 <argp_parse@@Base+0x5d4>
   171fc:	ldr	r0, [r4, #108]	; 0x6c
   17200:	cmp	r0, #0
   17204:	beq	170d0 <argp_parse@@Base+0x5d4>
   17208:	ldr	r2, [r4, #104]	; 0x68
   1720c:	movw	r1, #62070	; 0xf276
   17210:	movt	r1, #1
   17214:	bl	11874 <fprintf@plt>
   17218:	b	170d0 <argp_parse@@Base+0x5d4>
   1721c:	mov	r9, r0
   17220:	cmp	r6, #0
   17224:	ldrne	r0, [r4, #76]	; 0x4c
   17228:	strne	r0, [r6]
   1722c:	cmp	r9, #0
   17230:	bne	170c8 <argp_parse@@Base+0x5cc>
   17234:	ldr	r0, [r4, #48]	; 0x30
   17238:	ldr	r1, [r4, #52]	; 0x34
   1723c:	sub	r5, r1, #36	; 0x24
   17240:	mov	r9, #0
   17244:	cmp	r5, r0
   17248:	bcc	17298 <argp_parse@@Base+0x79c>
   1724c:	add	r6, r4, #64	; 0x40
   17250:	mov	r0, #0
   17254:	add	r7, r8, #3
   17258:	cmp	r0, #7
   1725c:	cmpne	r0, #0
   17260:	bne	17294 <argp_parse@@Base+0x798>
   17264:	mov	r0, r5
   17268:	mov	r1, r6
   1726c:	mov	r2, r7
   17270:	mov	r3, #0
   17274:	bl	17658 <argp_parse@@Base+0xb5c>
   17278:	sub	r5, r5, #36	; 0x24
   1727c:	ldr	r1, [r4, #48]	; 0x30
   17280:	cmp	r5, r1
   17284:	bcs	17258 <argp_parse@@Base+0x75c>
   17288:	subs	r9, r0, #7
   1728c:	movne	r9, r0
   17290:	b	17298 <argp_parse@@Base+0x79c>
   17294:	mov	r9, r0
   17298:	ldr	r0, [r4, #48]	; 0x30
   1729c:	ldr	r1, [r4, #52]	; 0x34
   172a0:	sub	r5, r1, #36	; 0x24
   172a4:	cmp	r5, r0
   172a8:	bcc	172d8 <argp_parse@@Base+0x7dc>
   172ac:	add	r6, r4, #64	; 0x40
   172b0:	add	r7, r8, #6
   172b4:	mov	r0, r5
   172b8:	mov	r1, r6
   172bc:	mov	r2, r7
   172c0:	mov	r3, #0
   172c4:	bl	17658 <argp_parse@@Base+0xb5c>
   172c8:	sub	r5, r5, #36	; 0x24
   172cc:	ldr	r0, [r4, #48]	; 0x30
   172d0:	cmp	r5, r0
   172d4:	bcs	172b4 <argp_parse@@Base+0x7b8>
   172d8:	ldr	r0, [r4, #120]	; 0x78
   172dc:	bl	17d24 <argp_usage@@Base+0x18c>
   172e0:	cmp	r9, #7
   172e4:	movweq	r9, #22
   172e8:	mov	r0, r9
   172ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   172f0:	mov	ip, r0
   172f4:	mov	r0, #0
   172f8:	cmp	r1, #0
   172fc:	beq	1732c <argp_parse@@Base+0x830>
   17300:	ldr	r3, [r1, #52]	; 0x34
   17304:	ldr	r1, [r3, #48]	; 0x30
   17308:	b	17310 <argp_parse@@Base+0x814>
   1730c:	add	r1, r1, #36	; 0x24
   17310:	ldr	r2, [r3, #52]	; 0x34
   17314:	cmp	r1, r2
   17318:	bxcs	lr
   1731c:	ldr	r2, [r1, #4]
   17320:	cmp	r2, ip
   17324:	bne	1730c <argp_parse@@Base+0x810>
   17328:	ldr	r0, [r1, #24]
   1732c:	bx	lr
   17330:	push	{r4, r5, r6, sl, fp, lr}
   17334:	add	fp, sp, #16
   17338:	mov	r5, r2
   1733c:	mov	r6, r1
   17340:	mov	r4, #7
   17344:	cmn	r0, #3
   17348:	bgt	1736c <argp_parse@@Base+0x870>
   1734c:	cmn	r0, #4
   17350:	beq	17398 <argp_parse@@Base+0x89c>
   17354:	cmn	r0, #3
   17358:	bne	173e8 <argp_parse@@Base+0x8ec>
   1735c:	ldr	r1, [r5, #48]	; 0x30
   17360:	mov	r0, r5
   17364:	movw	r2, #513	; 0x201
   17368:	b	17388 <argp_parse@@Base+0x88c>
   1736c:	cmn	r0, #2
   17370:	beq	173f0 <argp_parse@@Base+0x8f4>
   17374:	cmp	r0, #63	; 0x3f
   17378:	bne	173e8 <argp_parse@@Base+0x8ec>
   1737c:	ldr	r1, [r5, #48]	; 0x30
   17380:	mov	r0, r5
   17384:	movw	r2, #634	; 0x27a
   17388:	bl	19164 <argp_state_help@@Base>
   1738c:	mov	r4, #0
   17390:	mov	r0, r4
   17394:	pop	{r4, r5, r6, sl, fp, pc}
   17398:	movw	r0, #61984	; 0xf220
   1739c:	movt	r0, #1
   173a0:	cmp	r6, #0
   173a4:	movne	r0, r6
   173a8:	bl	11964 <atoi@plt>
   173ac:	movw	r5, #2888	; 0xb48
   173b0:	movt	r5, #3
   173b4:	str	r0, [r5]
   173b8:	ldr	r0, [r5]
   173bc:	subs	r0, r0, #1
   173c0:	str	r0, [r5]
   173c4:	mov	r4, #0
   173c8:	blt	173e8 <argp_parse@@Base+0x8ec>
   173cc:	mov	r0, #1
   173d0:	bl	11754 <sleep@plt>
   173d4:	ldr	r0, [r5]
   173d8:	sub	r1, r0, #1
   173dc:	str	r1, [r5]
   173e0:	cmp	r0, #0
   173e4:	bgt	173cc <argp_parse@@Base+0x8d0>
   173e8:	mov	r0, r4
   173ec:	pop	{r4, r5, r6, sl, fp, pc}
   173f0:	movw	r0, #2772	; 0xad4
   173f4:	movt	r0, #3
   173f8:	str	r6, [r0]
   173fc:	mov	r0, r6
   17400:	bl	17ca0 <argp_usage@@Base+0x108>
   17404:	str	r0, [r5, #40]	; 0x28
   17408:	movw	r1, #2768	; 0xad0
   1740c:	movt	r1, #3
   17410:	str	r0, [r1]
   17414:	ldr	r0, [r5, #16]
   17418:	and	r0, r0, #3
   1741c:	mov	r4, #0
   17420:	cmp	r0, #1
   17424:	ldreq	r0, [r5, #8]
   17428:	streq	r6, [r0]
   1742c:	moveq	r0, r4
   17430:	popeq	{r4, r5, r6, sl, fp, pc}
   17434:	mov	r0, r4
   17438:	pop	{r4, r5, r6, sl, fp, pc}
   1743c:	push	{r4, sl, fp, lr}
   17440:	add	fp, sp, #8
   17444:	mov	r1, r0
   17448:	mov	r0, #7
   1744c:	cmp	r1, #86	; 0x56
   17450:	popne	{r4, sl, fp, pc}
   17454:	mov	r4, r2
   17458:	movw	r0, #2892	; 0xb4c
   1745c:	movt	r0, #3
   17460:	ldr	r2, [r0]
   17464:	cmp	r2, #0
   17468:	beq	1747c <argp_parse@@Base+0x980>
   1746c:	ldr	r0, [r4, #48]	; 0x30
   17470:	mov	r1, r4
   17474:	blx	r2
   17478:	b	174bc <argp_parse@@Base+0x9c0>
   1747c:	movw	r0, #3000	; 0xbb8
   17480:	movt	r0, #3
   17484:	ldr	r2, [r0]
   17488:	cmp	r2, #0
   1748c:	beq	174a4 <argp_parse@@Base+0x9a8>
   17490:	ldr	r0, [r4, #48]	; 0x30
   17494:	movw	r1, #62218	; 0xf30a
   17498:	movt	r1, #1
   1749c:	bl	11874 <fprintf@plt>
   174a0:	b	174bc <argp_parse@@Base+0x9c0>
   174a4:	movw	r1, #51925	; 0xcad5
   174a8:	movt	r1, #1
   174ac:	movw	r2, #62011	; 0xf23b
   174b0:	movt	r2, #1
   174b4:	mov	r0, r4
   174b8:	bl	19224 <argp_error@@Base>
   174bc:	ldrb	r1, [r4, #16]
   174c0:	mov	r0, #0
   174c4:	tst	r1, #32
   174c8:	beq	174d0 <argp_parse@@Base+0x9d4>
   174cc:	pop	{r4, sl, fp, pc}
   174d0:	mov	r0, #0
   174d4:	bl	11844 <exit@plt>
   174d8:	push	{r4, r5, r6, r7, fp, lr}
   174dc:	add	fp, sp, #16
   174e0:	mov	r4, r1
   174e4:	ldr	r5, [r0]
   174e8:	ldr	r6, [r0, #16]
   174ec:	cmp	r5, #0
   174f0:	beq	1754c <argp_parse@@Base+0xa50>
   174f4:	ldr	r0, [r4, #8]
   174f8:	add	r0, r0, #1
   174fc:	str	r0, [r4, #8]
   17500:	mov	r0, r5
   17504:	bl	17bf0 <argp_usage@@Base+0x58>
   17508:	mov	r7, #0
   1750c:	cmp	r0, #0
   17510:	bne	17534 <argp_parse@@Base+0xa38>
   17514:	add	r5, r5, #24
   17518:	mov	r7, #0
   1751c:	add	r7, r7, #1
   17520:	mov	r0, r5
   17524:	bl	17bf0 <argp_usage@@Base+0x58>
   17528:	add	r5, r5, #24
   1752c:	cmp	r0, #0
   17530:	beq	1751c <argp_parse@@Base+0xa20>
   17534:	ldr	r0, [r4]
   17538:	add	r1, r7, r7, lsl #1
   1753c:	add	r1, r0, r1
   17540:	mov	r0, r4
   17544:	str	r1, [r0], #4
   17548:	b	17560 <argp_parse@@Base+0xa64>
   1754c:	ldr	r0, [r0, #4]
   17550:	cmp	r0, #0
   17554:	beq	1756c <argp_parse@@Base+0xa70>
   17558:	add	r0, r4, #8
   1755c:	mov	r7, #1
   17560:	ldr	r1, [r0]
   17564:	add	r1, r1, r7
   17568:	str	r1, [r0]
   1756c:	cmp	r6, #0
   17570:	ldrne	r0, [r6]
   17574:	cmpne	r0, #0
   17578:	beq	175a0 <argp_parse@@Base+0xaa4>
   1757c:	add	r5, r6, #16
   17580:	mov	r1, r4
   17584:	bl	174d8 <argp_parse@@Base+0x9dc>
   17588:	ldr	r0, [r4, #12]
   1758c:	add	r0, r0, #1
   17590:	str	r0, [r4, #12]
   17594:	ldr	r0, [r5], #16
   17598:	cmp	r0, #0
   1759c:	bne	17580 <argp_parse@@Base+0xa84>
   175a0:	pop	{r4, r5, r6, r7, fp, pc}
   175a4:	push	{r4, sl, fp, lr}
   175a8:	add	fp, sp, #8
   175ac:	sub	sp, sp, #24
   175b0:	mov	r4, r0
   175b4:	str	r0, [sp, #8]
   175b8:	ldr	r0, [r0, #4]
   175bc:	ldr	r3, [r4, #8]
   175c0:	str	r0, [sp, #12]
   175c4:	str	r3, [sp, #16]
   175c8:	ldr	r0, [r4, #56]	; 0x38
   175cc:	str	r0, [sp, #20]
   175d0:	tst	r2, #8
   175d4:	bne	175f4 <argp_parse@@Base+0xaf8>
   175d8:	tst	r2, #4
   175dc:	beq	17608 <argp_parse@@Base+0xb0c>
   175e0:	ldr	r0, [sp, #12]
   175e4:	add	r2, r0, #1
   175e8:	str	r2, [sp, #12]
   175ec:	mov	r2, #43	; 0x2b
   175f0:	b	17604 <argp_parse@@Base+0xb08>
   175f4:	ldr	r0, [sp, #12]
   175f8:	add	r2, r0, #1
   175fc:	str	r2, [sp, #12]
   17600:	mov	r2, #45	; 0x2d
   17604:	strb	r2, [r0]
   17608:	ldr	r0, [sp, #12]
   1760c:	mov	r2, #0
   17610:	strb	r2, [r0]
   17614:	ldr	r0, [sp, #16]
   17618:	str	r2, [r0]
   1761c:	str	r1, [r4]
   17620:	cmp	r1, #0
   17624:	beq	17648 <argp_parse@@Base+0xb4c>
   17628:	ldr	r3, [r4, #48]	; 0x30
   1762c:	add	r0, sp, #8
   17630:	str	r0, [sp]
   17634:	mov	r0, r1
   17638:	mov	r1, #0
   1763c:	mov	r2, #0
   17640:	bl	176b4 <argp_parse@@Base+0xbb8>
   17644:	b	1764c <argp_parse@@Base+0xb50>
   17648:	ldr	r0, [r4, #48]	; 0x30
   1764c:	str	r0, [r4, #52]	; 0x34
   17650:	sub	sp, fp, #8
   17654:	pop	{r4, sl, fp, pc}
   17658:	ldr	ip, [r0]
   1765c:	cmp	ip, #0
   17660:	moveq	r0, #7
   17664:	bxeq	lr
   17668:	push	{r4, r5, fp, lr}
   1766c:	add	fp, sp, #8
   17670:	mov	r5, r1
   17674:	mov	r4, r0
   17678:	ldr	r0, [r0, #32]
   1767c:	str	r0, [r1, #36]	; 0x24
   17680:	ldr	r0, [r4, #24]
   17684:	str	r0, [r1, #28]
   17688:	ldr	r0, [r4, #28]
   1768c:	str	r0, [r1, #32]
   17690:	ldr	r0, [r4, #12]
   17694:	str	r0, [r1, #20]
   17698:	mov	r0, r2
   1769c:	mov	r1, r3
   176a0:	mov	r2, r5
   176a4:	blx	ip
   176a8:	ldr	r1, [r5, #36]	; 0x24
   176ac:	str	r1, [r4, #32]
   176b0:	pop	{r4, r5, fp, pc}
   176b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176b8:	add	fp, sp, #28
   176bc:	sub	sp, sp, #20
   176c0:	mov	r4, r3
   176c4:	str	r2, [sp, #16]
   176c8:	str	r1, [sp, #12]
   176cc:	ldr	r5, [r0]
   176d0:	ldr	r7, [r0, #16]
   176d4:	ldr	r6, [fp, #8]
   176d8:	cmp	r5, #0
   176dc:	str	r0, [sp, #8]
   176e0:	beq	17834 <argp_parse@@Base+0xd38>
   176e4:	mov	r0, r5
   176e8:	bl	17bf0 <argp_usage@@Base+0x58>
   176ec:	cmp	r0, #0
   176f0:	bne	17840 <argp_parse@@Base+0xd44>
   176f4:	mov	sl, #0
   176f8:	mov	r9, r5
   176fc:	ldrb	r0, [r5, #12]
   17700:	tst	r0, #4
   17704:	moveq	r9, r5
   17708:	ldrb	r0, [r9, #12]
   1770c:	tst	r0, #8
   17710:	bne	1781c <argp_parse@@Base+0xd20>
   17714:	mov	r0, r5
   17718:	bl	17bac <argp_usage@@Base+0x14>
   1771c:	cmp	r0, #0
   17720:	beq	17780 <argp_parse@@Base+0xc84>
   17724:	ldr	r0, [r5, #4]
   17728:	ldr	r1, [r6, #4]
   1772c:	add	r2, r1, #1
   17730:	str	r2, [r6, #4]
   17734:	strb	r0, [r1]
   17738:	ldr	r0, [r9, #8]
   1773c:	cmp	r0, #0
   17740:	beq	17778 <argp_parse@@Base+0xc7c>
   17744:	ldr	r0, [r6, #4]
   17748:	add	r1, r0, #1
   1774c:	str	r1, [r6, #4]
   17750:	mov	r1, #58	; 0x3a
   17754:	strb	r1, [r0]
   17758:	ldrb	r0, [r9, #12]
   1775c:	tst	r0, #1
   17760:	beq	17778 <argp_parse@@Base+0xc7c>
   17764:	ldr	r0, [r6, #4]
   17768:	add	r1, r0, #1
   1776c:	str	r1, [r6, #4]
   17770:	mov	r1, #58	; 0x3a
   17774:	strb	r1, [r0]
   17778:	ldr	r0, [r6, #4]
   1777c:	strb	sl, [r0]
   17780:	ldr	r1, [r5]
   17784:	cmp	r1, #0
   17788:	beq	1781c <argp_parse@@Base+0xd20>
   1778c:	ldr	r8, [r6]
   17790:	ldr	r0, [r8, #8]
   17794:	bl	17900 <argp_parse@@Base+0xe04>
   17798:	cmn	r0, #1
   1779c:	bgt	1781c <argp_parse@@Base+0xd20>
   177a0:	ldr	r0, [r6, #8]
   177a4:	ldr	r1, [r5]
   177a8:	str	r1, [r0]
   177ac:	ldr	r0, [r9, #8]
   177b0:	cmp	r0, #0
   177b4:	beq	177cc <argp_parse@@Base+0xcd0>
   177b8:	ldrb	r0, [r9, #12]
   177bc:	tst	r0, #1
   177c0:	mov	r1, #2
   177c4:	movweq	r1, #1
   177c8:	b	177d0 <argp_parse@@Base+0xcd4>
   177cc:	mov	r1, #0
   177d0:	mov	ip, #0
   177d4:	ldr	r0, [r6, #8]
   177d8:	stmib	r0, {r1, ip}
   177dc:	ldr	r1, [r5, #4]
   177e0:	cmp	r1, #0
   177e4:	ldreq	r1, [r9, #4]
   177e8:	ldr	r2, [r8, #48]	; 0x30
   177ec:	sub	r2, r4, r2
   177f0:	lsr	r2, r2, #2
   177f4:	mov	r3, #956301312	; 0x39000000
   177f8:	mul	r2, r2, r3
   177fc:	add	r2, r2, #16777216	; 0x1000000
   17800:	bic	r1, r1, #-16777216	; 0xff000000
   17804:	orr	r1, r2, r1
   17808:	str	r1, [r0, #12]
   1780c:	add	r1, r0, #16
   17810:	str	r1, [r6, #8]
   17814:	mov	sl, #0
   17818:	str	ip, [r0, #16]
   1781c:	add	r5, r5, #24
   17820:	mov	r0, r5
   17824:	bl	17bf0 <argp_usage@@Base+0x58>
   17828:	cmp	r0, #0
   1782c:	beq	176fc <argp_parse@@Base+0xc00>
   17830:	b	17840 <argp_parse@@Base+0xd44>
   17834:	ldr	r0, [r0, #4]
   17838:	cmp	r0, #0
   1783c:	beq	178f4 <argp_parse@@Base+0xdf8>
   17840:	ldr	r1, [sp, #8]
   17844:	ldr	r0, [r1, #4]
   17848:	stm	r4, {r0, r1}
   1784c:	ldr	r1, [r6, #4]
   17850:	mov	r0, #0
   17854:	str	r0, [r4, #12]
   17858:	ldr	r2, [sp, #12]
   1785c:	str	r2, [r4, #16]
   17860:	ldr	r2, [sp, #16]
   17864:	str	r2, [r4, #20]
   17868:	str	r0, [r4, #24]
   1786c:	str	r0, [r4, #32]
   17870:	str	r0, [r4, #28]
   17874:	str	r1, [r4, #8]
   17878:	cmp	r7, #0
   1787c:	beq	178a8 <argp_parse@@Base+0xdac>
   17880:	ldr	r1, [r7, r0, lsl #2]
   17884:	add	r0, r0, #4
   17888:	cmp	r1, #0
   1788c:	bne	17880 <argp_parse@@Base+0xd84>
   17890:	ldr	r1, [r6, #12]
   17894:	str	r1, [r4, #28]
   17898:	ldr	r1, [r6, #12]
   1789c:	add	r0, r1, r0
   178a0:	sub	r0, r0, #4
   178a4:	str	r0, [r6, #12]
   178a8:	add	r3, r4, #36	; 0x24
   178ac:	cmp	r7, #0
   178b0:	ldrne	r0, [r7]
   178b4:	cmpne	r0, #0
   178b8:	beq	178e8 <argp_parse@@Base+0xdec>
   178bc:	add	r7, r7, #16
   178c0:	mov	r5, #0
   178c4:	str	r6, [sp]
   178c8:	mov	r1, r4
   178cc:	mov	r2, r5
   178d0:	bl	176b4 <argp_parse@@Base+0xbb8>
   178d4:	mov	r3, r0
   178d8:	ldr	r0, [r7, r5, lsl #4]
   178dc:	add	r5, r5, #1
   178e0:	cmp	r0, #0
   178e4:	bne	178c4 <argp_parse@@Base+0xdc8>
   178e8:	mov	r0, r3
   178ec:	sub	sp, fp, #28
   178f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178f4:	mov	r3, r4
   178f8:	mov	r4, #0
   178fc:	b	178ac <argp_parse@@Base+0xdb0>
   17900:	push	{r4, r5, r6, sl, fp, lr}
   17904:	add	fp, sp, #16
   17908:	mov	r5, r1
   1790c:	mov	r4, r0
   17910:	ldr	r0, [r0]
   17914:	cmp	r0, #0
   17918:	mov	r6, r4
   1791c:	beq	17948 <argp_parse@@Base+0xe4c>
   17920:	mov	r6, r4
   17924:	cmp	r5, #0
   17928:	beq	1793c <argp_parse@@Base+0xe40>
   1792c:	mov	r1, r5
   17930:	bl	116c4 <strcmp@plt>
   17934:	cmp	r0, #0
   17938:	beq	17954 <argp_parse@@Base+0xe58>
   1793c:	ldr	r0, [r6, #16]!
   17940:	cmp	r0, #0
   17944:	bne	17924 <argp_parse@@Base+0xe28>
   17948:	mvn	r0, #0
   1794c:	cmp	r5, #0
   17950:	popne	{r4, r5, r6, sl, fp, pc}
   17954:	sub	r0, r6, r4
   17958:	asr	r0, r0, #4
   1795c:	pop	{r4, r5, r6, sl, fp, pc}
   17960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17964:	add	fp, sp, #28
   17968:	sub	sp, sp, #4
   1796c:	mov	r7, r1
   17970:	mov	r4, r0
   17974:	ldr	r1, [r0, #48]	; 0x30
   17978:	ldr	r2, [r0, #52]	; 0x34
   1797c:	ldr	r9, [r0, #76]	; 0x4c
   17980:	sub	r0, r9, #1
   17984:	str	r0, [r4, #76]	; 0x4c
   17988:	mov	r0, #7
   1798c:	cmp	r1, r2
   17990:	bcs	17a14 <argp_parse@@Base+0xf18>
   17994:	add	r6, r4, #64	; 0x40
   17998:	movw	r8, #6
   1799c:	movt	r8, #256	; 0x100
   179a0:	mov	sl, #0
   179a4:	mov	r5, r1
   179a8:	ldr	r0, [r4, #76]	; 0x4c
   179ac:	add	r0, r0, #1
   179b0:	str	r0, [r4, #76]	; 0x4c
   179b4:	mov	r0, r1
   179b8:	mov	r1, r6
   179bc:	mov	r2, #0
   179c0:	mov	r3, r7
   179c4:	bl	17658 <argp_parse@@Base+0xb5c>
   179c8:	cmp	r0, #7
   179cc:	bne	17a0c <argp_parse@@Base+0xf10>
   179d0:	ldr	r0, [r4, #76]	; 0x4c
   179d4:	sub	r0, r0, #1
   179d8:	str	r0, [r4, #76]	; 0x4c
   179dc:	mov	r0, r5
   179e0:	mov	r1, r6
   179e4:	mov	r2, r8
   179e8:	mov	r3, #0
   179ec:	bl	17658 <argp_parse@@Base+0xb5c>
   179f0:	cmp	r0, #7
   179f4:	bne	17a08 <argp_parse@@Base+0xf0c>
   179f8:	add	r1, r5, #36	; 0x24
   179fc:	ldr	r2, [r4, #52]	; 0x34
   17a00:	cmp	r1, r2
   17a04:	bcc	179a4 <argp_parse@@Base+0xea8>
   17a08:	mov	sl, r8
   17a0c:	cmp	r0, #0
   17a10:	beq	17a1c <argp_parse@@Base+0xf20>
   17a14:	sub	sp, fp, #28
   17a18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a1c:	cmp	sl, r8
   17a20:	ldreq	r0, [r4, #68]	; 0x44
   17a24:	streq	r0, [r4, #76]	; 0x4c
   17a28:	ldr	r0, [r4, #76]	; 0x4c
   17a2c:	cmp	r0, r9
   17a30:	bge	17a40 <argp_parse@@Base+0xf44>
   17a34:	mov	r0, #1
   17a38:	str	r0, [r4, #60]	; 0x3c
   17a3c:	b	17a54 <argp_parse@@Base+0xf58>
   17a40:	rsb	r1, r9, #1
   17a44:	add	r0, r0, r1
   17a48:	ldr	r1, [r5, #12]
   17a4c:	add	r0, r0, r1
   17a50:	str	r0, [r5, #12]
   17a54:	mov	r0, #0
   17a58:	sub	sp, fp, #28
   17a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a60:	push	{r4, r5, r6, sl, fp, lr}
   17a64:	add	fp, sp, #16
   17a68:	mov	r5, r1
   17a6c:	mov	r4, r0
   17a70:	asr	r6, r1, #24
   17a74:	mov	r0, #0
   17a78:	cmp	r0, r1, asr #24
   17a7c:	beq	17aec <argp_parse@@Base+0xff0>
   17a80:	bic	r2, r5, #-16777216	; 0xff000000
   17a84:	tst	r5, #8388608	; 0x800000
   17a88:	orrne	r2, r2, #-16777216	; 0xff000000
   17a8c:	ldr	r3, [r4, #24]
   17a90:	ldr	r0, [r4, #48]	; 0x30
   17a94:	add	r1, r6, r6, lsl #3
   17a98:	add	r0, r0, r1, lsl #2
   17a9c:	sub	r0, r0, #36	; 0x24
   17aa0:	add	r1, r4, #64	; 0x40
   17aa4:	bl	17658 <argp_parse@@Base+0xb5c>
   17aa8:	cmp	r0, #7
   17aac:	popne	{r4, r5, r6, sl, fp, pc}
   17ab0:	cmp	r6, #0
   17ab4:	beq	17b30 <argp_parse@@Base+0x1034>
   17ab8:	ldr	r0, [r4, #8]
   17abc:	ldr	r1, [r0, #12]
   17ac0:	cmp	r1, r5
   17ac4:	beq	17b4c <argp_parse@@Base+0x1050>
   17ac8:	ldr	r1, [r0]
   17acc:	cmp	r1, #0
   17ad0:	beq	17b4c <argp_parse@@Base+0x1050>
   17ad4:	add	r1, r0, #16
   17ad8:	ldr	r0, [r0, #28]
   17adc:	cmp	r0, r5
   17ae0:	mov	r0, r1
   17ae4:	bne	17ac8 <argp_parse@@Base+0xfcc>
   17ae8:	b	17b50 <argp_parse@@Base+0x1054>
   17aec:	ldr	r0, [r4, #4]
   17af0:	mov	r1, r5
   17af4:	bl	11868 <strchr@plt>
   17af8:	cmp	r0, #0
   17afc:	beq	17b30 <argp_parse@@Base+0x1034>
   17b00:	ldr	r2, [r4, #48]	; 0x30
   17b04:	ldr	r1, [r4, #52]	; 0x34
   17b08:	cmp	r2, r1
   17b0c:	bcs	17b30 <argp_parse@@Base+0x1034>
   17b10:	ldr	r1, [r2, #8]
   17b14:	cmp	r1, r0
   17b18:	bhi	17b84 <argp_parse@@Base+0x1088>
   17b1c:	ldr	r1, [r4, #52]	; 0x34
   17b20:	add	r2, r2, #36	; 0x24
   17b24:	cmp	r2, r1
   17b28:	bcc	17b10 <argp_parse@@Base+0x1014>
   17b2c:	b	17ab0 <argp_parse@@Base+0xfb4>
   17b30:	add	r0, r4, #64	; 0x40
   17b34:	movw	r1, #62049	; 0xf261
   17b38:	movt	r1, #1
   17b3c:	movw	r3, #61792	; 0xf160
   17b40:	movt	r3, #1
   17b44:	mov	r2, r5
   17b48:	b	17b78 <argp_parse@@Base+0x107c>
   17b4c:	mov	r1, r0
   17b50:	ldr	r0, [r1]
   17b54:	movw	r2, #62066	; 0xf272
   17b58:	movt	r2, #1
   17b5c:	cmp	r0, #0
   17b60:	movne	r2, r0
   17b64:	add	r0, r4, #64	; 0x40
   17b68:	movw	r1, #62057	; 0xf269
   17b6c:	movt	r1, #1
   17b70:	movw	r3, #61792	; 0xf160
   17b74:	movt	r3, #1
   17b78:	bl	19224 <argp_error@@Base>
   17b7c:	mov	r0, #7
   17b80:	pop	{r4, r5, r6, sl, fp, pc}
   17b84:	ldr	r3, [r4, #24]
   17b88:	add	r1, r4, #64	; 0x40
   17b8c:	mov	r0, r2
   17b90:	mov	r2, r5
   17b94:	b	17aa4 <argp_parse@@Base+0xfa8>

00017b98 <argp_usage@@Base>:
   17b98:	movw	r1, #2776	; 0xad8
   17b9c:	movt	r1, #3
   17ba0:	ldr	r1, [r1]
   17ba4:	movw	r2, #262	; 0x106
   17ba8:	b	19164 <argp_state_help@@Base>
   17bac:	push	{r4, sl, fp, lr}
   17bb0:	add	fp, sp, #8
   17bb4:	mov	r1, r0
   17bb8:	ldrb	r2, [r0, #12]
   17bbc:	mov	r0, #0
   17bc0:	tst	r2, #8
   17bc4:	bne	17bec <argp_usage@@Base+0x54>
   17bc8:	ldr	r4, [r1, #4]
   17bcc:	sub	r1, r4, #1
   17bd0:	cmp	r1, #254	; 0xfe
   17bd4:	pophi	{r4, sl, fp, pc}
   17bd8:	bl	11838 <__ctype_b_loc@plt>
   17bdc:	ldr	r0, [r0]
   17be0:	add	r0, r0, r4, lsl #1
   17be4:	ldrh	r0, [r0]
   17be8:	ubfx	r0, r0, #14, #1
   17bec:	pop	{r4, sl, fp, pc}
   17bf0:	mov	r1, r0
   17bf4:	ldr	r2, [r0, #4]
   17bf8:	mov	r0, #0
   17bfc:	cmp	r2, #0
   17c00:	bxne	lr
   17c04:	ldr	r2, [r1]
   17c08:	cmp	r2, #0
   17c0c:	beq	17c14 <argp_usage@@Base+0x7c>
   17c10:	bx	lr
   17c14:	ldr	r2, [r1, #16]
   17c18:	cmp	r2, #0
   17c1c:	ldreq	r0, [r1, #20]
   17c20:	clzeq	r0, r0
   17c24:	lsreq	r0, r0, #5
   17c28:	bx	lr
   17c2c:	movw	r2, #2896	; 0xb50
   17c30:	movt	r2, #3
   17c34:	str	r0, [r2]
   17c38:	movw	r0, #2892	; 0xb4c
   17c3c:	movt	r0, #3
   17c40:	movw	r2, #31836	; 0x7c5c
   17c44:	movt	r2, #1
   17c48:	str	r2, [r0]
   17c4c:	movw	r0, #2900	; 0xb54
   17c50:	movt	r0, #3
   17c54:	str	r1, [r0]
   17c58:	bx	lr
   17c5c:	push	{fp, lr}
   17c60:	mov	fp, sp
   17c64:	sub	sp, sp, #8
   17c68:	movw	r1, #2896	; 0xb50
   17c6c:	movt	r1, #3
   17c70:	ldr	r1, [r1]
   17c74:	movw	r2, #2900	; 0xb54
   17c78:	movt	r2, #3
   17c7c:	ldr	r2, [r2]
   17c80:	str	r2, [sp]
   17c84:	movw	r2, #62094	; 0xf28e
   17c88:	movt	r2, #1
   17c8c:	movw	r3, #62108	; 0xf29c
   17c90:	movt	r3, #1
   17c94:	bl	187f8 <_obstack_memory_used@@Base+0x6b4>
   17c98:	mov	sp, fp
   17c9c:	pop	{fp, pc}
   17ca0:	sub	r0, r0, #1
   17ca4:	ldrb	r3, [r0, #1]!
   17ca8:	cmp	r3, #47	; 0x2f
   17cac:	beq	17ca4 <argp_usage@@Base+0x10c>
   17cb0:	mov	r2, #0
   17cb4:	mov	r1, r0
   17cb8:	b	17cd4 <argp_usage@@Base+0x13c>
   17cbc:	cmp	r3, #0
   17cc0:	bxeq	lr
   17cc4:	tst	r2, #1
   17cc8:	movne	r0, r1
   17ccc:	mov	r2, #0
   17cd0:	ldrb	r3, [r1, #1]!
   17cd4:	uxtb	r3, r3
   17cd8:	cmp	r3, #47	; 0x2f
   17cdc:	bne	17cbc <argp_usage@@Base+0x124>
   17ce0:	mov	r2, #1
   17ce4:	ldrb	r3, [r1, #1]!
   17ce8:	b	17cd4 <argp_usage@@Base+0x13c>
   17cec:	push	{r4, sl, fp, lr}
   17cf0:	add	fp, sp, #8
   17cf4:	mov	r4, r0
   17cf8:	bl	1185c <strlen@plt>
   17cfc:	mov	r1, r0
   17d00:	sub	r2, r4, #1
   17d04:	mov	r0, r1
   17d08:	cmp	r1, #2
   17d0c:	popcc	{r4, sl, fp, pc}
   17d10:	ldrb	r3, [r2, r0]
   17d14:	sub	r1, r0, #1
   17d18:	cmp	r3, #47	; 0x2f
   17d1c:	beq	17d04 <argp_usage@@Base+0x16c>
   17d20:	pop	{r4, sl, fp, pc}
   17d24:	push	{r4, r5, r6, sl, fp, lr}
   17d28:	add	fp, sp, #16
   17d2c:	mov	r4, r0
   17d30:	bl	11880 <__errno_location@plt>
   17d34:	mov	r5, r0
   17d38:	ldr	r6, [r0]
   17d3c:	mov	r0, r4
   17d40:	bl	11700 <free@plt>
   17d44:	str	r6, [r5]
   17d48:	pop	{r4, r5, r6, sl, fp, pc}
   17d4c:	push	{fp, lr}
   17d50:	mov	fp, sp
   17d54:	sub	sp, sp, #16
   17d58:	mov	ip, #0
   17d5c:	str	ip, [sp, #8]
   17d60:	str	ip, [sp, #4]
   17d64:	ldr	ip, [fp, #8]
   17d68:	str	ip, [sp]
   17d6c:	bl	1bf04 <argp_failure@@Base+0x2c08>
   17d70:	mov	sp, fp
   17d74:	pop	{fp, pc}
   17d78:	push	{fp, lr}
   17d7c:	mov	fp, sp
   17d80:	sub	sp, sp, #16
   17d84:	mov	ip, #0
   17d88:	str	ip, [sp, #12]
   17d8c:	str	ip, [sp, #4]
   17d90:	ldr	ip, [fp, #12]
   17d94:	str	ip, [sp, #8]
   17d98:	ldr	ip, [fp, #8]
   17d9c:	str	ip, [sp]
   17da0:	bl	1b34c <argp_failure@@Base+0x2050>
   17da4:	mov	sp, fp
   17da8:	pop	{fp, pc}
   17dac:	push	{fp, lr}
   17db0:	mov	fp, sp
   17db4:	sub	sp, sp, #16
   17db8:	mov	ip, #0
   17dbc:	str	ip, [sp, #8]
   17dc0:	mov	ip, #1
   17dc4:	str	ip, [sp, #4]
   17dc8:	ldr	ip, [fp, #8]
   17dcc:	str	ip, [sp]
   17dd0:	bl	1bf04 <argp_failure@@Base+0x2c08>
   17dd4:	mov	sp, fp
   17dd8:	pop	{fp, pc}
   17ddc:	push	{fp, lr}
   17de0:	mov	fp, sp
   17de4:	sub	sp, sp, #16
   17de8:	mov	ip, #0
   17dec:	str	ip, [sp, #12]
   17df0:	mov	ip, #1
   17df4:	str	ip, [sp, #4]
   17df8:	ldr	ip, [fp, #12]
   17dfc:	str	ip, [sp, #8]
   17e00:	ldr	ip, [fp, #8]
   17e04:	str	ip, [sp]
   17e08:	bl	1b34c <argp_failure@@Base+0x2050>
   17e0c:	mov	sp, fp
   17e10:	pop	{fp, pc}
   17e14:	sub	sp, sp, #8
   17e18:	push	{fp, lr}
   17e1c:	mov	fp, sp
   17e20:	sub	sp, sp, #8
   17e24:	str	r3, [fp, #12]
   17e28:	str	r2, [fp, #8]
   17e2c:	add	r2, fp, #8
   17e30:	orr	r2, r2, #4
   17e34:	str	r2, [sp, #4]
   17e38:	ldr	r2, [fp, #8]
   17e3c:	bl	117a8 <ioctl@plt>
   17e40:	mov	sp, fp
   17e44:	pop	{fp, lr}
   17e48:	add	sp, sp, #8
   17e4c:	bx	lr

00017e50 <_obstack_begin@@Base>:
   17e50:	push	{fp, lr}
   17e54:	mov	fp, sp
   17e58:	str	r3, [r0, #28]
   17e5c:	ldr	r3, [fp, #8]
   17e60:	str	r3, [r0, #32]
   17e64:	ldrb	r3, [r0, #40]	; 0x28
   17e68:	and	r3, r3, #254	; 0xfe
   17e6c:	strb	r3, [r0, #40]	; 0x28
   17e70:	bl	17e7c <_obstack_begin@@Base+0x2c>
   17e74:	mov	r0, #1
   17e78:	pop	{fp, pc}
   17e7c:	push	{r4, r5, r6, sl, fp, lr}
   17e80:	add	fp, sp, #16
   17e84:	mov	r5, r2
   17e88:	mov	r4, r0
   17e8c:	cmp	r1, #0
   17e90:	movweq	r1, #4072	; 0xfe8
   17e94:	str	r1, [r0]
   17e98:	cmp	r2, #0
   17e9c:	movweq	r5, #8
   17ea0:	sub	r6, r5, #1
   17ea4:	str	r6, [r0, #24]
   17ea8:	bl	18050 <_obstack_newchunk@@Base+0x118>
   17eac:	str	r0, [r4, #4]
   17eb0:	cmp	r0, #0
   17eb4:	addne	r1, r6, r0
   17eb8:	addne	r1, r1, #8
   17ebc:	rsbne	r2, r5, #0
   17ec0:	andne	r1, r1, r2
   17ec4:	strne	r1, [r4, #12]
   17ec8:	strne	r1, [r4, #8]
   17ecc:	ldrne	r1, [r4]
   17ed0:	addne	r1, r0, r1
   17ed4:	strne	r1, [r0]
   17ed8:	strne	r1, [r4, #16]
   17edc:	movne	r1, #0
   17ee0:	strne	r1, [r0, #4]
   17ee4:	ldrbne	r0, [r4, #40]	; 0x28
   17ee8:	andne	r0, r0, #249	; 0xf9
   17eec:	strbne	r0, [r4, #40]	; 0x28
   17ef0:	popne	{r4, r5, r6, sl, fp, pc}
   17ef4:	movw	r0, #2700	; 0xa8c
   17ef8:	movt	r0, #3
   17efc:	ldr	r0, [r0]
   17f00:	blx	r0

00017f04 <_obstack_begin_1@@Base>:
   17f04:	push	{fp, lr}
   17f08:	mov	fp, sp
   17f0c:	str	r3, [r0, #28]
   17f10:	ldr	r3, [fp, #8]
   17f14:	str	r3, [r0, #32]
   17f18:	ldr	r3, [fp, #12]
   17f1c:	str	r3, [r0, #36]	; 0x24
   17f20:	ldrb	r3, [r0, #40]	; 0x28
   17f24:	orr	r3, r3, #1
   17f28:	strb	r3, [r0, #40]	; 0x28
   17f2c:	bl	17e7c <_obstack_begin@@Base+0x2c>
   17f30:	mov	r0, #1
   17f34:	pop	{fp, pc}

00017f38 <_obstack_newchunk@@Base>:
   17f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f3c:	add	fp, sp, #28
   17f40:	sub	sp, sp, #4
   17f44:	mov	r4, r0
   17f48:	ldr	r2, [r0]
   17f4c:	ldr	r0, [r0, #8]
   17f50:	ldr	r3, [r4, #12]
   17f54:	sub	sl, r3, r0
   17f58:	add	r1, sl, r1
   17f5c:	ldr	r0, [r4, #24]
   17f60:	mov	r3, #0
   17f64:	adds	r7, r1, r0
   17f68:	adc	r0, r3, #0
   17f6c:	mov	r3, #100	; 0x64
   17f70:	add	r3, r3, sl, lsr #3
   17f74:	adds	r6, r3, r7
   17f78:	movcs	r6, r7
   17f7c:	cmp	r6, r2
   17f80:	movcc	r6, r2
   17f84:	cmp	r1, sl
   17f88:	bcc	18040 <_obstack_newchunk@@Base+0x108>
   17f8c:	cmp	r0, #0
   17f90:	bne	18040 <_obstack_newchunk@@Base+0x108>
   17f94:	ldr	r8, [r4, #4]
   17f98:	mov	r0, r4
   17f9c:	mov	r1, r6
   17fa0:	bl	18050 <_obstack_newchunk@@Base+0x118>
   17fa4:	cmp	r0, #0
   17fa8:	beq	18040 <_obstack_newchunk@@Base+0x108>
   17fac:	mov	r7, r0
   17fb0:	str	r0, [r4, #4]
   17fb4:	str	r8, [r0, #4]
   17fb8:	add	r0, r0, r6
   17fbc:	str	r0, [r4, #16]
   17fc0:	str	r0, [r7]
   17fc4:	ldr	r9, [r4, #8]
   17fc8:	ldr	r5, [r4, #24]
   17fcc:	add	r0, r5, r7
   17fd0:	add	r0, r0, #8
   17fd4:	bic	r6, r0, r5
   17fd8:	mov	r0, r6
   17fdc:	mov	r1, r9
   17fe0:	mov	r2, sl
   17fe4:	bl	11730 <memcpy@plt>
   17fe8:	ldrb	r0, [r4, #40]	; 0x28
   17fec:	tst	r0, #2
   17ff0:	bne	18020 <_obstack_newchunk@@Base+0xe8>
   17ff4:	mvn	r0, r5
   17ff8:	add	r1, r5, r8
   17ffc:	add	r1, r1, #8
   18000:	and	r0, r1, r0
   18004:	cmp	r9, r0
   18008:	bne	18020 <_obstack_newchunk@@Base+0xe8>
   1800c:	ldr	r0, [r8, #4]
   18010:	str	r0, [r7, #4]
   18014:	mov	r0, r4
   18018:	mov	r1, r8
   1801c:	bl	18074 <_obstack_newchunk@@Base+0x13c>
   18020:	add	r0, r6, sl
   18024:	str	r6, [r4, #8]
   18028:	str	r0, [r4, #12]
   1802c:	ldrb	r0, [r4, #40]	; 0x28
   18030:	and	r0, r0, #253	; 0xfd
   18034:	strb	r0, [r4, #40]	; 0x28
   18038:	sub	sp, fp, #28
   1803c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18040:	movw	r0, #2700	; 0xa8c
   18044:	movt	r0, #3
   18048:	ldr	r0, [r0]
   1804c:	blx	r0
   18050:	ldrb	r2, [r0, #40]	; 0x28
   18054:	tst	r2, #1
   18058:	bne	18068 <_obstack_newchunk@@Base+0x130>
   1805c:	ldr	r2, [r0, #28]
   18060:	mov	r0, r1
   18064:	bx	r2
   18068:	ldr	r2, [r0, #28]
   1806c:	ldr	r0, [r0, #36]	; 0x24
   18070:	bx	r2
   18074:	ldrb	r2, [r0, #40]	; 0x28
   18078:	tst	r2, #1
   1807c:	bne	1808c <_obstack_newchunk@@Base+0x154>
   18080:	ldr	r2, [r0, #32]
   18084:	mov	r0, r1
   18088:	bx	r2
   1808c:	ldr	r2, [r0, #32]
   18090:	ldr	r0, [r0, #36]	; 0x24
   18094:	bx	r2

00018098 <_obstack_allocated_p@@Base>:
   18098:	ldr	r2, [r0, #4]
   1809c:	mov	r0, #0
   180a0:	b	180a8 <_obstack_allocated_p@@Base+0x10>
   180a4:	ldr	r2, [r2, #4]
   180a8:	cmp	r2, #0
   180ac:	bxeq	lr
   180b0:	cmp	r2, r1
   180b4:	bcs	180a4 <_obstack_allocated_p@@Base+0xc>
   180b8:	ldr	r3, [r2]
   180bc:	cmp	r3, r1
   180c0:	bcc	180a4 <_obstack_allocated_p@@Base+0xc>
   180c4:	mov	r0, #1
   180c8:	bx	lr

000180cc <_obstack_free@@Base>:
   180cc:	push	{r4, r5, r6, sl, fp, lr}
   180d0:	add	fp, sp, #16
   180d4:	mov	r5, r1
   180d8:	ldr	r1, [r0, #4]
   180dc:	cmp	r1, #0
   180e0:	beq	18120 <_obstack_free@@Base+0x54>
   180e4:	mov	r4, r0
   180e8:	cmp	r1, r5
   180ec:	bcs	180fc <_obstack_free@@Base+0x30>
   180f0:	ldr	r0, [r1]
   180f4:	cmp	r0, r5
   180f8:	bcs	1812c <_obstack_free@@Base+0x60>
   180fc:	ldr	r6, [r1, #4]
   18100:	mov	r0, r4
   18104:	bl	18074 <_obstack_newchunk@@Base+0x13c>
   18108:	ldrb	r0, [r4, #40]	; 0x28
   1810c:	orr	r0, r0, #2
   18110:	strb	r0, [r4, #40]	; 0x28
   18114:	cmp	r6, #0
   18118:	mov	r1, r6
   1811c:	bne	180e8 <_obstack_free@@Base+0x1c>
   18120:	cmp	r5, #0
   18124:	popeq	{r4, r5, r6, sl, fp, pc}
   18128:	bl	119dc <abort@plt>
   1812c:	str	r5, [r4, #8]
   18130:	str	r5, [r4, #12]
   18134:	ldr	r0, [r1]
   18138:	str	r1, [r4, #4]
   1813c:	str	r0, [r4, #16]
   18140:	pop	{r4, r5, r6, sl, fp, pc}

00018144 <_obstack_memory_used@@Base>:
   18144:	ldr	r1, [r0, #4]
   18148:	mov	r0, #0
   1814c:	b	18160 <_obstack_memory_used@@Base+0x1c>
   18150:	sub	r0, r0, r1
   18154:	ldr	r2, [r1]
   18158:	ldr	r1, [r1, #4]
   1815c:	add	r0, r0, r2
   18160:	cmp	r1, #0
   18164:	bxeq	lr
   18168:	b	18150 <_obstack_memory_used@@Base+0xc>
   1816c:	push	{fp, lr}
   18170:	mov	fp, sp
   18174:	movw	r0, #2776	; 0xad8
   18178:	movt	r0, #3
   1817c:	ldr	r0, [r0]
   18180:	movw	r1, #62218	; 0xf30a
   18184:	movt	r1, #1
   18188:	movw	r2, #62121	; 0xf2a9
   1818c:	movt	r2, #1
   18190:	bl	11874 <fprintf@plt>
   18194:	movw	r0, #2744	; 0xab8
   18198:	movt	r0, #3
   1819c:	ldr	r0, [r0]
   181a0:	bl	11844 <exit@plt>
   181a4:	push	{r4, r5, fp, lr}
   181a8:	add	fp, sp, #8
   181ac:	cmp	r0, #0
   181b0:	beq	18244 <_obstack_memory_used@@Base+0x100>
   181b4:	mov	r4, r0
   181b8:	mov	r1, #47	; 0x2f
   181bc:	bl	11910 <strrchr@plt>
   181c0:	cmp	r0, #0
   181c4:	mov	r5, r4
   181c8:	addne	r5, r0, #1
   181cc:	sub	r0, r5, r4
   181d0:	cmp	r0, #7
   181d4:	blt	18228 <_obstack_memory_used@@Base+0xe4>
   181d8:	sub	r0, r5, #7
   181dc:	movw	r1, #62194	; 0xf2f2
   181e0:	movt	r1, #1
   181e4:	mov	r2, #7
   181e8:	bl	119d0 <strncmp@plt>
   181ec:	cmp	r0, #0
   181f0:	bne	18228 <_obstack_memory_used@@Base+0xe4>
   181f4:	movw	r1, #62202	; 0xf2fa
   181f8:	movt	r1, #1
   181fc:	mov	r0, r5
   18200:	mov	r2, #3
   18204:	bl	119d0 <strncmp@plt>
   18208:	cmp	r0, #0
   1820c:	beq	18218 <_obstack_memory_used@@Base+0xd4>
   18210:	mov	r4, r5
   18214:	b	18228 <_obstack_memory_used@@Base+0xe4>
   18218:	add	r4, r5, #3
   1821c:	movw	r0, #2768	; 0xad0
   18220:	movt	r0, #3
   18224:	str	r4, [r0]
   18228:	movw	r0, #2772	; 0xad4
   1822c:	movt	r0, #3
   18230:	str	r4, [r0]
   18234:	movw	r0, #2904	; 0xb58
   18238:	movt	r0, #3
   1823c:	str	r4, [r0]
   18240:	pop	{r4, r5, fp, pc}
   18244:	movw	r0, #2776	; 0xad8
   18248:	movt	r0, #3
   1824c:	ldr	r3, [r0]
   18250:	movw	r0, #62138	; 0xf2ba
   18254:	movt	r0, #1
   18258:	mov	r1, #55	; 0x37
   1825c:	mov	r2, #1
   18260:	bl	1179c <fwrite@plt>
   18264:	bl	119dc <abort@plt>
   18268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1826c:	add	fp, sp, #28
   18270:	sub	sp, sp, #124	; 0x7c
   18274:	mov	r4, r2
   18278:	mov	r9, r1
   1827c:	mov	r7, r0
   18280:	bl	118d4 <fileno@plt>
   18284:	add	r1, sp, #16
   18288:	bl	1c970 <argp_failure@@Base+0x3674>
   1828c:	mov	r5, #8192	; 0x2000
   18290:	cmp	r0, #0
   18294:	blt	182fc <_obstack_memory_used@@Base+0x1b8>
   18298:	ldr	r0, [sp, #32]
   1829c:	and	r0, r0, #61440	; 0xf000
   182a0:	cmp	r0, #32768	; 0x8000
   182a4:	bne	182fc <_obstack_memory_used@@Base+0x1b8>
   182a8:	mov	r0, r7
   182ac:	bl	11a0c <ftello64@plt>
   182b0:	cmp	r1, #0
   182b4:	blt	182fc <_obstack_memory_used@@Base+0x1b8>
   182b8:	ldr	r2, [sp, #64]	; 0x40
   182bc:	ldr	r3, [sp, #68]	; 0x44
   182c0:	subs	r6, r0, r2
   182c4:	sbcs	r6, r1, r3
   182c8:	bge	182fc <_obstack_memory_used@@Base+0x1b8>
   182cc:	subs	r0, r2, r0
   182d0:	sbc	r1, r3, r1
   182d4:	mvn	r2, #-2147483647	; 0x80000001
   182d8:	subs	r2, r2, r0
   182dc:	rscs	r1, r1, #0
   182e0:	bge	182f8 <_obstack_memory_used@@Base+0x1b4>
   182e4:	bl	11880 <__errno_location@plt>
   182e8:	mov	r1, #12
   182ec:	str	r1, [r0]
   182f0:	mov	sl, #0
   182f4:	b	184e0 <_obstack_memory_used@@Base+0x39c>
   182f8:	add	r5, r0, #1
   182fc:	mov	r0, r5
   18300:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   18304:	mov	sl, #0
   18308:	cmp	r0, #0
   1830c:	beq	184e0 <_obstack_memory_used@@Base+0x39c>
   18310:	mov	r8, r0
   18314:	str	r4, [sp, #4]
   18318:	mov	r1, #1
   1831c:	mov	r2, r5
   18320:	mov	r3, r7
   18324:	bl	117c0 <fread@plt>
   18328:	mov	r4, r0
   1832c:	cmp	r0, r5
   18330:	str	r9, [sp, #12]
   18334:	bne	183e8 <_obstack_memory_used@@Base+0x2a4>
   18338:	and	sl, r9, #2
   1833c:	mvn	r0, #-2147483648	; 0x80000000
   18340:	str	r0, [sp, #8]
   18344:	cmn	r5, #-2147483647	; 0x80000001
   18348:	beq	18444 <_obstack_memory_used@@Base+0x300>
   1834c:	mvn	r0, #-2147483648	; 0x80000000
   18350:	eor	r0, r0, r5, lsr #1
   18354:	cmp	r5, r0
   18358:	mvn	r9, #-2147483648	; 0x80000000
   1835c:	addcc	r9, r5, r5, lsr #1
   18360:	cmp	sl, #0
   18364:	bne	18384 <_obstack_memory_used@@Base+0x240>
   18368:	mov	r0, r8
   1836c:	mov	r1, r9
   18370:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   18374:	mov	r6, r0
   18378:	cmp	r0, #0
   1837c:	bne	183b8 <_obstack_memory_used@@Base+0x274>
   18380:	b	1844c <_obstack_memory_used@@Base+0x308>
   18384:	mov	r0, r9
   18388:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1838c:	cmp	r0, #0
   18390:	beq	1844c <_obstack_memory_used@@Base+0x308>
   18394:	mov	r6, r0
   18398:	mov	r1, r8
   1839c:	mov	r2, r5
   183a0:	bl	11730 <memcpy@plt>
   183a4:	mov	r0, r8
   183a8:	mov	r1, r5
   183ac:	bl	11988 <explicit_bzero@plt>
   183b0:	mov	r0, r8
   183b4:	bl	17d24 <argp_usage@@Base+0x18c>
   183b8:	add	r0, r6, r4
   183bc:	sub	r5, r9, r4
   183c0:	mov	r1, #1
   183c4:	mov	r2, r5
   183c8:	mov	r3, r7
   183cc:	bl	117c0 <fread@plt>
   183d0:	add	r4, r0, r4
   183d4:	cmp	r0, r5
   183d8:	mov	r8, r6
   183dc:	mov	r5, r9
   183e0:	beq	18344 <_obstack_memory_used@@Base+0x200>
   183e4:	b	183f0 <_obstack_memory_used@@Base+0x2ac>
   183e8:	mov	r9, r5
   183ec:	mov	r6, r8
   183f0:	bl	11880 <__errno_location@plt>
   183f4:	ldr	r5, [r0]
   183f8:	mov	r0, r7
   183fc:	bl	11718 <ferror@plt>
   18400:	cmp	r0, #0
   18404:	beq	18410 <_obstack_memory_used@@Base+0x2cc>
   18408:	mov	r8, r6
   1840c:	b	18454 <_obstack_memory_used@@Base+0x310>
   18410:	sub	r0, r9, #1
   18414:	cmp	r4, r0
   18418:	bcs	184cc <_obstack_memory_used@@Base+0x388>
   1841c:	add	r1, r4, #1
   18420:	ldr	r0, [sp, #12]
   18424:	tst	r0, #2
   18428:	bne	18488 <_obstack_memory_used@@Base+0x344>
   1842c:	mov	r0, r6
   18430:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   18434:	mov	sl, r0
   18438:	cmp	r0, #0
   1843c:	moveq	sl, r6
   18440:	b	184d0 <_obstack_memory_used@@Base+0x38c>
   18444:	mov	r5, #12
   18448:	b	18458 <_obstack_memory_used@@Base+0x314>
   1844c:	bl	11880 <__errno_location@plt>
   18450:	ldr	r5, [r0]
   18454:	str	r9, [sp, #8]
   18458:	ldr	r0, [sp, #12]
   1845c:	mov	sl, #0
   18460:	tst	r0, #2
   18464:	beq	18474 <_obstack_memory_used@@Base+0x330>
   18468:	mov	r0, r8
   1846c:	ldr	r1, [sp, #8]
   18470:	bl	11988 <explicit_bzero@plt>
   18474:	mov	r0, r8
   18478:	bl	17d24 <argp_usage@@Base+0x18c>
   1847c:	bl	11880 <__errno_location@plt>
   18480:	str	r5, [r0]
   18484:	b	184e0 <_obstack_memory_used@@Base+0x39c>
   18488:	mov	r0, r1
   1848c:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   18490:	cmp	r0, #0
   18494:	beq	184c0 <_obstack_memory_used@@Base+0x37c>
   18498:	mov	sl, r0
   1849c:	mov	r1, r6
   184a0:	mov	r2, r4
   184a4:	bl	11730 <memcpy@plt>
   184a8:	mov	r0, r6
   184ac:	mov	r1, r9
   184b0:	bl	11988 <explicit_bzero@plt>
   184b4:	mov	r0, r6
   184b8:	bl	17d24 <argp_usage@@Base+0x18c>
   184bc:	b	184d0 <_obstack_memory_used@@Base+0x38c>
   184c0:	add	r0, r6, r4
   184c4:	sub	r1, r9, r4
   184c8:	bl	11988 <explicit_bzero@plt>
   184cc:	mov	sl, r6
   184d0:	ldr	r1, [sp, #4]
   184d4:	mov	r0, #0
   184d8:	strb	r0, [sl, r4]
   184dc:	str	r4, [r1]
   184e0:	mov	r0, sl
   184e4:	sub	sp, fp, #28
   184e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   184f0:	add	fp, sp, #24
   184f4:	mov	r5, r2
   184f8:	mov	r6, r1
   184fc:	movw	r2, #59422	; 0xe81e
   18500:	movt	r2, #1
   18504:	movw	r1, #62206	; 0xf2fe
   18508:	movt	r1, #1
   1850c:	tst	r6, #1
   18510:	moveq	r1, r2
   18514:	bl	11970 <fopen64@plt>
   18518:	mov	r4, #0
   1851c:	cmp	r0, #0
   18520:	beq	18590 <_obstack_memory_used@@Base+0x44c>
   18524:	mov	r7, r0
   18528:	ands	r8, r6, #2
   1852c:	beq	18544 <_obstack_memory_used@@Base+0x400>
   18530:	mov	r0, r7
   18534:	mov	r1, #0
   18538:	mov	r2, #2
   1853c:	mov	r3, #0
   18540:	bl	118a4 <setvbuf@plt>
   18544:	mov	r0, r7
   18548:	mov	r1, r6
   1854c:	mov	r2, r5
   18550:	bl	18268 <_obstack_memory_used@@Base+0x124>
   18554:	mov	r6, r0
   18558:	mov	r0, r7
   1855c:	bl	118ec <fclose@plt>
   18560:	cmp	r0, #0
   18564:	moveq	r0, r6
   18568:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1856c:	cmp	r6, #0
   18570:	beq	18590 <_obstack_memory_used@@Base+0x44c>
   18574:	cmp	r8, #0
   18578:	beq	18588 <_obstack_memory_used@@Base+0x444>
   1857c:	ldr	r1, [r5]
   18580:	mov	r0, r6
   18584:	bl	11988 <explicit_bzero@plt>
   18588:	mov	r0, r6
   1858c:	bl	17d24 <argp_usage@@Base+0x18c>
   18590:	mov	r0, r4
   18594:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18598:	push	{r4, r5, r6, r7, fp, lr}
   1859c:	add	fp, sp, #16
   185a0:	sub	sp, sp, #32
   185a4:	mov	r4, r2
   185a8:	mov	r5, r0
   185ac:	ldr	r7, [fp, #12]
   185b0:	ldr	r6, [fp, #8]
   185b4:	cmp	r1, #0
   185b8:	beq	185d8 <_obstack_memory_used@@Base+0x494>
   185bc:	mov	r2, r1
   185c0:	str	r3, [sp]
   185c4:	movw	r1, #62210	; 0xf302
   185c8:	movt	r1, #1
   185cc:	mov	r0, r5
   185d0:	mov	r3, r4
   185d4:	b	185e8 <_obstack_memory_used@@Base+0x4a4>
   185d8:	movw	r1, #62222	; 0xf30e
   185dc:	movt	r1, #1
   185e0:	mov	r0, r5
   185e4:	mov	r2, r4
   185e8:	bl	11874 <fprintf@plt>
   185ec:	movw	r1, #62986	; 0xf60a
   185f0:	movt	r1, #1
   185f4:	movw	r2, #62229	; 0xf315
   185f8:	movt	r2, #1
   185fc:	mov	r0, r5
   18600:	movw	r3, #2022	; 0x7e6
   18604:	bl	11874 <fprintf@plt>
   18608:	mov	r0, #10
   1860c:	mov	r1, r5
   18610:	bl	11928 <fputc@plt>
   18614:	movw	r1, #62233	; 0xf319
   18618:	movt	r1, #1
   1861c:	movw	r2, #62404	; 0xf3c4
   18620:	movt	r2, #1
   18624:	mov	r0, r5
   18628:	bl	11874 <fprintf@plt>
   1862c:	mov	r0, #10
   18630:	mov	r1, r5
   18634:	bl	11928 <fputc@plt>
   18638:	cmp	r7, #9
   1863c:	bhi	18678 <_obstack_memory_used@@Base+0x534>
   18640:	add	r0, pc, #0
   18644:	ldr	pc, [r0, r7, lsl #2]
   18648:	andeq	r8, r1, r0, ror r6
   1864c:	andeq	r8, r1, ip, lsr #13
   18650:	andeq	r8, r1, r8, asr #13
   18654:	andeq	r8, r1, r4, ror #13
   18658:	strdeq	r8, [r1], -ip
   1865c:	andeq	r8, r1, r8, lsl r7
   18660:	andeq	r8, r1, r4, lsr r7
   18664:	andeq	r8, r1, r8, asr r7
   18668:			; <UNDEFINED> instruction: 0x000187b8
   1866c:	andeq	r8, r1, r4, lsl #15
   18670:	sub	sp, fp, #16
   18674:	pop	{r4, r5, r6, r7, fp, pc}
   18678:	ldm	r6, {r2, r3}
   1867c:	add	r7, r6, #8
   18680:	ldm	r7, {r0, r1, r7}
   18684:	add	lr, r6, #20
   18688:	ldm	lr, {r4, ip, lr}
   1868c:	ldr	r6, [r6, #32]
   18690:	stm	sp, {r0, r1, r7}
   18694:	add	r0, sp, #12
   18698:	stm	r0, {r4, ip, lr}
   1869c:	str	r6, [sp, #24]
   186a0:	movw	r1, #62757	; 0xf525
   186a4:	movt	r1, #1
   186a8:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   186ac:	ldr	r2, [r6]
   186b0:	movw	r1, #62438	; 0xf3e6
   186b4:	movt	r1, #1
   186b8:	mov	r0, r5
   186bc:	sub	sp, fp, #16
   186c0:	pop	{r4, r5, r6, r7, fp, lr}
   186c4:	b	11874 <fprintf@plt>
   186c8:	ldm	r6, {r2, r3}
   186cc:	movw	r1, #62454	; 0xf3f6
   186d0:	movt	r1, #1
   186d4:	mov	r0, r5
   186d8:	sub	sp, fp, #16
   186dc:	pop	{r4, r5, r6, r7, fp, lr}
   186e0:	b	11874 <fprintf@plt>
   186e4:	ldm	r6, {r2, r3}
   186e8:	ldr	r0, [r6, #8]
   186ec:	str	r0, [sp]
   186f0:	movw	r1, #62477	; 0xf40d
   186f4:	movt	r1, #1
   186f8:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   186fc:	ldm	r6, {r2, r3}
   18700:	ldr	r0, [r6, #8]
   18704:	ldr	r1, [r6, #12]
   18708:	stm	sp, {r0, r1}
   1870c:	movw	r1, #62505	; 0xf429
   18710:	movt	r1, #1
   18714:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   18718:	ldm	r6, {r2, r3}
   1871c:	add	r7, r6, #8
   18720:	ldm	r7, {r0, r1, r7}
   18724:	stm	sp, {r0, r1, r7}
   18728:	movw	r1, #62537	; 0xf449
   1872c:	movt	r1, #1
   18730:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   18734:	ldm	r6, {r2, r3}
   18738:	add	r7, r6, #8
   1873c:	ldm	r7, {r0, r1, r7}
   18740:	ldr	r6, [r6, #20]
   18744:	stm	sp, {r0, r1, r7}
   18748:	str	r6, [sp, #12]
   1874c:	movw	r1, #62573	; 0xf46d
   18750:	movt	r1, #1
   18754:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   18758:	ldm	r6, {r2, r3}
   1875c:	add	r7, r6, #8
   18760:	ldm	r7, {r0, r1, r7}
   18764:	ldr	r4, [r6, #20]
   18768:	ldr	r6, [r6, #24]
   1876c:	stm	sp, {r0, r1, r7}
   18770:	str	r4, [sp, #12]
   18774:	str	r6, [sp, #16]
   18778:	movw	r1, #62613	; 0xf495
   1877c:	movt	r1, #1
   18780:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   18784:	ldm	r6, {r2, r3}
   18788:	add	r7, r6, #8
   1878c:	ldm	r7, {r0, r1, r7}
   18790:	add	lr, r6, #20
   18794:	ldm	lr, {r4, ip, lr}
   18798:	ldr	r6, [r6, #32]
   1879c:	stm	sp, {r0, r1, r7}
   187a0:	add	r0, sp, #12
   187a4:	stm	r0, {r4, ip, lr}
   187a8:	str	r6, [sp, #24]
   187ac:	movw	r1, #62705	; 0xf4f1
   187b0:	movt	r1, #1
   187b4:	b	187e8 <_obstack_memory_used@@Base+0x6a4>
   187b8:	ldm	r6, {r2, r3}
   187bc:	add	r7, r6, #8
   187c0:	ldm	r7, {r0, r1, r7}
   187c4:	ldr	r4, [r6, #20]
   187c8:	ldr	ip, [r6, #24]
   187cc:	ldr	r6, [r6, #28]
   187d0:	stm	sp, {r0, r1, r7}
   187d4:	str	r4, [sp, #12]
   187d8:	str	ip, [sp, #16]
   187dc:	str	r6, [sp, #20]
   187e0:	movw	r1, #62657	; 0xf4c1
   187e4:	movt	r1, #1
   187e8:	mov	r0, r5
   187ec:	bl	11874 <fprintf@plt>
   187f0:	sub	sp, fp, #16
   187f4:	pop	{r4, r5, r6, r7, fp, pc}
   187f8:	push	{r4, sl, fp, lr}
   187fc:	add	fp, sp, #8
   18800:	sub	sp, sp, #8
   18804:	mov	lr, #0
   18808:	ldr	ip, [fp, #8]
   1880c:	ldr	r4, [ip, lr, lsl #2]
   18810:	add	lr, lr, #1
   18814:	cmp	r4, #0
   18818:	bne	1880c <_obstack_memory_used@@Base+0x6c8>
   1881c:	sub	r4, lr, #1
   18820:	str	ip, [sp]
   18824:	str	r4, [sp, #4]
   18828:	bl	18598 <_obstack_memory_used@@Base+0x454>
   1882c:	sub	sp, fp, #8
   18830:	pop	{r4, sl, fp, pc}
   18834:	push	{r4, r5, fp, lr}
   18838:	add	fp, sp, #8
   1883c:	sub	sp, sp, #48	; 0x30
   18840:	mov	ip, #0
   18844:	ldr	r4, [fp, #8]
   18848:	add	lr, sp, #8
   1884c:	ldr	r5, [r4]
   18850:	str	r5, [lr, ip, lsl #2]
   18854:	cmp	r5, #0
   18858:	beq	1886c <_obstack_memory_used@@Base+0x728>
   1885c:	add	ip, ip, #1
   18860:	add	r4, r4, #4
   18864:	cmp	ip, #10
   18868:	bcc	1884c <_obstack_memory_used@@Base+0x708>
   1886c:	str	lr, [sp]
   18870:	str	ip, [sp, #4]
   18874:	bl	18598 <_obstack_memory_used@@Base+0x454>
   18878:	sub	sp, fp, #8
   1887c:	pop	{r4, r5, fp, pc}
   18880:	push	{fp, lr}
   18884:	mov	fp, sp
   18888:	sub	sp, sp, #8
   1888c:	add	ip, fp, #8
   18890:	str	ip, [sp, #4]
   18894:	str	ip, [sp]
   18898:	bl	18834 <_obstack_memory_used@@Base+0x6f0>
   1889c:	mov	sp, fp
   188a0:	pop	{fp, pc}
   188a4:	push	{fp, lr}
   188a8:	mov	fp, sp
   188ac:	movw	r0, #2780	; 0xadc
   188b0:	movt	r0, #3
   188b4:	ldr	r1, [r0]
   188b8:	mov	r0, #10
   188bc:	bl	11928 <fputc@plt>
   188c0:	movw	r0, #62817	; 0xf561
   188c4:	movt	r0, #1
   188c8:	movw	r1, #62837	; 0xf575
   188cc:	movt	r1, #1
   188d0:	bl	116dc <printf@plt>
   188d4:	movw	r0, #62859	; 0xf58b
   188d8:	movt	r0, #1
   188dc:	movw	r1, #62094	; 0xf28e
   188e0:	movt	r1, #1
   188e4:	movw	r2, #62879	; 0xf59f
   188e8:	movt	r2, #1
   188ec:	bl	116dc <printf@plt>
   188f0:	movw	r0, #62918	; 0xf5c6
   188f4:	movt	r0, #1
   188f8:	movw	r1, #62957	; 0xf5ed
   188fc:	movt	r1, #1
   18900:	pop	{fp, lr}
   18904:	b	116dc <printf@plt>
   18908:	b	1890c <_obstack_memory_used@@Base+0x7c8>
   1890c:	push	{r4, r5, r6, sl, fp, lr}
   18910:	add	fp, sp, #16
   18914:	mov	r4, r2
   18918:	mov	r5, r1
   1891c:	mov	r6, r0
   18920:	bl	1c000 <argp_failure@@Base+0x2d04>
   18924:	cmp	r0, #0
   18928:	popne	{r4, r5, r6, sl, fp, pc}
   1892c:	cmp	r6, #0
   18930:	beq	18944 <_obstack_memory_used@@Base+0x800>
   18934:	cmp	r5, #0
   18938:	cmpne	r4, #0
   1893c:	bne	18944 <_obstack_memory_used@@Base+0x800>
   18940:	pop	{r4, r5, r6, sl, fp, pc}
   18944:	bl	18cf8 <_obstack_memory_used@@Base+0xbb4>
   18948:	push	{fp, lr}
   1894c:	mov	fp, sp
   18950:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   18954:	bl	1895c <_obstack_memory_used@@Base+0x818>
   18958:	pop	{fp, pc}
   1895c:	cmp	r0, #0
   18960:	bxne	lr
   18964:	push	{fp, lr}
   18968:	mov	fp, sp
   1896c:	bl	18cf8 <_obstack_memory_used@@Base+0xbb4>
   18970:	push	{fp, lr}
   18974:	mov	fp, sp
   18978:	bl	1bfcc <argp_failure@@Base+0x2cd0>
   1897c:	bl	1895c <_obstack_memory_used@@Base+0x818>
   18980:	pop	{fp, pc}
   18984:	b	18948 <_obstack_memory_used@@Base+0x804>
   18988:	push	{r4, r5, fp, lr}
   1898c:	add	fp, sp, #8
   18990:	mov	r4, r1
   18994:	mov	r5, r0
   18998:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   1899c:	cmp	r0, #0
   189a0:	popne	{r4, r5, fp, pc}
   189a4:	cmp	r5, #0
   189a8:	beq	189b8 <_obstack_memory_used@@Base+0x874>
   189ac:	cmp	r4, #0
   189b0:	bne	189b8 <_obstack_memory_used@@Base+0x874>
   189b4:	pop	{r4, r5, fp, pc}
   189b8:	bl	18cf8 <_obstack_memory_used@@Base+0xbb4>
   189bc:	push	{fp, lr}
   189c0:	mov	fp, sp
   189c4:	bl	1bfd0 <argp_failure@@Base+0x2cd4>
   189c8:	bl	1895c <_obstack_memory_used@@Base+0x818>
   189cc:	pop	{fp, pc}
   189d0:	push	{fp, lr}
   189d4:	mov	fp, sp
   189d8:	bl	1bfe0 <argp_failure@@Base+0x2ce4>
   189dc:	bl	1895c <_obstack_memory_used@@Base+0x818>
   189e0:	pop	{fp, pc}
   189e4:	push	{fp, lr}
   189e8:	mov	fp, sp
   189ec:	mov	r2, r1
   189f0:	mov	r1, r0
   189f4:	mov	r0, #0
   189f8:	bl	1890c <_obstack_memory_used@@Base+0x7c8>
   189fc:	pop	{fp, pc}
   18a00:	mov	r2, r1
   18a04:	mov	r1, r0
   18a08:	mov	r0, #0
   18a0c:	b	189d0 <_obstack_memory_used@@Base+0x88c>
   18a10:	mov	r2, #1
   18a14:	b	18a18 <_obstack_memory_used@@Base+0x8d4>
   18a18:	push	{r4, r5, fp, lr}
   18a1c:	add	fp, sp, #8
   18a20:	mov	r4, r1
   18a24:	ldr	r5, [r1]
   18a28:	cmp	r0, #0
   18a2c:	beq	18a44 <_obstack_memory_used@@Base+0x900>
   18a30:	mov	r1, #1
   18a34:	add	r1, r1, r5, lsr #1
   18a38:	adds	r5, r5, r1
   18a3c:	bcc	18a5c <_obstack_memory_used@@Base+0x918>
   18a40:	bl	18cf8 <_obstack_memory_used@@Base+0xbb4>
   18a44:	cmp	r5, #0
   18a48:	bne	18a5c <_obstack_memory_used@@Base+0x918>
   18a4c:	mov	r1, #64	; 0x40
   18a50:	udiv	r5, r1, r2
   18a54:	cmp	r2, #64	; 0x40
   18a58:	addhi	r5, r5, #1
   18a5c:	mov	r1, r5
   18a60:	bl	1890c <_obstack_memory_used@@Base+0x7c8>
   18a64:	str	r5, [r4]
   18a68:	pop	{r4, r5, fp, pc}
   18a6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18a70:	add	fp, sp, #24
   18a74:	mov	r8, r1
   18a78:	ldr	r6, [r1]
   18a7c:	add	r1, r6, r6, asr #1
   18a80:	cmp	r1, r6
   18a84:	mvnvs	r1, #-2147483648	; 0x80000000
   18a88:	cmp	r1, r3
   18a8c:	mov	r5, r1
   18a90:	movgt	r5, r3
   18a94:	cmn	r3, #1
   18a98:	movle	r5, r1
   18a9c:	ldr	r4, [fp, #8]
   18aa0:	cmn	r4, #1
   18aa4:	ble	18acc <_obstack_memory_used@@Base+0x988>
   18aa8:	cmp	r4, #0
   18aac:	beq	18b20 <_obstack_memory_used@@Base+0x9dc>
   18ab0:	cmn	r5, #1
   18ab4:	ble	18af4 <_obstack_memory_used@@Base+0x9b0>
   18ab8:	mvn	r7, #-2147483648	; 0x80000000
   18abc:	udiv	r1, r7, r4
   18ac0:	cmp	r1, r5
   18ac4:	bge	18b20 <_obstack_memory_used@@Base+0x9dc>
   18ac8:	b	18b30 <_obstack_memory_used@@Base+0x9ec>
   18acc:	cmn	r5, #1
   18ad0:	ble	18b10 <_obstack_memory_used@@Base+0x9cc>
   18ad4:	cmn	r4, #1
   18ad8:	beq	18b20 <_obstack_memory_used@@Base+0x9dc>
   18adc:	mov	r1, #-2147483648	; 0x80000000
   18ae0:	sdiv	r1, r1, r4
   18ae4:	mvn	r7, #-2147483648	; 0x80000000
   18ae8:	cmp	r1, r5
   18aec:	bge	18b20 <_obstack_memory_used@@Base+0x9dc>
   18af0:	b	18b30 <_obstack_memory_used@@Base+0x9ec>
   18af4:	beq	18b20 <_obstack_memory_used@@Base+0x9dc>
   18af8:	mov	r1, #-2147483648	; 0x80000000
   18afc:	sdiv	r1, r1, r5
   18b00:	mvn	r7, #-2147483648	; 0x80000000
   18b04:	cmp	r1, r4
   18b08:	bge	18b20 <_obstack_memory_used@@Base+0x9dc>
   18b0c:	b	18b30 <_obstack_memory_used@@Base+0x9ec>
   18b10:	mvn	r7, #-2147483648	; 0x80000000
   18b14:	sdiv	r1, r7, r4
   18b18:	cmp	r5, r1
   18b1c:	blt	18b30 <_obstack_memory_used@@Base+0x9ec>
   18b20:	mul	r1, r5, r4
   18b24:	mov	r7, #64	; 0x40
   18b28:	cmp	r1, #63	; 0x3f
   18b2c:	bgt	18b38 <_obstack_memory_used@@Base+0x9f4>
   18b30:	sdiv	r5, r7, r4
   18b34:	mul	r1, r5, r4
   18b38:	cmp	r0, #0
   18b3c:	moveq	r7, #0
   18b40:	streq	r7, [r8]
   18b44:	sub	r7, r5, r6
   18b48:	cmp	r7, r2
   18b4c:	bge	18bf8 <_obstack_memory_used@@Base+0xab4>
   18b50:	add	r5, r6, r2
   18b54:	mov	r1, #0
   18b58:	cmp	r5, r3
   18b5c:	mov	r2, #0
   18b60:	movwgt	r2, #1
   18b64:	cmn	r3, #1
   18b68:	movwgt	r1, #1
   18b6c:	cmp	r5, r6
   18b70:	bvs	18be0 <_obstack_memory_used@@Base+0xa9c>
   18b74:	ands	r1, r1, r2
   18b78:	bne	18be0 <_obstack_memory_used@@Base+0xa9c>
   18b7c:	cmn	r4, #1
   18b80:	ble	18ba8 <_obstack_memory_used@@Base+0xa64>
   18b84:	cmp	r4, #0
   18b88:	beq	18bf4 <_obstack_memory_used@@Base+0xab0>
   18b8c:	cmn	r5, #1
   18b90:	ble	18bcc <_obstack_memory_used@@Base+0xa88>
   18b94:	mvn	r1, #-2147483648	; 0x80000000
   18b98:	udiv	r1, r1, r4
   18b9c:	cmp	r1, r5
   18ba0:	bge	18bf4 <_obstack_memory_used@@Base+0xab0>
   18ba4:	b	18be0 <_obstack_memory_used@@Base+0xa9c>
   18ba8:	cmn	r5, #1
   18bac:	ble	18be4 <_obstack_memory_used@@Base+0xaa0>
   18bb0:	cmn	r4, #1
   18bb4:	beq	18bf4 <_obstack_memory_used@@Base+0xab0>
   18bb8:	mov	r1, #-2147483648	; 0x80000000
   18bbc:	sdiv	r1, r1, r4
   18bc0:	cmp	r1, r5
   18bc4:	bge	18bf4 <_obstack_memory_used@@Base+0xab0>
   18bc8:	b	18be0 <_obstack_memory_used@@Base+0xa9c>
   18bcc:	beq	18bf4 <_obstack_memory_used@@Base+0xab0>
   18bd0:	mov	r1, #-2147483648	; 0x80000000
   18bd4:	sdiv	r1, r1, r5
   18bd8:	cmp	r1, r4
   18bdc:	bge	18bf4 <_obstack_memory_used@@Base+0xab0>
   18be0:	bl	18cf8 <_obstack_memory_used@@Base+0xbb4>
   18be4:	mvn	r1, #-2147483648	; 0x80000000
   18be8:	sdiv	r1, r1, r4
   18bec:	cmp	r5, r1
   18bf0:	blt	18be0 <_obstack_memory_used@@Base+0xa9c>
   18bf4:	mul	r1, r5, r4
   18bf8:	bl	18988 <_obstack_memory_used@@Base+0x844>
   18bfc:	str	r5, [r8]
   18c00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18c04:	mov	r1, #1
   18c08:	b	18c0c <_obstack_memory_used@@Base+0xac8>
   18c0c:	push	{fp, lr}
   18c10:	mov	fp, sp
   18c14:	bl	18d28 <_obstack_memory_used@@Base+0xbe4>
   18c18:	bl	1895c <_obstack_memory_used@@Base+0x818>
   18c1c:	pop	{fp, pc}
   18c20:	mov	r1, #1
   18c24:	b	18c28 <_obstack_memory_used@@Base+0xae4>
   18c28:	push	{fp, lr}
   18c2c:	mov	fp, sp
   18c30:	bl	1bfdc <argp_failure@@Base+0x2ce0>
   18c34:	bl	1895c <_obstack_memory_used@@Base+0x818>
   18c38:	pop	{fp, pc}
   18c3c:	push	{r4, r5, r6, sl, fp, lr}
   18c40:	add	fp, sp, #16
   18c44:	mov	r4, r1
   18c48:	mov	r5, r0
   18c4c:	mov	r0, r1
   18c50:	bl	18948 <_obstack_memory_used@@Base+0x804>
   18c54:	mov	r6, r0
   18c58:	mov	r1, r5
   18c5c:	mov	r2, r4
   18c60:	bl	11730 <memcpy@plt>
   18c64:	mov	r0, r6
   18c68:	pop	{r4, r5, r6, sl, fp, pc}
   18c6c:	push	{r4, r5, r6, sl, fp, lr}
   18c70:	add	fp, sp, #16
   18c74:	mov	r4, r1
   18c78:	mov	r5, r0
   18c7c:	mov	r0, r1
   18c80:	bl	18970 <_obstack_memory_used@@Base+0x82c>
   18c84:	mov	r6, r0
   18c88:	mov	r1, r5
   18c8c:	mov	r2, r4
   18c90:	bl	11730 <memcpy@plt>
   18c94:	mov	r0, r6
   18c98:	pop	{r4, r5, r6, sl, fp, pc}
   18c9c:	push	{r4, r5, r6, sl, fp, lr}
   18ca0:	add	fp, sp, #16
   18ca4:	mov	r4, r1
   18ca8:	mov	r5, r0
   18cac:	add	r0, r1, #1
   18cb0:	bl	18970 <_obstack_memory_used@@Base+0x82c>
   18cb4:	mov	r6, r0
   18cb8:	mov	r0, #0
   18cbc:	strb	r0, [r6, r4]
   18cc0:	mov	r0, r6
   18cc4:	mov	r1, r5
   18cc8:	mov	r2, r4
   18ccc:	bl	11730 <memcpy@plt>
   18cd0:	mov	r0, r6
   18cd4:	pop	{r4, r5, r6, sl, fp, pc}
   18cd8:	push	{r4, sl, fp, lr}
   18cdc:	add	fp, sp, #8
   18ce0:	mov	r4, r0
   18ce4:	bl	1185c <strlen@plt>
   18ce8:	add	r1, r0, #1
   18cec:	mov	r0, r4
   18cf0:	pop	{r4, sl, fp, lr}
   18cf4:	b	18c3c <_obstack_memory_used@@Base+0xaf8>
   18cf8:	push	{fp, lr}
   18cfc:	mov	fp, sp
   18d00:	movw	r0, #2744	; 0xab8
   18d04:	movt	r0, #3
   18d08:	ldr	r0, [r0]
   18d0c:	movw	r2, #51925	; 0xcad5
   18d10:	movt	r2, #1
   18d14:	movw	r3, #62121	; 0xf2a9
   18d18:	movt	r3, #1
   18d1c:	mov	r1, #0
   18d20:	bl	117cc <error@plt>
   18d24:	bl	119dc <abort@plt>
   18d28:	clz	r2, r1
   18d2c:	lsr	r2, r2, #5
   18d30:	clz	r3, r0
   18d34:	lsr	r3, r3, #5
   18d38:	orrs	r2, r3, r2
   18d3c:	movwne	r1, #1
   18d40:	movwne	r0, #1
   18d44:	cmp	r1, #0
   18d48:	beq	18d78 <_obstack_memory_used@@Base+0xc34>
   18d4c:	mvn	r2, #-2147483648	; 0x80000000
   18d50:	udiv	r2, r2, r1
   18d54:	cmp	r2, r0
   18d58:	bcs	18d78 <_obstack_memory_used@@Base+0xc34>
   18d5c:	push	{fp, lr}
   18d60:	mov	fp, sp
   18d64:	bl	11880 <__errno_location@plt>
   18d68:	mov	r1, #12
   18d6c:	str	r1, [r0]
   18d70:	mov	r0, #0
   18d74:	pop	{fp, pc}
   18d78:	b	11688 <calloc@plt>
   18d7c:	cmp	r0, #0
   18d80:	movweq	r0, #1
   18d84:	cmn	r0, #1
   18d88:	ble	18d90 <_obstack_memory_used@@Base+0xc4c>
   18d8c:	b	117f0 <malloc@plt>
   18d90:	push	{fp, lr}
   18d94:	mov	fp, sp
   18d98:	bl	11880 <__errno_location@plt>
   18d9c:	mov	r1, #12
   18da0:	str	r1, [r0]
   18da4:	mov	r0, #0
   18da8:	pop	{fp, pc}
   18dac:	push	{fp, lr}
   18db0:	mov	fp, sp
   18db4:	cmp	r0, #0
   18db8:	beq	18dd4 <_obstack_memory_used@@Base+0xc90>
   18dbc:	cmp	r1, #0
   18dc0:	beq	18de0 <_obstack_memory_used@@Base+0xc9c>
   18dc4:	cmn	r1, #1
   18dc8:	ble	18dec <_obstack_memory_used@@Base+0xca8>
   18dcc:	pop	{fp, lr}
   18dd0:	b	1176c <realloc@plt>
   18dd4:	mov	r0, r1
   18dd8:	pop	{fp, lr}
   18ddc:	b	18d7c <_obstack_memory_used@@Base+0xc38>
   18de0:	bl	17d24 <argp_usage@@Base+0x18c>
   18de4:	mov	r0, #0
   18de8:	pop	{fp, pc}
   18dec:	bl	11880 <__errno_location@plt>
   18df0:	mov	r1, #12
   18df4:	str	r1, [r0]
   18df8:	mov	r0, #0
   18dfc:	pop	{fp, pc}

00018e00 <argp_help@@Base>:
   18e00:	push	{fp, lr}
   18e04:	mov	fp, sp
   18e08:	sub	sp, sp, #8
   18e0c:	mov	ip, r2
   18e10:	mov	r2, r1
   18e14:	str	r3, [sp]
   18e18:	mov	r1, #0
   18e1c:	mov	r3, ip
   18e20:	bl	18e2c <argp_help@@Base+0x2c>
   18e24:	mov	sp, fp
   18e28:	pop	{fp, pc}
   18e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18e30:	add	fp, sp, #28
   18e34:	sub	sp, sp, #36	; 0x24
   18e38:	str	r1, [fp, #-44]	; 0xffffffd4
   18e3c:	str	r0, [fp, #-40]	; 0xffffffd8
   18e40:	cmp	r2, #0
   18e44:	beq	19108 <argp_help@@Base+0x308>
   18e48:	mov	r7, r3
   18e4c:	mov	r4, r2
   18e50:	ldr	r0, [fp, #8]
   18e54:	str	r0, [fp, #-48]	; 0xffffffd0
   18e58:	mov	r0, r2
   18e5c:	bl	1194c <flockfile@plt>
   18e60:	movw	r5, #2704	; 0xa90
   18e64:	movt	r5, #3
   18e68:	ldr	r0, [r5, #36]	; 0x24
   18e6c:	cmp	r0, #0
   18e70:	bne	18e7c <argp_help@@Base+0x7c>
   18e74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e78:	bl	1943c <argp_failure@@Base+0x140>
   18e7c:	ldr	r2, [r5, #32]
   18e80:	mov	r6, #0
   18e84:	mov	r0, r4
   18e88:	mov	r1, #0
   18e8c:	mov	r3, #0
   18e90:	bl	1c03c <argp_failure@@Base+0x2d40>
   18e94:	cmp	r0, #0
   18e98:	beq	19110 <argp_help@@Base+0x310>
   18e9c:	mov	r8, r0
   18ea0:	tst	r7, #11
   18ea4:	beq	18edc <argp_help@@Base+0xdc>
   18ea8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18eac:	mov	r1, #0
   18eb0:	bl	1971c <argp_failure@@Base+0x420>
   18eb4:	mov	r6, r0
   18eb8:	movw	r1, #56748	; 0xddac
   18ebc:	movt	r1, #1
   18ec0:	bl	197c4 <argp_failure@@Base+0x4c8>
   18ec4:	movw	r1, #62003	; 0xf233
   18ec8:	movt	r1, #1
   18ecc:	mov	r0, r6
   18ed0:	bl	197c4 <argp_failure@@Base+0x4c8>
   18ed4:	mov	r0, r6
   18ed8:	bl	197e0 <argp_failure@@Base+0x4e4>
   18edc:	str	r6, [fp, #-52]	; 0xffffffcc
   18ee0:	tst	r7, #3
   18ee4:	str	r4, [fp, #-60]	; 0xffffffc4
   18ee8:	beq	19120 <argp_help@@Base+0x320>
   18eec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18ef0:	bl	1981c <argp_failure@@Base+0x520>
   18ef4:	mov	r2, r0
   18ef8:	add	r0, r0, #7
   18efc:	bic	r0, r0, #7
   18f00:	sub	r0, sp, r0
   18f04:	mov	sp, r0
   18f08:	str	r0, [fp, #-56]	; 0xffffffc8
   18f0c:	mov	r1, #0
   18f10:	bl	118b0 <memset@plt>
   18f14:	mov	r4, #1
   18f18:	mov	r9, #1
   18f1c:	mov	r5, r7
   18f20:	movw	r7, #2704	; 0xa90
   18f24:	movt	r7, #3
   18f28:	ldr	r1, [r7, #28]
   18f2c:	mov	r0, r8
   18f30:	bl	1c898 <argp_failure@@Base+0x359c>
   18f34:	mov	sl, r0
   18f38:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18f3c:	str	r0, [fp, #-36]	; 0xffffffdc
   18f40:	mov	r0, r8
   18f44:	movw	r1, #63054	; 0xf64e
   18f48:	movt	r1, #1
   18f4c:	tst	r4, #1
   18f50:	beq	18f60 <argp_help@@Base+0x160>
   18f54:	movw	r2, #63060	; 0xf654
   18f58:	movt	r2, #1
   18f5c:	b	18f68 <argp_help@@Base+0x168>
   18f60:	movw	r2, #63067	; 0xf65b
   18f64:	movt	r2, #1
   18f68:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18f6c:	bl	1c698 <argp_failure@@Base+0x339c>
   18f70:	ldr	r6, [fp, #-52]	; 0xffffffcc
   18f74:	ldr	r1, [r7, #28]
   18f78:	mov	r0, r8
   18f7c:	bl	1c820 <argp_failure@@Base+0x3524>
   18f80:	mov	r4, r0
   18f84:	mov	r7, r5
   18f88:	tst	r5, #2
   18f8c:	bne	18fa4 <argp_help@@Base+0x1a4>
   18f90:	mov	r0, r6
   18f94:	mov	r1, r8
   18f98:	bl	19884 <argp_failure@@Base+0x588>
   18f9c:	orr	r7, r7, #2
   18fa0:	b	18fc0 <argp_help@@Base+0x1c0>
   18fa4:	ldr	r0, [r6, #4]
   18fa8:	cmp	r0, #0
   18fac:	beq	18fc0 <argp_help@@Base+0x1c0>
   18fb0:	mov	r0, r8
   18fb4:	movw	r1, #63074	; 0xf662
   18fb8:	movt	r1, #1
   18fbc:	bl	1c78c <argp_failure@@Base+0x3490>
   18fc0:	sub	sp, sp, #8
   18fc4:	str	r8, [sp]
   18fc8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18fcc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18fd0:	sub	r2, fp, #36	; 0x24
   18fd4:	mov	r3, #1
   18fd8:	bl	199f4 <argp_failure@@Base+0x6f8>
   18fdc:	add	sp, sp, #8
   18fe0:	mov	r6, r0
   18fe4:	mov	r0, r8
   18fe8:	mov	r1, sl
   18fec:	bl	1c898 <argp_failure@@Base+0x359c>
   18ff0:	mov	r0, r8
   18ff4:	mov	r1, r4
   18ff8:	bl	1c820 <argp_failure@@Base+0x3524>
   18ffc:	mov	r0, r8
   19000:	mov	r1, #10
   19004:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19008:	mov	r4, #0
   1900c:	cmp	r6, #0
   19010:	bne	18f1c <argp_help@@Base+0x11c>
   19014:	tst	r7, #16
   19018:	beq	19044 <argp_help@@Base+0x244>
   1901c:	sub	sp, sp, #8
   19020:	mov	r0, #1
   19024:	stm	sp, {r0, r8}
   19028:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1902c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19030:	mov	r2, #0
   19034:	mov	r3, #0
   19038:	bl	19bbc <argp_failure@@Base+0x8c0>
   1903c:	add	sp, sp, #8
   19040:	orr	r9, r0, r9
   19044:	ldr	r6, [fp, #-52]	; 0xffffffcc
   19048:	tst	r7, #4
   1904c:	beq	1906c <argp_help@@Base+0x26c>
   19050:	movw	r1, #63087	; 0xf66f
   19054:	movt	r1, #1
   19058:	mov	r0, r8
   1905c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   19060:	mov	r3, r2
   19064:	bl	1c698 <argp_failure@@Base+0x339c>
   19068:	mov	r9, #1
   1906c:	tst	r7, #8
   19070:	ldrne	r0, [r6, #4]
   19074:	cmpne	r0, #0
   19078:	bne	19130 <argp_help@@Base+0x330>
   1907c:	tst	r7, #32
   19080:	beq	190ac <argp_help@@Base+0x2ac>
   19084:	sub	sp, sp, #8
   19088:	mov	r0, #0
   1908c:	stm	sp, {r0, r8}
   19090:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19094:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19098:	mov	r2, #1
   1909c:	mov	r3, r9
   190a0:	bl	19bbc <argp_failure@@Base+0x8c0>
   190a4:	add	sp, sp, #8
   190a8:	orr	r9, r0, r9
   190ac:	tst	r7, #64	; 0x40
   190b0:	movwne	r4, #2996	; 0xbb4
   190b4:	movtne	r4, #3
   190b8:	ldrne	r0, [r4]
   190bc:	cmpne	r0, #0
   190c0:	beq	190ec <argp_help@@Base+0x2ec>
   190c4:	cmp	r9, #0
   190c8:	beq	190d8 <argp_help@@Base+0x2d8>
   190cc:	mov	r0, r8
   190d0:	mov	r1, #10
   190d4:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   190d8:	ldr	r2, [r4]
   190dc:	movw	r1, #63142	; 0xf6a6
   190e0:	movt	r1, #1
   190e4:	mov	r0, r8
   190e8:	bl	1c698 <argp_failure@@Base+0x339c>
   190ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   190f0:	bl	11784 <funlockfile@plt>
   190f4:	cmp	r6, #0
   190f8:	movne	r0, r6
   190fc:	blne	19f60 <argp_failure@@Base+0xc64>
   19100:	mov	r0, r8
   19104:	bl	1c0bc <argp_failure@@Base+0x2dc0>
   19108:	sub	sp, fp, #28
   1910c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19110:	mov	r0, r4
   19114:	sub	sp, fp, #28
   19118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1911c:	b	11784 <funlockfile@plt>
   19120:	mov	r9, #0
   19124:	tst	r7, #16
   19128:	bne	1901c <argp_help@@Base+0x21c>
   1912c:	b	19044 <argp_help@@Base+0x244>
   19130:	cmp	r9, #0
   19134:	beq	19144 <argp_help@@Base+0x344>
   19138:	mov	r0, r8
   1913c:	mov	r1, #10
   19140:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19144:	mov	r0, r6
   19148:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1914c:	mov	r2, r8
   19150:	bl	19e68 <argp_failure@@Base+0xb6c>
   19154:	mov	r9, #1
   19158:	tst	r7, #32
   1915c:	bne	19084 <argp_help@@Base+0x284>
   19160:	b	190ac <argp_help@@Base+0x2ac>

00019164 <argp_state_help@@Base>:
   19164:	push	{r4, r5, fp, lr}
   19168:	add	fp, sp, #8
   1916c:	sub	sp, sp, #8
   19170:	mov	r4, r2
   19174:	mov	r2, r1
   19178:	mov	r5, r0
   1917c:	cmp	r0, #0
   19180:	beq	191cc <argp_state_help@@Base+0x68>
   19184:	cmp	r2, #0
   19188:	beq	19204 <argp_state_help@@Base+0xa0>
   1918c:	ldr	r0, [r5, #16]
   19190:	ands	r0, r0, #2
   19194:	bne	19204 <argp_state_help@@Base+0xa0>
   19198:	ldr	r0, [r5]
   1919c:	ldr	r1, [r5, #16]
   191a0:	ldr	r3, [r5, #40]	; 0x28
   191a4:	str	r3, [sp]
   191a8:	and	r1, r1, #64	; 0x40
   191ac:	orr	r4, r4, r1, lsl #1
   191b0:	mov	r1, r5
   191b4:	mov	r3, r4
   191b8:	bl	18e2c <argp_help@@Base+0x2c>
   191bc:	ldrb	r0, [r5, #16]
   191c0:	tst	r0, #32
   191c4:	beq	191f4 <argp_state_help@@Base+0x90>
   191c8:	b	19204 <argp_state_help@@Base+0xa0>
   191cc:	cmp	r2, #0
   191d0:	beq	19204 <argp_state_help@@Base+0xa0>
   191d4:	movw	r0, #2768	; 0xad0
   191d8:	movt	r0, #3
   191dc:	ldr	r0, [r0]
   191e0:	str	r0, [sp]
   191e4:	mov	r0, #0
   191e8:	mov	r1, r5
   191ec:	mov	r3, r4
   191f0:	bl	18e2c <argp_help@@Base+0x2c>
   191f4:	tst	r4, #256	; 0x100
   191f8:	bne	1920c <argp_state_help@@Base+0xa8>
   191fc:	tst	r4, #512	; 0x200
   19200:	bne	1921c <argp_state_help@@Base+0xb8>
   19204:	sub	sp, fp, #8
   19208:	pop	{r4, r5, fp, pc}
   1920c:	movw	r0, #2760	; 0xac8
   19210:	movt	r0, #3
   19214:	ldr	r0, [r0]
   19218:	bl	11844 <exit@plt>
   1921c:	mov	r0, #0
   19220:	bl	11844 <exit@plt>

00019224 <argp_error@@Base>:
   19224:	sub	sp, sp, #8
   19228:	push	{r4, r5, r6, sl, fp, lr}
   1922c:	add	fp, sp, #16
   19230:	sub	sp, sp, #8
   19234:	mov	r5, r1
   19238:	mov	r4, r0
   1923c:	str	r3, [fp, #12]
   19240:	str	r2, [fp, #8]
   19244:	cmp	r0, #0
   19248:	beq	19260 <argp_error@@Base+0x3c>
   1924c:	ldrb	r0, [r4, #16]
   19250:	tst	r0, #2
   19254:	bne	192ec <argp_error@@Base+0xc8>
   19258:	add	r0, r4, #44	; 0x2c
   1925c:	b	19268 <argp_error@@Base+0x44>
   19260:	movw	r0, #2776	; 0xad8
   19264:	movt	r0, #3
   19268:	ldr	r6, [r0]
   1926c:	cmp	r6, #0
   19270:	beq	192ec <argp_error@@Base+0xc8>
   19274:	mov	r0, r6
   19278:	bl	1194c <flockfile@plt>
   1927c:	add	r0, fp, #8
   19280:	str	r0, [sp, #4]
   19284:	movw	r0, #2768	; 0xad0
   19288:	movt	r0, #3
   1928c:	cmp	r4, #0
   19290:	addne	r0, r4, #40	; 0x28
   19294:	ldr	r0, [r0]
   19298:	mov	r1, r6
   1929c:	bl	11694 <fputs_unlocked@plt>
   192a0:	mov	r0, #58	; 0x3a
   192a4:	mov	r1, r6
   192a8:	bl	11a00 <putc_unlocked@plt>
   192ac:	mov	r0, #32
   192b0:	mov	r1, r6
   192b4:	bl	11a00 <putc_unlocked@plt>
   192b8:	ldr	r2, [sp, #4]
   192bc:	mov	r0, r6
   192c0:	mov	r1, r5
   192c4:	bl	1191c <vfprintf@plt>
   192c8:	mov	r0, #10
   192cc:	mov	r1, r6
   192d0:	bl	11a00 <putc_unlocked@plt>
   192d4:	mov	r0, r4
   192d8:	mov	r1, r6
   192dc:	mov	r2, #260	; 0x104
   192e0:	bl	19164 <argp_state_help@@Base>
   192e4:	mov	r0, r6
   192e8:	bl	11784 <funlockfile@plt>
   192ec:	sub	sp, fp, #16
   192f0:	pop	{r4, r5, r6, sl, fp, lr}
   192f4:	add	sp, sp, #8
   192f8:	bx	lr

000192fc <argp_failure@@Base>:
   192fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19300:	add	fp, sp, #24
   19304:	sub	sp, sp, #200	; 0xc8
   19308:	mov	r4, r3
   1930c:	mov	r7, r2
   19310:	mov	r8, r1
   19314:	mov	r5, r0
   19318:	cmp	r0, #0
   1931c:	beq	19334 <argp_failure@@Base+0x38>
   19320:	ldrb	r0, [r5, #16]
   19324:	tst	r0, #2
   19328:	bne	19434 <argp_failure@@Base+0x138>
   1932c:	add	r0, r5, #44	; 0x2c
   19330:	b	1933c <argp_failure@@Base+0x40>
   19334:	movw	r0, #2776	; 0xad8
   19338:	movt	r0, #3
   1933c:	ldr	r6, [r0]
   19340:	cmp	r6, #0
   19344:	beq	19434 <argp_failure@@Base+0x138>
   19348:	mov	r0, r6
   1934c:	bl	1194c <flockfile@plt>
   19350:	movw	r0, #2768	; 0xad0
   19354:	movt	r0, #3
   19358:	cmp	r5, #0
   1935c:	addne	r0, r5, #40	; 0x28
   19360:	ldr	r0, [r0]
   19364:	mov	r1, r6
   19368:	bl	11694 <fputs_unlocked@plt>
   1936c:	cmp	r4, #0
   19370:	beq	193a4 <argp_failure@@Base+0xa8>
   19374:	add	r0, fp, #8
   19378:	str	r0, [sp]
   1937c:	mov	r0, #58	; 0x3a
   19380:	mov	r1, r6
   19384:	bl	11a00 <putc_unlocked@plt>
   19388:	mov	r0, #32
   1938c:	mov	r1, r6
   19390:	bl	11a00 <putc_unlocked@plt>
   19394:	ldr	r2, [sp]
   19398:	mov	r0, r6
   1939c:	mov	r1, r4
   193a0:	bl	1191c <vfprintf@plt>
   193a4:	cmp	r7, #0
   193a8:	beq	19400 <argp_failure@@Base+0x104>
   193ac:	mov	r0, #58	; 0x3a
   193b0:	mov	r1, r6
   193b4:	bl	11a00 <putc_unlocked@plt>
   193b8:	mov	r0, #32
   193bc:	mov	r1, r6
   193c0:	bl	11a00 <putc_unlocked@plt>
   193c4:	mov	r1, sp
   193c8:	mov	r0, r7
   193cc:	mov	r2, #200	; 0xc8
   193d0:	bl	11898 <strerror_r@plt>
   193d4:	cmp	r0, #0
   193d8:	bne	193f8 <argp_failure@@Base+0xfc>
   193dc:	mov	r0, r7
   193e0:	bl	11808 <strerror@plt>
   193e4:	mov	r1, r0
   193e8:	movw	r0, #63033	; 0xf639
   193ec:	movt	r0, #1
   193f0:	cmp	r1, #0
   193f4:	movne	r0, r1
   193f8:	mov	r1, r6
   193fc:	bl	11694 <fputs_unlocked@plt>
   19400:	mov	r0, #10
   19404:	mov	r1, r6
   19408:	bl	11a00 <putc_unlocked@plt>
   1940c:	mov	r0, r6
   19410:	bl	11784 <funlockfile@plt>
   19414:	cmp	r8, #0
   19418:	beq	19434 <argp_failure@@Base+0x138>
   1941c:	cmp	r5, #0
   19420:	ldrbne	r0, [r5, #16]
   19424:	tstne	r0, #32
   19428:	bne	19434 <argp_failure@@Base+0x138>
   1942c:	mov	r0, r8
   19430:	bl	11844 <exit@plt>
   19434:	sub	sp, fp, #24
   19438:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1943c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19440:	add	fp, sp, #28
   19444:	sub	sp, sp, #60	; 0x3c
   19448:	str	r0, [sp, #8]
   1944c:	movw	r0, #63162	; 0xf6ba
   19450:	movt	r0, #1
   19454:	bl	117d8 <getenv@plt>
   19458:	mov	r7, r0
   1945c:	movw	r0, #2704	; 0xa90
   19460:	movt	r0, #3
   19464:	add	r1, r0, #16
   19468:	mov	r2, #32
   1946c:	vld1.64	{d16-d17}, [r0], r2
   19470:	add	r3, sp, #16
   19474:	vld1.64	{d18-d19}, [r1]
   19478:	add	r1, r3, #16
   1947c:	vldr	d20, [r0]
   19480:	vst1.64	{d18-d19}, [r1]
   19484:	mov	r0, r3
   19488:	vst1.64	{d16-d17}, [r0], r2
   1948c:	vstr	d20, [r0]
   19490:	cmp	r7, #0
   19494:	beq	19714 <argp_failure@@Base+0x418>
   19498:	ldrb	r4, [r7]
   1949c:	cmp	r4, #0
   194a0:	beq	19708 <argp_failure@@Base+0x40c>
   194a4:	bl	11838 <__ctype_b_loc@plt>
   194a8:	movw	sl, #63809	; 0xf941
   194ac:	movt	sl, #1
   194b0:	str	r0, [sp, #12]
   194b4:	b	194dc <argp_failure@@Base+0x1e0>
   194b8:	str	r8, [sp]
   194bc:	str	r7, [sp, #4]
   194c0:	ldr	r0, [sp, #8]
   194c4:	mov	r1, #0
   194c8:	mov	r2, #0
   194cc:	movw	r3, #63176	; 0xf6c8
   194d0:	movt	r3, #1
   194d4:	bl	192fc <argp_failure@@Base>
   194d8:	b	1969c <argp_failure@@Base+0x3a0>
   194dc:	ldr	r6, [r0]
   194e0:	uxtb	r1, r4
   194e4:	add	r1, r6, r1, lsl #1
   194e8:	ldrh	r1, [r1]
   194ec:	tst	r1, #8192	; 0x2000
   194f0:	beq	1950c <argp_failure@@Base+0x210>
   194f4:	ldr	r6, [r0]
   194f8:	ldrb	r4, [r7, #1]!
   194fc:	add	r1, r6, r4, lsl #1
   19500:	ldrh	r1, [r1]
   19504:	tst	r1, #8192	; 0x2000
   19508:	bne	194f8 <argp_failure@@Base+0x1fc>
   1950c:	tst	r1, #1024	; 0x400
   19510:	bne	19520 <argp_failure@@Base+0x224>
   19514:	tst	r4, #255	; 0xff
   19518:	beq	196dc <argp_failure@@Base+0x3e0>
   1951c:	b	196ec <argp_failure@@Base+0x3f0>
   19520:	sub	r5, r7, #1
   19524:	mov	r0, r7
   19528:	b	19534 <argp_failure@@Base+0x238>
   1952c:	add	r5, r5, #1
   19530:	add	r0, r0, #1
   19534:	ldrb	r1, [r0]
   19538:	ldrb	r2, [r6, r1, lsl #1]
   1953c:	tst	r2, #8
   19540:	bne	1952c <argp_failure@@Base+0x230>
   19544:	cmp	r1, #95	; 0x5f
   19548:	cmpne	r1, #45	; 0x2d
   1954c:	beq	1952c <argp_failure@@Base+0x230>
   19550:	ldrb	r1, [r5, #1]!
   19554:	add	r2, r6, r1, lsl #1
   19558:	ldrb	r2, [r2, #1]
   1955c:	tst	r2, #32
   19560:	bne	19550 <argp_failure@@Base+0x254>
   19564:	sub	r8, r0, r7
   19568:	cmp	r1, #0
   1956c:	cmpne	r1, #44	; 0x2c
   19570:	bne	195c0 <argp_failure@@Base+0x2c4>
   19574:	uxtb	r0, r4
   19578:	mov	r4, #1
   1957c:	cmp	r0, #110	; 0x6e
   19580:	bne	195b8 <argp_failure@@Base+0x2bc>
   19584:	ldrb	r0, [r7, #1]
   19588:	mov	r4, #1
   1958c:	cmp	r0, #111	; 0x6f
   19590:	bne	195b8 <argp_failure@@Base+0x2bc>
   19594:	ldrb	r0, [r7, #2]
   19598:	mov	r4, #1
   1959c:	cmp	r0, #45	; 0x2d
   195a0:	bne	195b8 <argp_failure@@Base+0x2bc>
   195a4:	sub	r8, r8, #3
   195a8:	add	r7, r7, #3
   195ac:	mov	r6, #0
   195b0:	mov	r4, #1
   195b4:	b	1963c <argp_failure@@Base+0x340>
   195b8:	mov	r6, #1
   195bc:	b	1963c <argp_failure@@Base+0x340>
   195c0:	cmp	r1, #61	; 0x3d
   195c4:	bne	195dc <argp_failure@@Base+0x2e0>
   195c8:	ldrb	r0, [r5, #1]!
   195cc:	add	r0, r6, r0, lsl #1
   195d0:	ldrb	r0, [r0, #1]
   195d4:	tst	r0, #32
   195d8:	bne	195c8 <argp_failure@@Base+0x2cc>
   195dc:	ldrb	r0, [r5]
   195e0:	add	r0, r6, r0, lsl #1
   195e4:	ldrb	r0, [r0, #1]
   195e8:	mov	r4, #0
   195ec:	tst	r0, #8
   195f0:	bne	195fc <argp_failure@@Base+0x300>
   195f4:	mov	r6, #0
   195f8:	b	1963c <argp_failure@@Base+0x340>
   195fc:	mov	r0, r5
   19600:	bl	11964 <atoi@plt>
   19604:	sub	r2, r5, #1
   19608:	mov	r5, r2
   1960c:	ldrb	r1, [r2, #1]!
   19610:	add	r1, r6, r1, lsl #1
   19614:	ldrb	r1, [r1, #1]
   19618:	tst	r1, #8
   1961c:	bne	19608 <argp_failure@@Base+0x30c>
   19620:	ldrb	r1, [r5, #1]!
   19624:	add	r1, r6, r1, lsl #1
   19628:	ldrb	r1, [r1, #1]
   1962c:	tst	r1, #32
   19630:	bne	19620 <argp_failure@@Base+0x324>
   19634:	mov	r4, #0
   19638:	mov	r6, r0
   1963c:	mov	r9, sl
   19640:	mov	r0, r9
   19644:	bl	1185c <strlen@plt>
   19648:	cmp	r0, r8
   1964c:	bne	19668 <argp_failure@@Base+0x36c>
   19650:	mov	r0, r7
   19654:	mov	r1, r9
   19658:	mov	r2, r8
   1965c:	bl	119d0 <strncmp@plt>
   19660:	cmp	r0, #0
   19664:	beq	1967c <argp_failure@@Base+0x380>
   19668:	add	r9, r9, #16
   1966c:	add	r0, sl, #144	; 0x90
   19670:	cmp	r9, r0
   19674:	bcc	19640 <argp_failure@@Base+0x344>
   19678:	b	1969c <argp_failure@@Base+0x3a0>
   1967c:	cmp	r4, #0
   19680:	beq	19690 <argp_failure@@Base+0x394>
   19684:	ldrb	r0, [r9, #14]
   19688:	cmp	r0, #0
   1968c:	beq	194b8 <argp_failure@@Base+0x1bc>
   19690:	ldrb	r0, [r9, #15]
   19694:	add	r1, sp, #16
   19698:	str	r6, [r1, r0]
   1969c:	add	r0, sl, #144	; 0x90
   196a0:	cmp	r9, r0
   196a4:	bne	196c8 <argp_failure@@Base+0x3cc>
   196a8:	str	r8, [sp]
   196ac:	str	r7, [sp, #4]
   196b0:	ldr	r0, [sp, #8]
   196b4:	mov	r1, #0
   196b8:	mov	r2, #0
   196bc:	movw	r3, #63223	; 0xf6f7
   196c0:	movt	r3, #1
   196c4:	bl	192fc <argp_failure@@Base>
   196c8:	mov	r7, r5
   196cc:	ldrb	r0, [r7], #1
   196d0:	cmp	r0, #44	; 0x2c
   196d4:	movne	r7, r5
   196d8:	ldr	r0, [sp, #12]
   196dc:	ldrb	r4, [r7]
   196e0:	cmp	r4, #0
   196e4:	bne	194dc <argp_failure@@Base+0x1e0>
   196e8:	b	19708 <argp_failure@@Base+0x40c>
   196ec:	str	r7, [sp]
   196f0:	movw	r3, #63261	; 0xf71d
   196f4:	movt	r3, #1
   196f8:	ldr	r0, [sp, #8]
   196fc:	mov	r1, #0
   19700:	mov	r2, #0
   19704:	bl	192fc <argp_failure@@Base>
   19708:	add	r1, sp, #16
   1970c:	ldr	r0, [sp, #8]
   19710:	bl	19fb4 <argp_failure@@Base+0xcb8>
   19714:	sub	sp, fp, #28
   19718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1971c:	push	{r4, r5, r6, r7, fp, lr}
   19720:	add	fp, sp, #16
   19724:	sub	sp, sp, #8
   19728:	mov	r4, r1
   1972c:	mov	r5, r0
   19730:	ldr	r7, [r0, #16]
   19734:	bl	1a06c <argp_failure@@Base+0xd70>
   19738:	mov	r6, r0
   1973c:	cmp	r7, #0
   19740:	beq	197b8 <argp_failure@@Base+0x4bc>
   19744:	ldr	r0, [r7]
   19748:	cmp	r0, #0
   1974c:	bne	19778 <argp_failure@@Base+0x47c>
   19750:	b	197b8 <argp_failure@@Base+0x4bc>
   19754:	ldr	r0, [r7]
   19758:	mov	r1, r2
   1975c:	bl	1971c <argp_failure@@Base+0x420>
   19760:	mov	r1, r0
   19764:	mov	r0, r6
   19768:	bl	1a318 <argp_failure@@Base+0x101c>
   1976c:	ldr	r0, [r7, #16]!
   19770:	cmp	r0, #0
   19774:	beq	197b8 <argp_failure@@Base+0x4bc>
   19778:	ldr	r1, [r7, #12]
   1977c:	cmp	r1, #0
   19780:	bne	19794 <argp_failure@@Base+0x498>
   19784:	ldr	r0, [r7, #8]
   19788:	cmp	r0, #0
   1978c:	mov	r2, r4
   19790:	beq	19754 <argp_failure@@Base+0x458>
   19794:	ldr	r2, [r7, #8]
   19798:	ldr	r0, [r5, #16]
   1979c:	stm	sp, {r4, r5}
   197a0:	sub	r0, r7, r0
   197a4:	asr	r3, r0, #4
   197a8:	mov	r0, r6
   197ac:	bl	1a2b4 <argp_failure@@Base+0xfb8>
   197b0:	mov	r2, r0
   197b4:	b	19754 <argp_failure@@Base+0x458>
   197b8:	mov	r0, r6
   197bc:	sub	sp, fp, #16
   197c0:	pop	{r4, r5, r6, r7, fp, pc}
   197c4:	push	{fp, lr}
   197c8:	mov	fp, sp
   197cc:	bl	1a5b0 <argp_failure@@Base+0x12b4>
   197d0:	cmp	r0, #0
   197d4:	mvnne	r1, #0
   197d8:	strne	r1, [r0, #12]
   197dc:	pop	{fp, pc}
   197e0:	ldr	r1, [r0, #4]
   197e4:	cmp	r1, #0
   197e8:	bxeq	lr
   197ec:	ldr	r2, [r0]
   197f0:	add	r2, r2, #24
   197f4:	mov	r3, #0
   197f8:	str	r3, [r2], #28
   197fc:	add	r3, r3, #1
   19800:	cmp	r1, r3
   19804:	bne	197f8 <argp_failure@@Base+0x4fc>
   19808:	ldr	r0, [r0]
   1980c:	movw	r3, #42544	; 0xa630
   19810:	movt	r3, #1
   19814:	mov	r2, #28
   19818:	b	1197c <qsort@plt>
   1981c:	push	{r4, r5, fp, lr}
   19820:	add	fp, sp, #8
   19824:	mov	r1, r0
   19828:	ldr	r0, [r0, #8]
   1982c:	ldr	r5, [r1, #16]
   19830:	cmp	r0, #0
   19834:	beq	19850 <argp_failure@@Base+0x554>
   19838:	mov	r1, #10
   1983c:	bl	11868 <strchr@plt>
   19840:	mov	r4, r0
   19844:	cmp	r0, #0
   19848:	movwne	r4, #1
   1984c:	b	19854 <argp_failure@@Base+0x558>
   19850:	mov	r4, #0
   19854:	cmp	r5, #0
   19858:	ldrne	r0, [r5]
   1985c:	cmpne	r0, #0
   19860:	beq	1987c <argp_failure@@Base+0x580>
   19864:	add	r5, r5, #16
   19868:	bl	1981c <argp_failure@@Base+0x520>
   1986c:	add	r4, r0, r4
   19870:	ldr	r0, [r5], #16
   19874:	cmp	r0, #0
   19878:	bne	19868 <argp_failure@@Base+0x56c>
   1987c:	mov	r0, r4
   19880:	pop	{r4, r5, fp, pc}
   19884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19888:	add	fp, sp, #28
   1988c:	sub	sp, sp, #12
   19890:	ldr	r4, [r0, #4]
   19894:	cmp	r4, #0
   19898:	beq	199ec <argp_failure@@Base+0x6f0>
   1989c:	mov	sl, r1
   198a0:	mov	r8, r0
   198a4:	ldr	r0, [r0, #8]
   198a8:	bl	1185c <strlen@plt>
   198ac:	add	r0, r0, #8
   198b0:	bic	r0, r0, #7
   198b4:	sub	r9, sp, r0
   198b8:	mov	sp, r9
   198bc:	str	r9, [fp, #-36]	; 0xffffffdc
   198c0:	ldr	r7, [r8]
   198c4:	movw	r5, #43868	; 0xab5c
   198c8:	movt	r5, #1
   198cc:	sub	r6, fp, #36	; 0x24
   198d0:	ldr	r0, [r7, #20]
   198d4:	ldr	r2, [r0, #24]
   198d8:	mov	r0, r7
   198dc:	mov	r1, r5
   198e0:	mov	r3, r6
   198e4:	bl	1aa88 <argp_failure@@Base+0x178c>
   198e8:	subs	r4, r4, #1
   198ec:	add	r7, r7, #28
   198f0:	bne	198d0 <argp_failure@@Base+0x5d4>
   198f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   198f8:	cmp	r0, r9
   198fc:	bls	19924 <argp_failure@@Base+0x628>
   19900:	add	r1, r0, #1
   19904:	str	r1, [fp, #-36]	; 0xffffffdc
   19908:	mov	r1, #0
   1990c:	strb	r1, [r0]
   19910:	movw	r1, #63607	; 0xf877
   19914:	movt	r1, #1
   19918:	mov	r0, sl
   1991c:	mov	r2, r9
   19920:	bl	1c698 <argp_failure@@Base+0x339c>
   19924:	ldr	r4, [r8, #4]
   19928:	cmp	r4, #0
   1992c:	beq	199ec <argp_failure@@Base+0x6f0>
   19930:	ldr	r5, [r8]
   19934:	movw	r6, #43940	; 0xaba4
   19938:	movt	r6, #1
   1993c:	ldr	r0, [r5, #20]
   19940:	ldr	r2, [r0, #24]
   19944:	mov	r0, r5
   19948:	mov	r1, r6
   1994c:	mov	r3, sl
   19950:	bl	1aa88 <argp_failure@@Base+0x178c>
   19954:	subs	r4, r4, #1
   19958:	add	r5, r5, #28
   1995c:	bne	1993c <argp_failure@@Base+0x640>
   19960:	ldr	r9, [r8, #4]
   19964:	cmp	r9, #0
   19968:	beq	199ec <argp_failure@@Base+0x6f0>
   1996c:	ldr	r8, [r8]
   19970:	ldr	r0, [r8, #4]
   19974:	cmp	r0, #0
   19978:	beq	199e0 <argp_failure@@Base+0x6e4>
   1997c:	ldr	r5, [r8]
   19980:	ldr	r1, [r8, #20]
   19984:	ldr	r6, [r1, #24]
   19988:	rsb	r4, r0, #1
   1998c:	mov	r7, r5
   19990:	ldr	r1, [r7]
   19994:	mov	r0, #0
   19998:	cmp	r1, #0
   1999c:	beq	199c8 <argp_failure@@Base+0x6cc>
   199a0:	ldr	r1, [r7, #12]
   199a4:	tst	r1, #4
   199a8:	moveq	r5, r7
   199ac:	tst	r1, #2
   199b0:	bne	199c8 <argp_failure@@Base+0x6cc>
   199b4:	mov	r0, r7
   199b8:	mov	r1, r5
   199bc:	mov	r2, r6
   199c0:	mov	r3, sl
   199c4:	bl	1ac28 <argp_failure@@Base+0x192c>
   199c8:	cmp	r4, #0
   199cc:	beq	199e0 <argp_failure@@Base+0x6e4>
   199d0:	add	r4, r4, #1
   199d4:	add	r7, r7, #24
   199d8:	cmp	r0, #0
   199dc:	beq	19990 <argp_failure@@Base+0x694>
   199e0:	subs	r9, r9, #1
   199e4:	add	r8, r8, #28
   199e8:	bne	19970 <argp_failure@@Base+0x674>
   199ec:	sub	sp, fp, #28
   199f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   199f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199f8:	add	fp, sp, #28
   199fc:	sub	sp, sp, #28
   19a00:	mov	r4, r3
   19a04:	mov	r9, r2
   19a08:	mov	sl, r1
   19a0c:	mov	r2, r0
   19a10:	ldr	r8, [r9]
   19a14:	ldr	r7, [r0, #8]
   19a18:	ldr	r6, [r0, #16]
   19a1c:	movw	r1, #6
   19a20:	movt	r1, #512	; 0x200
   19a24:	mov	r0, r7
   19a28:	mov	r3, sl
   19a2c:	bl	1acdc <argp_failure@@Base+0x19e0>
   19a30:	ldr	r5, [fp, #8]
   19a34:	cmp	r0, #0
   19a38:	beq	19aa8 <argp_failure@@Base+0x7ac>
   19a3c:	str	r8, [sp, #20]
   19a40:	str	r7, [sp, #16]
   19a44:	mov	r8, r0
   19a48:	mov	r1, #10
   19a4c:	bl	116f4 <strchrnul@plt>
   19a50:	mov	r7, r0
   19a54:	ldrb	r0, [r0]
   19a58:	cmp	r0, #0
   19a5c:	str	sl, [sp, #12]
   19a60:	str	r6, [sp, #8]
   19a64:	beq	19ab8 <argp_failure@@Base+0x7bc>
   19a68:	str	r8, [sp, #4]
   19a6c:	ldr	r1, [sp, #20]
   19a70:	ldrb	r0, [r1]
   19a74:	cmp	r0, #0
   19a78:	beq	19ac8 <argp_failure@@Base+0x7cc>
   19a7c:	ldrb	r6, [r1]
   19a80:	mov	r8, #0
   19a84:	add	sl, r7, #1
   19a88:	mov	r0, sl
   19a8c:	mov	r1, #10
   19a90:	bl	116f4 <strchrnul@plt>
   19a94:	mov	r7, r0
   19a98:	add	r8, r8, #1
   19a9c:	cmp	r8, r6
   19aa0:	bcc	19a84 <argp_failure@@Base+0x788>
   19aa4:	b	19acc <argp_failure@@Base+0x7d0>
   19aa8:	mov	r7, #0
   19aac:	mov	r0, #0
   19ab0:	str	r0, [sp, #24]
   19ab4:	b	19b2c <argp_failure@@Base+0x830>
   19ab8:	mov	r0, #0
   19abc:	str	r0, [sp, #24]
   19ac0:	mov	sl, r8
   19ac4:	b	19ae4 <argp_failure@@Base+0x7e8>
   19ac8:	ldr	sl, [sp, #4]
   19acc:	ldr	r0, [r9]
   19ad0:	add	r0, r0, #1
   19ad4:	str	r0, [r9]
   19ad8:	mov	r0, #1
   19adc:	str	r0, [sp, #24]
   19ae0:	ldr	r8, [sp, #4]
   19ae4:	add	r0, r7, #1
   19ae8:	sub	r1, r0, sl
   19aec:	mov	r6, r5
   19af0:	mov	r0, r5
   19af4:	bl	1aca8 <argp_failure@@Base+0x19ac>
   19af8:	sub	r2, r7, sl
   19afc:	mov	r0, r5
   19b00:	mov	r1, sl
   19b04:	bl	1c724 <argp_failure@@Base+0x3428>
   19b08:	ldr	r0, [sp, #16]
   19b0c:	cmp	r8, r0
   19b10:	cmpne	r8, #0
   19b14:	beq	19b20 <argp_failure@@Base+0x824>
   19b18:	mov	r0, r8
   19b1c:	bl	17d24 <argp_usage@@Base+0x18c>
   19b20:	ldr	sl, [sp, #12]
   19b24:	ldr	r6, [sp, #8]
   19b28:	ldr	r8, [sp, #20]
   19b2c:	cmp	r6, #0
   19b30:	ldrne	r0, [r6]
   19b34:	cmpne	r0, #0
   19b38:	beq	19b6c <argp_failure@@Base+0x870>
   19b3c:	add	r6, r6, #16
   19b40:	str	r5, [sp]
   19b44:	mov	r1, sl
   19b48:	mov	r2, r9
   19b4c:	mov	r3, r4
   19b50:	bl	199f4 <argp_failure@@Base+0x6f8>
   19b54:	clz	r1, r0
   19b58:	lsr	r4, r1, #5
   19b5c:	ldr	r0, [r6], #16
   19b60:	cmp	r0, #0
   19b64:	bne	19b40 <argp_failure@@Base+0x844>
   19b68:	lsr	r4, r1, #5
   19b6c:	ldr	r0, [sp, #24]
   19b70:	cmp	r0, #0
   19b74:	cmpne	r4, #0
   19b78:	bne	19b8c <argp_failure@@Base+0x890>
   19b7c:	clz	r0, r4
   19b80:	lsr	r0, r0, #5
   19b84:	sub	sp, fp, #28
   19b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b8c:	ldrb	r0, [r8]
   19b90:	ldrb	r1, [r7]
   19b94:	cmp	r1, #0
   19b98:	beq	19bac <argp_failure@@Base+0x8b0>
   19b9c:	add	r0, r0, #1
   19ba0:	strb	r0, [r8]
   19ba4:	mov	r4, #0
   19ba8:	b	19b7c <argp_failure@@Base+0x880>
   19bac:	cmp	r0, #0
   19bb0:	movne	r0, #0
   19bb4:	strbne	r0, [r8]
   19bb8:	b	19b7c <argp_failure@@Base+0x880>
   19bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19bc0:	add	fp, sp, #28
   19bc4:	sub	sp, sp, #28
   19bc8:	mov	r8, r3
   19bcc:	mov	r7, r2
   19bd0:	mov	sl, r1
   19bd4:	mov	r5, r0
   19bd8:	ldr	r4, [r0, #12]
   19bdc:	ldr	r0, [r0, #16]
   19be0:	cmp	r4, #0
   19be4:	str	r0, [sp, #16]
   19be8:	mov	r1, #0
   19bec:	beq	19c2c <argp_failure@@Base+0x930>
   19bf0:	str	r1, [sp, #20]
   19bf4:	mov	r0, r4
   19bf8:	mov	r1, #11
   19bfc:	bl	11868 <strchr@plt>
   19c00:	mov	r6, r0
   19c04:	cmp	r0, #0
   19c08:	mov	r9, r0
   19c0c:	subne	r9, r9, r4
   19c10:	cmp	r7, #0
   19c14:	movne	r9, #0
   19c18:	cmp	r0, #0
   19c1c:	addne	r6, r6, #1
   19c20:	cmp	r7, #0
   19c24:	moveq	r6, r4
   19c28:	b	19c38 <argp_failure@@Base+0x93c>
   19c2c:	str	r1, [sp, #20]
   19c30:	mov	r9, #0
   19c34:	mov	r6, #0
   19c38:	ldr	r0, [r5, #20]
   19c3c:	cmp	r0, #0
   19c40:	str	sl, [sp, #12]
   19c44:	str	r7, [sp, #8]
   19c48:	str	r5, [sp, #24]
   19c4c:	mov	r4, r8
   19c50:	beq	19ce4 <argp_failure@@Base+0x9e8>
   19c54:	cmp	r9, #0
   19c58:	beq	19c6c <argp_failure@@Base+0x970>
   19c5c:	mov	r0, r6
   19c60:	mov	r1, r9
   19c64:	bl	11724 <strndup@plt>
   19c68:	mov	r6, r0
   19c6c:	mov	r0, r5
   19c70:	mov	r1, sl
   19c74:	bl	172f0 <argp_parse@@Base+0x7f4>
   19c78:	mov	r2, r0
   19c7c:	cmp	r7, #0
   19c80:	movw	r0, #1
   19c84:	movt	r0, #512	; 0x200
   19c88:	addne	r0, r0, #1
   19c8c:	ldr	r3, [r5, #20]
   19c90:	mov	r1, r6
   19c94:	str	r2, [sp, #20]
   19c98:	blx	r3
   19c9c:	mov	sl, r0
   19ca0:	cmp	sl, #0
   19ca4:	beq	19cf0 <argp_failure@@Base+0x9f4>
   19ca8:	cmp	r4, #0
   19cac:	beq	19cbc <argp_failure@@Base+0x9c0>
   19cb0:	ldr	r0, [fp, #12]
   19cb4:	mov	r1, #10
   19cb8:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19cbc:	cmp	r9, #0
   19cc0:	beq	19cf8 <argp_failure@@Base+0x9fc>
   19cc4:	cmp	sl, r6
   19cc8:	bne	19cf8 <argp_failure@@Base+0x9fc>
   19ccc:	ldr	r5, [fp, #12]
   19cd0:	mov	r0, r5
   19cd4:	mov	r1, r6
   19cd8:	mov	r2, r9
   19cdc:	bl	1c724 <argp_failure@@Base+0x3428>
   19ce0:	b	19d08 <argp_failure@@Base+0xa0c>
   19ce4:	mov	sl, r6
   19ce8:	cmp	sl, #0
   19cec:	bne	19ca8 <argp_failure@@Base+0x9ac>
   19cf0:	mov	r8, #0
   19cf4:	b	19d40 <argp_failure@@Base+0xa44>
   19cf8:	ldr	r5, [fp, #12]
   19cfc:	mov	r0, r5
   19d00:	mov	r1, sl
   19d04:	bl	1c78c <argp_failure@@Base+0x3490>
   19d08:	mov	r0, r5
   19d0c:	bl	1c8d4 <argp_failure@@Base+0x35d8>
   19d10:	ldr	r1, [r5, #4]
   19d14:	cmp	r0, r1
   19d18:	bls	19d28 <argp_failure@@Base+0xa2c>
   19d1c:	ldr	r0, [fp, #12]
   19d20:	mov	r1, #10
   19d24:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19d28:	mov	r8, #1
   19d2c:	cmp	sl, r6
   19d30:	cmpne	sl, #0
   19d34:	beq	19d40 <argp_failure@@Base+0xa44>
   19d38:	mov	r0, sl
   19d3c:	bl	17d24 <argp_usage@@Base+0x18c>
   19d40:	mov	r7, r4
   19d44:	ldr	sl, [sp, #12]
   19d48:	ldr	r5, [sp, #8]
   19d4c:	cmp	r9, #0
   19d50:	cmpne	r6, #0
   19d54:	bne	19e0c <argp_failure@@Base+0xb10>
   19d58:	cmp	r5, #0
   19d5c:	ldr	r9, [fp, #12]
   19d60:	beq	19dec <argp_failure@@Base+0xaf0>
   19d64:	ldr	r0, [sp, #24]
   19d68:	ldr	r3, [r0, #20]
   19d6c:	cmp	r3, #0
   19d70:	beq	19dec <argp_failure@@Base+0xaf0>
   19d74:	movw	r0, #1
   19d78:	movt	r0, #512	; 0x200
   19d7c:	add	r0, r0, #3
   19d80:	mov	r1, #0
   19d84:	ldr	r2, [sp, #20]
   19d88:	blx	r3
   19d8c:	cmp	r0, #0
   19d90:	ldr	r6, [sp, #16]
   19d94:	beq	19df0 <argp_failure@@Base+0xaf4>
   19d98:	mov	r4, r0
   19d9c:	orrs	r0, r8, r7
   19da0:	beq	19db0 <argp_failure@@Base+0xab4>
   19da4:	mov	r0, r9
   19da8:	mov	r1, #10
   19dac:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19db0:	mov	r0, r9
   19db4:	mov	r1, r4
   19db8:	bl	1c78c <argp_failure@@Base+0x3490>
   19dbc:	mov	r0, r4
   19dc0:	bl	17d24 <argp_usage@@Base+0x18c>
   19dc4:	mov	r0, r9
   19dc8:	bl	1c8d4 <argp_failure@@Base+0x35d8>
   19dcc:	ldr	r1, [r9, #4]
   19dd0:	mov	r8, #1
   19dd4:	cmp	r0, r1
   19dd8:	bls	19df0 <argp_failure@@Base+0xaf4>
   19ddc:	mov	r0, r9
   19de0:	mov	r1, #10
   19de4:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19de8:	b	19df0 <argp_failure@@Base+0xaf4>
   19dec:	ldr	r6, [sp, #16]
   19df0:	cmp	r6, #0
   19df4:	ldrne	r0, [r6]
   19df8:	cmpne	r0, #0
   19dfc:	bne	19e28 <argp_failure@@Base+0xb2c>
   19e00:	mov	r0, r8
   19e04:	sub	sp, fp, #28
   19e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e0c:	ldr	r0, [sp, #24]
   19e10:	ldr	r0, [r0, #20]
   19e14:	cmp	r0, #0
   19e18:	beq	19d58 <argp_failure@@Base+0xa5c>
   19e1c:	mov	r0, r6
   19e20:	bl	17d24 <argp_usage@@Base+0x18c>
   19e24:	b	19d58 <argp_failure@@Base+0xa5c>
   19e28:	ldr	r4, [fp, #8]
   19e2c:	add	r6, r6, #16
   19e30:	cmp	r4, #0
   19e34:	cmpne	r8, #0
   19e38:	bne	19e00 <argp_failure@@Base+0xb04>
   19e3c:	stm	sp, {r4, r9}
   19e40:	orrs	r3, r8, r7
   19e44:	movwne	r3, #1
   19e48:	mov	r1, sl
   19e4c:	mov	r2, r5
   19e50:	bl	19bbc <argp_failure@@Base+0x8c0>
   19e54:	orr	r8, r0, r8
   19e58:	ldr	r0, [r6], #16
   19e5c:	cmp	r0, #0
   19e60:	bne	19e30 <argp_failure@@Base+0xb34>
   19e64:	b	19e00 <argp_failure@@Base+0xb04>
   19e68:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19e6c:	add	fp, sp, #24
   19e70:	sub	sp, sp, #16
   19e74:	mov	r8, r2
   19e78:	mov	r5, r1
   19e7c:	mov	r1, #0
   19e80:	str	r1, [sp, #4]
   19e84:	str	r1, [sp]
   19e88:	str	r1, [sp, #8]
   19e8c:	ldr	r4, [r0, #4]
   19e90:	cmp	r4, #0
   19e94:	beq	19ec0 <argp_failure@@Base+0xbc4>
   19e98:	ldr	r6, [r0]
   19e9c:	mov	r7, sp
   19ea0:	mov	r0, r6
   19ea4:	mov	r1, r5
   19ea8:	mov	r2, r8
   19eac:	mov	r3, r7
   19eb0:	bl	1ad30 <argp_failure@@Base+0x1a34>
   19eb4:	subs	r4, r4, #1
   19eb8:	add	r6, r6, #28
   19ebc:	bne	19ea0 <argp_failure@@Base+0xba4>
   19ec0:	ldr	r0, [sp, #8]
   19ec4:	cmp	r0, #0
   19ec8:	movwne	r0, #2704	; 0xa90
   19ecc:	movtne	r0, #3
   19ed0:	ldrne	r0, [r0, #4]
   19ed4:	cmpne	r0, #0
   19ed8:	bne	19ee4 <argp_failure@@Base+0xbe8>
   19edc:	sub	sp, fp, #24
   19ee0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19ee4:	cmp	r5, #0
   19ee8:	ldrne	r2, [r5]
   19eec:	moveq	r2, #0
   19ef0:	movw	r6, #63666	; 0xf8b2
   19ef4:	movt	r6, #1
   19ef8:	movw	r1, #5
   19efc:	movt	r1, #512	; 0x200
   19f00:	mov	r0, r6
   19f04:	mov	r3, r5
   19f08:	bl	1acdc <argp_failure@@Base+0x19e0>
   19f0c:	cmp	r0, #0
   19f10:	beq	19edc <argp_failure@@Base+0xbe0>
   19f14:	mov	r5, r0
   19f18:	ldrb	r0, [r0]
   19f1c:	cmp	r0, #0
   19f20:	beq	19f48 <argp_failure@@Base+0xc4c>
   19f24:	mov	r0, r8
   19f28:	mov	r1, #10
   19f2c:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19f30:	mov	r0, r8
   19f34:	mov	r1, r5
   19f38:	bl	1c78c <argp_failure@@Base+0x3490>
   19f3c:	mov	r0, r8
   19f40:	mov	r1, #10
   19f44:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   19f48:	cmp	r5, r6
   19f4c:	beq	19edc <argp_failure@@Base+0xbe0>
   19f50:	mov	r0, r5
   19f54:	bl	17d24 <argp_usage@@Base+0x18c>
   19f58:	sub	sp, fp, #24
   19f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19f60:	push	{r4, r5, fp, lr}
   19f64:	add	fp, sp, #8
   19f68:	mov	r4, r0
   19f6c:	ldr	r0, [r0, #12]
   19f70:	cmp	r0, #0
   19f74:	beq	19f8c <argp_failure@@Base+0xc90>
   19f78:	ldr	r5, [r0, #24]
   19f7c:	bl	17d24 <argp_usage@@Base+0x18c>
   19f80:	cmp	r5, #0
   19f84:	mov	r0, r5
   19f88:	bne	19f78 <argp_failure@@Base+0xc7c>
   19f8c:	ldr	r0, [r4, #4]
   19f90:	cmp	r0, #0
   19f94:	beq	19fa8 <argp_failure@@Base+0xcac>
   19f98:	ldr	r0, [r4]
   19f9c:	bl	17d24 <argp_usage@@Base+0x18c>
   19fa0:	ldr	r0, [r4, #8]
   19fa4:	bl	17d24 <argp_usage@@Base+0x18c>
   19fa8:	mov	r0, r4
   19fac:	pop	{r4, r5, fp, lr}
   19fb0:	b	17d24 <argp_usage@@Base+0x18c>
   19fb4:	push	{fp, lr}
   19fb8:	mov	fp, sp
   19fbc:	sub	sp, sp, #8
   19fc0:	movw	r2, #63809	; 0xf941
   19fc4:	movt	r2, #1
   19fc8:	add	ip, r2, #144	; 0x90
   19fcc:	ldrb	r3, [r2, #14]
   19fd0:	cmp	r3, #0
   19fd4:	bne	19ff4 <argp_failure@@Base+0xcf8>
   19fd8:	ldrb	r3, [r2, #15]
   19fdc:	cmp	r3, #32
   19fe0:	beq	19ff4 <argp_failure@@Base+0xcf8>
   19fe4:	ldr	lr, [r1, r3]
   19fe8:	ldr	r3, [r1, #32]
   19fec:	cmp	lr, r3
   19ff0:	bge	1a044 <argp_failure@@Base+0xd48>
   19ff4:	add	r2, r2, #16
   19ff8:	cmp	r2, ip
   19ffc:	bcc	19fcc <argp_failure@@Base+0xcd0>
   1a000:	add	r0, r1, #16
   1a004:	vld1.32	{d16-d17}, [r0]
   1a008:	movw	r0, #2704	; 0xa90
   1a00c:	movt	r0, #3
   1a010:	mov	r2, #32
   1a014:	vld1.32	{d18-d19}, [r1], r2
   1a018:	add	r2, r0, #16
   1a01c:	vst1.64	{d16-d17}, [r2]
   1a020:	ldr	r1, [r1]
   1a024:	mov	r2, #36	; 0x24
   1a028:	mov	r3, r0
   1a02c:	vst1.64	{d18-d19}, [r3], r2
   1a030:	mov	r2, #1
   1a034:	str	r2, [r3]
   1a038:	str	r1, [r0, #32]
   1a03c:	mov	sp, fp
   1a040:	pop	{fp, pc}
   1a044:	movw	r1, #63342	; 0xf76e
   1a048:	movt	r1, #1
   1a04c:	stm	sp, {r1, r2}
   1a050:	movw	r3, #63290	; 0xf73a
   1a054:	movt	r3, #1
   1a058:	mov	r1, #0
   1a05c:	mov	r2, #0
   1a060:	bl	192fc <argp_failure@@Base>
   1a064:	mov	sp, fp
   1a068:	pop	{fp, pc}
   1a06c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a070:	add	fp, sp, #28
   1a074:	push	{r1}		; (str r1, [sp, #-4]!)
   1a078:	mov	r9, r0
   1a07c:	ldr	r4, [r0]
   1a080:	mov	r0, #16
   1a084:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a088:	cmp	r0, #0
   1a08c:	beq	1a254 <argp_failure@@Base+0xf58>
   1a090:	mov	sl, r0
   1a094:	mov	r0, #0
   1a098:	str	r0, [sl, #12]
   1a09c:	str	r0, [sl, #4]
   1a0a0:	cmp	r4, #0
   1a0a4:	beq	1a248 <argp_failure@@Base+0xf4c>
   1a0a8:	ldrb	r0, [r4, #12]
   1a0ac:	tst	r0, #4
   1a0b0:	bne	1a274 <argp_failure@@Base+0xf78>
   1a0b4:	mov	r0, r4
   1a0b8:	bl	17bf0 <argp_usage@@Base+0x58>
   1a0bc:	mov	r5, #1
   1a0c0:	cmp	r0, #0
   1a0c4:	bne	1a10c <argp_failure@@Base+0xe10>
   1a0c8:	mov	r6, #0
   1a0cc:	mov	r5, r4
   1a0d0:	ldrb	r0, [r5, #12]
   1a0d4:	tst	r0, #4
   1a0d8:	ldreq	r0, [sl, #4]
   1a0dc:	addeq	r0, r0, #1
   1a0e0:	streq	r0, [sl, #4]
   1a0e4:	mov	r0, r5
   1a0e8:	bl	17bac <argp_usage@@Base+0x14>
   1a0ec:	cmp	r0, #0
   1a0f0:	addne	r6, r6, #1
   1a0f4:	add	r5, r5, #24
   1a0f8:	mov	r0, r5
   1a0fc:	bl	17bf0 <argp_usage@@Base+0x58>
   1a100:	cmp	r0, #0
   1a104:	beq	1a0d0 <argp_failure@@Base+0xdd4>
   1a108:	add	r5, r6, #1
   1a10c:	ldr	r7, [sl, #4]
   1a110:	rsb	r0, r7, r7, lsl #3
   1a114:	lsl	r0, r0, #2
   1a118:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a11c:	mov	r6, r0
   1a120:	str	r0, [sl]
   1a124:	mov	r0, r5
   1a128:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a12c:	str	r0, [sl, #8]
   1a130:	cmp	r6, #0
   1a134:	movne	r5, r0
   1a138:	cmpne	r0, #0
   1a13c:	bne	1a160 <argp_failure@@Base+0xe64>
   1a140:	movw	r0, #63446	; 0xf7d6
   1a144:	movt	r0, #1
   1a148:	movw	r1, #63354	; 0xf77a
   1a14c:	movt	r1, #1
   1a150:	movw	r3, #63366	; 0xf786
   1a154:	movt	r3, #1
   1a158:	movw	r2, #474	; 0x1da
   1a15c:	bl	119f4 <__assert_fail@plt>
   1a160:	movw	r0, #37449	; 0x9249
   1a164:	movt	r0, #2340	; 0x924
   1a168:	cmp	r7, r0
   1a16c:	bhi	1a294 <argp_failure@@Base+0xf98>
   1a170:	mov	r0, r4
   1a174:	bl	17bf0 <argp_usage@@Base+0x58>
   1a178:	cmp	r0, #0
   1a17c:	bne	1a240 <argp_failure@@Base+0xf44>
   1a180:	mov	r0, #0
   1a184:	str	r4, [r6]
   1a188:	mov	r1, #0
   1a18c:	stmib	r6, {r1, r5}
   1a190:	ldr	r8, [r4, #20]
   1a194:	cmp	r8, #0
   1a198:	bne	1a1b8 <argp_failure@@Base+0xebc>
   1a19c:	ldr	r1, [r4]
   1a1a0:	cmp	r1, #0
   1a1a4:	bne	1a1b4 <argp_failure@@Base+0xeb8>
   1a1a8:	ldr	r1, [r4, #4]
   1a1ac:	cmp	r1, #0
   1a1b0:	addeq	r0, r0, #1
   1a1b4:	mov	r8, r0
   1a1b8:	str	r8, [r6, #12]
   1a1bc:	ldr	r0, [sp]
   1a1c0:	str	r0, [r6, #16]
   1a1c4:	str	r9, [r6, #20]
   1a1c8:	mov	r7, r4
   1a1cc:	ldr	r0, [r6, #4]
   1a1d0:	add	r0, r0, #1
   1a1d4:	str	r0, [r6, #4]
   1a1d8:	mov	r0, r4
   1a1dc:	bl	17bac <argp_usage@@Base+0x14>
   1a1e0:	cmp	r0, #0
   1a1e4:	beq	1a204 <argp_failure@@Base+0xf08>
   1a1e8:	ldr	r1, [sl, #8]
   1a1ec:	ldr	r4, [r7, #4]
   1a1f0:	uxtb	r0, r4
   1a1f4:	mov	r2, r5
   1a1f8:	bl	1a58c <argp_failure@@Base+0x1290>
   1a1fc:	cmp	r0, #0
   1a200:	strbeq	r4, [r5], #1
   1a204:	add	r4, r7, #24
   1a208:	mov	r0, r4
   1a20c:	bl	17bf0 <argp_usage@@Base+0x58>
   1a210:	cmp	r0, #0
   1a214:	bne	1a224 <argp_failure@@Base+0xf28>
   1a218:	ldrb	r0, [r7, #36]	; 0x24
   1a21c:	tst	r0, #4
   1a220:	bne	1a1c8 <argp_failure@@Base+0xecc>
   1a224:	add	r6, r6, #28
   1a228:	add	r4, r7, #24
   1a22c:	mov	r0, r4
   1a230:	bl	17bf0 <argp_usage@@Base+0x58>
   1a234:	cmp	r0, #0
   1a238:	mov	r0, r8
   1a23c:	beq	1a184 <argp_failure@@Base+0xe88>
   1a240:	mov	r0, #0
   1a244:	strb	r0, [r5]
   1a248:	mov	r0, sl
   1a24c:	sub	sp, fp, #28
   1a250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a254:	movw	r0, #63350	; 0xf776
   1a258:	movt	r0, #1
   1a25c:	movw	r1, #63354	; 0xf77a
   1a260:	movt	r1, #1
   1a264:	movw	r3, #63366	; 0xf786
   1a268:	movt	r3, #1
   1a26c:	movw	r2, #450	; 0x1c2
   1a270:	bl	119f4 <__assert_fail@plt>
   1a274:	movw	r0, #63430	; 0xf7c6
   1a278:	movt	r0, #1
   1a27c:	movw	r1, #63354	; 0xf77a
   1a280:	movt	r1, #1
   1a284:	movw	r3, #63366	; 0xf786
   1a288:	movt	r3, #1
   1a28c:	mov	r2, #460	; 0x1cc
   1a290:	bl	119f4 <__assert_fail@plt>
   1a294:	movw	r0, #63481	; 0xf7f9
   1a298:	movt	r0, #1
   1a29c:	movw	r1, #63354	; 0xf77a
   1a2a0:	movt	r1, #1
   1a2a4:	movw	r3, #63366	; 0xf786
   1a2a8:	movt	r3, #1
   1a2ac:	mov	r2, #476	; 0x1dc
   1a2b0:	bl	119f4 <__assert_fail@plt>
   1a2b4:	push	{r4, r5, r6, r7, fp, lr}
   1a2b8:	add	fp, sp, #16
   1a2bc:	mov	r5, r3
   1a2c0:	mov	r7, r2
   1a2c4:	mov	r6, r1
   1a2c8:	mov	r4, r0
   1a2cc:	mov	r0, #28
   1a2d0:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a2d4:	cmp	r0, #0
   1a2d8:	popeq	{r4, r5, r6, r7, fp, pc}
   1a2dc:	ldr	r2, [fp, #12]
   1a2e0:	ldr	r1, [fp, #8]
   1a2e4:	str	r7, [r0]
   1a2e8:	stmib	r0, {r5, r6}
   1a2ec:	str	r1, [r0, #12]
   1a2f0:	str	r2, [r0, #16]
   1a2f4:	cmp	r1, #0
   1a2f8:	ldrne	r1, [r1, #20]
   1a2fc:	addne	r1, r1, #1
   1a300:	moveq	r1, #0
   1a304:	ldr	r2, [r4, #12]
   1a308:	str	r1, [r0, #20]
   1a30c:	str	r2, [r0, #24]
   1a310:	str	r0, [r4, #12]
   1a314:	pop	{r4, r5, r6, r7, fp, pc}
   1a318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a31c:	add	fp, sp, #28
   1a320:	sub	sp, sp, #28
   1a324:	mov	r5, r1
   1a328:	mov	r7, r0
   1a32c:	add	r1, r0, #12
   1a330:	mov	r0, r1
   1a334:	ldr	r2, [r1]
   1a338:	add	r1, r2, #24
   1a33c:	cmp	r2, #0
   1a340:	bne	1a330 <argp_failure@@Base+0x1034>
   1a344:	ldr	r1, [r5, #12]
   1a348:	str	r1, [r0]
   1a34c:	mov	r0, #0
   1a350:	str	r0, [r5, #12]
   1a354:	ldr	r0, [r5, #4]
   1a358:	cmp	r0, #0
   1a35c:	beq	1a55c <argp_failure@@Base+0x1260>
   1a360:	ldr	r1, [r7, #4]
   1a364:	cmp	r1, #0
   1a368:	beq	1a3cc <argp_failure@@Base+0x10d0>
   1a36c:	add	r9, r1, r0
   1a370:	rsb	r0, r9, r9, lsl #3
   1a374:	lsl	r0, r0, #2
   1a378:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a37c:	mov	r6, r0
   1a380:	ldr	r0, [r7, #8]
   1a384:	bl	1185c <strlen@plt>
   1a388:	mov	sl, r0
   1a38c:	ldr	r0, [r5, #8]
   1a390:	bl	1185c <strlen@plt>
   1a394:	add	r0, sl, r0
   1a398:	add	r0, r0, #1
   1a39c:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1a3a0:	cmp	r6, #0
   1a3a4:	cmpne	r0, #0
   1a3a8:	bne	1a3ec <argp_failure@@Base+0x10f0>
   1a3ac:	movw	r0, #63538	; 0xf832
   1a3b0:	movt	r0, #1
   1a3b4:	movw	r1, #63354	; 0xf77a
   1a3b8:	movt	r1, #1
   1a3bc:	movw	r3, #63563	; 0xf84b
   1a3c0:	movt	r3, #1
   1a3c4:	movw	r2, #970	; 0x3ca
   1a3c8:	bl	119f4 <__assert_fail@plt>
   1a3cc:	str	r0, [r7, #4]
   1a3d0:	ldr	r0, [r5]
   1a3d4:	str	r0, [r7]
   1a3d8:	ldr	r0, [r5, #8]
   1a3dc:	str	r0, [r7, #8]
   1a3e0:	mov	r0, #0
   1a3e4:	str	r0, [r5, #4]
   1a3e8:	b	1a55c <argp_failure@@Base+0x1260>
   1a3ec:	str	r0, [sp, #24]
   1a3f0:	movw	r0, #37450	; 0x924a
   1a3f4:	movt	r0, #2340	; 0x924
   1a3f8:	cmp	r9, r0
   1a3fc:	bcs	1a56c <argp_failure@@Base+0x1270>
   1a400:	ldr	r1, [r7]
   1a404:	ldr	r0, [r7, #4]
   1a408:	rsb	r4, r0, r0, lsl #3
   1a40c:	lsl	r2, r4, #2
   1a410:	mov	r0, r6
   1a414:	bl	11730 <memcpy@plt>
   1a418:	add	r0, r6, r4, lsl #2
   1a41c:	ldm	r5, {r1, r2}
   1a420:	rsb	r2, r2, r2, lsl #3
   1a424:	lsl	r2, r2, #2
   1a428:	bl	11730 <memcpy@plt>
   1a42c:	ldr	r1, [r7, #8]
   1a430:	ldr	r4, [sp, #24]
   1a434:	mov	r0, r4
   1a438:	mov	r2, sl
   1a43c:	bl	11730 <memcpy@plt>
   1a440:	ldr	r0, [r7, #4]
   1a444:	cmp	r0, #0
   1a448:	str	r7, [sp, #12]
   1a44c:	str	r9, [sp, #8]
   1a450:	beq	1a480 <argp_failure@@Base+0x1184>
   1a454:	rsb	r1, r0, r0, lsl #3
   1a458:	add	r8, r6, r1, lsl #2
   1a45c:	add	r1, r6, #8
   1a460:	ldr	r2, [r7, #8]
   1a464:	ldr	r3, [r1]
   1a468:	sub	r3, r3, r2
   1a46c:	add	r3, r4, r3
   1a470:	str	r3, [r1], #28
   1a474:	subs	r0, r0, #1
   1a478:	bne	1a464 <argp_failure@@Base+0x1168>
   1a47c:	b	1a484 <argp_failure@@Base+0x1188>
   1a480:	mov	r8, r6
   1a484:	str	r6, [sp, #4]
   1a488:	add	r6, r4, sl
   1a48c:	ldr	r9, [r5, #4]
   1a490:	cmp	r9, #0
   1a494:	str	r5, [sp, #16]
   1a498:	beq	1a51c <argp_failure@@Base+0x1220>
   1a49c:	ldr	r7, [r5, #8]
   1a4a0:	str	r6, [sp, #20]
   1a4a4:	ldr	r0, [sp, #20]
   1a4a8:	str	r0, [r8, #8]
   1a4ac:	ldr	sl, [r8, #4]
   1a4b0:	cmp	sl, #0
   1a4b4:	beq	1a50c <argp_failure@@Base+0x1210>
   1a4b8:	ldr	r4, [r8]
   1a4bc:	ldrb	r5, [r7]
   1a4c0:	mov	r0, r4
   1a4c4:	bl	17bac <argp_usage@@Base+0x14>
   1a4c8:	cmp	r0, #0
   1a4cc:	beq	1a500 <argp_failure@@Base+0x1204>
   1a4d0:	ldr	r0, [r4, #4]
   1a4d4:	cmp	r0, r5
   1a4d8:	bne	1a500 <argp_failure@@Base+0x1204>
   1a4dc:	mov	r0, r5
   1a4e0:	ldr	r1, [sp, #24]
   1a4e4:	mov	r2, r6
   1a4e8:	bl	1a58c <argp_failure@@Base+0x1290>
   1a4ec:	cmp	r0, #0
   1a4f0:	ldreq	r0, [sp, #20]
   1a4f4:	strbeq	r5, [r0], #1
   1a4f8:	streq	r0, [sp, #20]
   1a4fc:	add	r7, r7, #1
   1a500:	subs	sl, sl, #1
   1a504:	add	r4, r4, #24
   1a508:	bne	1a4bc <argp_failure@@Base+0x11c0>
   1a50c:	subs	r9, r9, #1
   1a510:	add	r8, r8, #28
   1a514:	bne	1a4a4 <argp_failure@@Base+0x11a8>
   1a518:	b	1a520 <argp_failure@@Base+0x1224>
   1a51c:	str	r6, [sp, #20]
   1a520:	mov	r0, #0
   1a524:	ldr	r1, [sp, #20]
   1a528:	strb	r0, [r1]
   1a52c:	ldr	r4, [sp, #12]
   1a530:	ldr	r0, [r4]
   1a534:	bl	17d24 <argp_usage@@Base+0x18c>
   1a538:	ldr	r0, [r4, #8]
   1a53c:	bl	17d24 <argp_usage@@Base+0x18c>
   1a540:	ldr	r0, [sp, #4]
   1a544:	str	r0, [r4]
   1a548:	ldr	r0, [sp, #8]
   1a54c:	str	r0, [r4, #4]
   1a550:	ldr	r0, [sp, #24]
   1a554:	str	r0, [r4, #8]
   1a558:	ldr	r5, [sp, #16]
   1a55c:	mov	r0, r5
   1a560:	sub	sp, fp, #28
   1a564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a568:	b	19f60 <argp_failure@@Base+0xc64>
   1a56c:	movw	r0, #63486	; 0xf7fe
   1a570:	movt	r0, #1
   1a574:	movw	r1, #63354	; 0xf77a
   1a578:	movt	r1, #1
   1a57c:	movw	r3, #63563	; 0xf84b
   1a580:	movt	r3, #1
   1a584:	mov	r2, #972	; 0x3cc
   1a588:	bl	119f4 <__assert_fail@plt>
   1a58c:	mov	ip, r0
   1a590:	mov	r0, #0
   1a594:	cmp	r1, r2
   1a598:	bxcs	lr
   1a59c:	ldrb	r3, [r1], #1
   1a5a0:	cmp	r3, ip
   1a5a4:	bne	1a594 <argp_failure@@Base+0x1298>
   1a5a8:	mov	r0, #1
   1a5ac:	bx	lr
   1a5b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a5b4:	add	fp, sp, #24
   1a5b8:	ldr	r6, [r0, #4]
   1a5bc:	mov	r8, #0
   1a5c0:	cmp	r6, #0
   1a5c4:	beq	1a628 <argp_failure@@Base+0x132c>
   1a5c8:	mov	r9, r1
   1a5cc:	ldr	r7, [r0]
   1a5d0:	ldr	r4, [r7, #4]
   1a5d4:	cmp	r4, #0
   1a5d8:	beq	1a61c <argp_failure@@Base+0x1320>
   1a5dc:	ldr	r0, [r7]
   1a5e0:	add	r5, r0, #12
   1a5e4:	ldr	r0, [r5, #-12]
   1a5e8:	cmp	r0, #0
   1a5ec:	beq	1a610 <argp_failure@@Base+0x1314>
   1a5f0:	ldrb	r1, [r5]
   1a5f4:	tst	r1, #2
   1a5f8:	bne	1a610 <argp_failure@@Base+0x1314>
   1a5fc:	mov	r1, r9
   1a600:	bl	116c4 <strcmp@plt>
   1a604:	cmp	r0, #0
   1a608:	moveq	r0, r7
   1a60c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a610:	subs	r4, r4, #1
   1a614:	add	r5, r5, #24
   1a618:	bne	1a5e4 <argp_failure@@Base+0x12e8>
   1a61c:	subs	r6, r6, #1
   1a620:	add	r7, r7, #28
   1a624:	bne	1a5d0 <argp_failure@@Base+0x12d4>
   1a628:	mov	r0, r8
   1a62c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a630:	b	1a634 <argp_failure@@Base+0x1338>
   1a634:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a638:	add	fp, sp, #24
   1a63c:	sub	sp, sp, #8
   1a640:	mov	r9, r1
   1a644:	mov	r5, r0
   1a648:	ldr	r6, [r0, #16]
   1a64c:	cmp	r6, #0
   1a650:	beq	1a664 <argp_failure@@Base+0x1368>
   1a654:	mov	r0, r6
   1a658:	bl	1a85c <argp_failure@@Base+0x1560>
   1a65c:	add	r0, r0, #8
   1a660:	b	1a668 <argp_failure@@Base+0x136c>
   1a664:	add	r0, r5, #12
   1a668:	ldr	r7, [r9, #16]
   1a66c:	ldr	r4, [r0]
   1a670:	cmp	r7, #0
   1a674:	beq	1a688 <argp_failure@@Base+0x138c>
   1a678:	mov	r0, r7
   1a67c:	bl	1a85c <argp_failure@@Base+0x1560>
   1a680:	add	r0, r0, #8
   1a684:	b	1a68c <argp_failure@@Base+0x1390>
   1a688:	add	r0, r9, #12
   1a68c:	ldr	r1, [r0]
   1a690:	mov	r0, r4
   1a694:	bl	1a874 <argp_failure@@Base+0x1578>
   1a698:	cmp	r0, #0
   1a69c:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a6a0:	cmp	r6, #0
   1a6a4:	mov	r0, r6
   1a6a8:	movwne	r0, #1
   1a6ac:	cmp	r7, #0
   1a6b0:	subne	r0, r0, #1
   1a6b4:	cmp	r0, #0
   1a6b8:	beq	1a6c4 <argp_failure@@Base+0x13c8>
   1a6bc:	sub	sp, fp, #24
   1a6c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a6c4:	cmp	r6, #0
   1a6c8:	beq	1a6e0 <argp_failure@@Base+0x13e4>
   1a6cc:	mov	r0, r6
   1a6d0:	mov	r1, r7
   1a6d4:	bl	1a89c <argp_failure@@Base+0x15a0>
   1a6d8:	cmp	r0, #0
   1a6dc:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a6e0:	ldr	r1, [r9, #12]
   1a6e4:	ldr	r0, [r5, #12]
   1a6e8:	bl	1a874 <argp_failure@@Base+0x1578>
   1a6ec:	cmp	r0, #0
   1a6f0:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a6f4:	mov	r0, r5
   1a6f8:	bl	1a900 <argp_failure@@Base+0x1604>
   1a6fc:	mov	r4, r0
   1a700:	str	r0, [sp, #4]
   1a704:	mov	r0, r9
   1a708:	bl	1a900 <argp_failure@@Base+0x1604>
   1a70c:	mov	r8, r0
   1a710:	str	r0, [sp]
   1a714:	mov	r6, #0
   1a718:	cmp	r4, #0
   1a71c:	mov	r7, #0
   1a720:	beq	1a74c <argp_failure@@Base+0x1450>
   1a724:	ldr	r0, [r5]
   1a728:	ldr	r0, [r0, #12]
   1a72c:	ands	r0, r0, #8
   1a730:	mov	r7, #0
   1a734:	beq	1a74c <argp_failure@@Base+0x1450>
   1a738:	add	r0, sp, #4
   1a73c:	bl	1a940 <argp_failure@@Base+0x1644>
   1a740:	mov	r7, r0
   1a744:	cmp	r0, #0
   1a748:	movwne	r7, #1
   1a74c:	cmp	r8, #0
   1a750:	ldrne	r0, [r9]
   1a754:	ldrne	r0, [r0, #12]
   1a758:	andsne	r0, r0, #8
   1a75c:	beq	1a774 <argp_failure@@Base+0x1478>
   1a760:	mov	r0, sp
   1a764:	bl	1a940 <argp_failure@@Base+0x1644>
   1a768:	mov	r6, r0
   1a76c:	cmp	r0, #0
   1a770:	movwne	r6, #1
   1a774:	subs	r0, r7, r6
   1a778:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a77c:	mov	r0, r5
   1a780:	bl	1a9d4 <argp_failure@@Base+0x16d8>
   1a784:	mov	r5, r0
   1a788:	mov	r0, r9
   1a78c:	bl	1a9d4 <argp_failure@@Base+0x16d8>
   1a790:	mov	r4, r0
   1a794:	cmp	r5, #0
   1a798:	mov	r6, r5
   1a79c:	bne	1a7b0 <argp_failure@@Base+0x14b4>
   1a7a0:	ldr	r0, [sp, #4]
   1a7a4:	cmp	r0, #0
   1a7a8:	ldrbne	r6, [r0]
   1a7ac:	moveq	r6, #0
   1a7b0:	cmp	r4, #0
   1a7b4:	mov	r7, r4
   1a7b8:	bne	1a7cc <argp_failure@@Base+0x14d0>
   1a7bc:	ldr	r0, [sp]
   1a7c0:	cmp	r0, #0
   1a7c4:	ldrbne	r7, [r0]
   1a7c8:	moveq	r7, #0
   1a7cc:	bl	11814 <__ctype_tolower_loc@plt>
   1a7d0:	ldr	r0, [r0]
   1a7d4:	ldr	r1, [r0, r7, lsl #2]
   1a7d8:	ldr	r0, [r0, r6, lsl #2]
   1a7dc:	subs	r0, r0, r1
   1a7e0:	subseq	r0, r7, r6
   1a7e4:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a7e8:	cmp	r5, #0
   1a7ec:	mov	r0, r5
   1a7f0:	movwne	r0, #1
   1a7f4:	cmp	r4, #0
   1a7f8:	subne	r0, r0, #1
   1a7fc:	cmp	r0, #0
   1a800:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a804:	cmp	r5, #0
   1a808:	beq	1a818 <argp_failure@@Base+0x151c>
   1a80c:	mov	r0, #0
   1a810:	sub	sp, fp, #24
   1a814:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a818:	ldr	r2, [sp, #4]
   1a81c:	cmp	r2, #0
   1a820:	mov	r0, r2
   1a824:	movwne	r0, #1
   1a828:	ldr	r1, [sp]
   1a82c:	cmp	r1, #0
   1a830:	subne	r0, r0, #1
   1a834:	cmp	r0, #0
   1a838:	bne	1a6bc <argp_failure@@Base+0x13c0>
   1a83c:	cmp	r2, #0
   1a840:	beq	1a80c <argp_failure@@Base+0x1510>
   1a844:	mov	r0, r2
   1a848:	bl	11778 <strcasecmp@plt>
   1a84c:	cmp	r0, #0
   1a850:	moveq	r0, #0
   1a854:	sub	sp, fp, #24
   1a858:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a85c:	mov	r1, r0
   1a860:	ldr	r0, [r0, #12]
   1a864:	cmp	r0, #0
   1a868:	bne	1a85c <argp_failure@@Base+0x1560>
   1a86c:	mov	r0, r1
   1a870:	bx	lr
   1a874:	orr	r2, r1, r0
   1a878:	sub	r3, r0, r1
   1a87c:	cmn	r2, #1
   1a880:	mov	r2, r3
   1a884:	suble	r2, r1, r0
   1a888:	and	r0, r1, r0
   1a88c:	cmp	r0, #0
   1a890:	movlt	r2, r3
   1a894:	mov	r0, r2
   1a898:	bx	lr
   1a89c:	push	{fp, lr}
   1a8a0:	mov	fp, sp
   1a8a4:	ldr	r3, [r1, #20]
   1a8a8:	ldr	r2, [r0, #20]
   1a8ac:	cmp	r2, r3
   1a8b0:	ble	1a8d4 <argp_failure@@Base+0x15d8>
   1a8b4:	ldr	r0, [r0, #12]
   1a8b8:	ldr	r2, [r0, #20]
   1a8bc:	cmp	r2, r3
   1a8c0:	bgt	1a8b4 <argp_failure@@Base+0x15b8>
   1a8c4:	bl	1a9fc <argp_failure@@Base+0x1700>
   1a8c8:	cmp	r0, #0
   1a8cc:	movweq	r0, #1
   1a8d0:	pop	{fp, pc}
   1a8d4:	bge	1a8f8 <argp_failure@@Base+0x15fc>
   1a8d8:	ldr	r1, [r1, #12]
   1a8dc:	ldr	r3, [r1, #20]
   1a8e0:	cmp	r2, r3
   1a8e4:	blt	1a8d8 <argp_failure@@Base+0x15dc>
   1a8e8:	bl	1a9fc <argp_failure@@Base+0x1700>
   1a8ec:	cmp	r0, #0
   1a8f0:	mvneq	r0, #0
   1a8f4:	pop	{fp, pc}
   1a8f8:	pop	{fp, lr}
   1a8fc:	b	1a9fc <argp_failure@@Base+0x1700>
   1a900:	ldr	r1, [r0, #4]
   1a904:	cmp	r1, #0
   1a908:	beq	1a938 <argp_failure@@Base+0x163c>
   1a90c:	ldr	r0, [r0]
   1a910:	add	r2, r0, #12
   1a914:	ldr	r0, [r2, #-12]
   1a918:	cmp	r0, #0
   1a91c:	beq	1a92c <argp_failure@@Base+0x1630>
   1a920:	ldrb	r3, [r2]
   1a924:	tst	r3, #2
   1a928:	bxeq	lr
   1a92c:	add	r2, r2, #24
   1a930:	subs	r1, r1, #1
   1a934:	bne	1a914 <argp_failure@@Base+0x1618>
   1a938:	mov	r0, #0
   1a93c:	bx	lr
   1a940:	push	{r4, sl, fp, lr}
   1a944:	add	fp, sp, #8
   1a948:	mov	r4, r0
   1a94c:	bl	11838 <__ctype_b_loc@plt>
   1a950:	ldr	r3, [r0]
   1a954:	ldr	r2, [r4]
   1a958:	ldrb	r1, [r2]
   1a95c:	add	r3, r3, r1, lsl #1
   1a960:	ldrb	r3, [r3, #1]
   1a964:	tst	r3, #32
   1a968:	beq	1a98c <argp_failure@@Base+0x1690>
   1a96c:	add	r2, r2, #1
   1a970:	str	r2, [r4]
   1a974:	ldrb	r1, [r2], #1
   1a978:	ldr	r3, [r0]
   1a97c:	add	r3, r3, r1, lsl #1
   1a980:	ldrb	r3, [r3, #1]
   1a984:	tst	r3, #32
   1a988:	bne	1a970 <argp_failure@@Base+0x1674>
   1a98c:	subs	ip, r1, #45	; 0x2d
   1a990:	movwne	ip, #1
   1a994:	ldr	r2, [r4]
   1a998:	ldrb	r3, [r2]
   1a99c:	cmp	r3, #0
   1a9a0:	beq	1a9cc <argp_failure@@Base+0x16d0>
   1a9a4:	add	r2, r2, #1
   1a9a8:	ldr	r1, [r0]
   1a9ac:	uxtb	r3, r3
   1a9b0:	ldrb	r1, [r1, r3, lsl #1]
   1a9b4:	tst	r1, #8
   1a9b8:	bne	1a9cc <argp_failure@@Base+0x16d0>
   1a9bc:	str	r2, [r4]
   1a9c0:	ldrb	r3, [r2], #1
   1a9c4:	cmp	r3, #0
   1a9c8:	bne	1a9a8 <argp_failure@@Base+0x16ac>
   1a9cc:	mov	r0, ip
   1a9d0:	pop	{r4, sl, fp, pc}
   1a9d4:	push	{fp, lr}
   1a9d8:	mov	fp, sp
   1a9dc:	ldr	r1, [r0, #20]
   1a9e0:	ldr	r2, [r1, #24]
   1a9e4:	movw	r1, #43836	; 0xab3c
   1a9e8:	movt	r1, #1
   1a9ec:	mov	r3, #0
   1a9f0:	bl	1aa88 <argp_failure@@Base+0x178c>
   1a9f4:	uxtb	r0, r0
   1a9f8:	pop	{fp, pc}
   1a9fc:	push	{r4, r5, fp, lr}
   1aa00:	add	fp, sp, #8
   1aa04:	mov	r4, r1
   1aa08:	mov	r5, r0
   1aa0c:	ldr	r1, [r1, #12]
   1aa10:	ldr	r0, [r0, #12]
   1aa14:	cmp	r0, r1
   1aa18:	beq	1aa48 <argp_failure@@Base+0x174c>
   1aa1c:	bl	1a9fc <argp_failure@@Base+0x1700>
   1aa20:	cmp	r0, #0
   1aa24:	popne	{r4, r5, fp, pc}
   1aa28:	ldr	r1, [r4, #8]
   1aa2c:	ldr	r0, [r5, #8]
   1aa30:	bl	1a874 <argp_failure@@Base+0x1578>
   1aa34:	cmp	r0, #0
   1aa38:	ldreq	r0, [r5, #4]
   1aa3c:	ldreq	r1, [r4, #4]
   1aa40:	subeq	r0, r1, r0
   1aa44:	pop	{r4, r5, fp, pc}
   1aa48:	mov	r0, r5
   1aa4c:	mov	r1, r4
   1aa50:	pop	{r4, r5, fp, lr}
   1aa54:	b	1aa58 <argp_failure@@Base+0x175c>
   1aa58:	push	{r4, r5, fp, lr}
   1aa5c:	add	fp, sp, #8
   1aa60:	mov	r4, r1
   1aa64:	mov	r5, r0
   1aa68:	ldr	r1, [r1, #8]
   1aa6c:	ldr	r0, [r0, #8]
   1aa70:	bl	1a874 <argp_failure@@Base+0x1578>
   1aa74:	cmp	r0, #0
   1aa78:	ldreq	r0, [r5, #4]
   1aa7c:	ldreq	r1, [r4, #4]
   1aa80:	subeq	r0, r1, r0
   1aa84:	pop	{r4, r5, fp, pc}
   1aa88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa8c:	add	fp, sp, #28
   1aa90:	sub	sp, sp, #4
   1aa94:	mov	sl, r1
   1aa98:	ldr	r1, [r0, #4]
   1aa9c:	cmp	r1, #0
   1aaa0:	moveq	r0, #0
   1aaa4:	subeq	sp, fp, #28
   1aaa8:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aaac:	mov	r8, r3
   1aab0:	mov	r9, r2
   1aab4:	ldr	r4, [r0]
   1aab8:	rsb	r5, r1, #1
   1aabc:	ldr	r6, [r0, #8]
   1aac0:	mov	r7, r4
   1aac4:	mov	r0, r7
   1aac8:	bl	17bac <argp_usage@@Base+0x14>
   1aacc:	mov	r1, r0
   1aad0:	mov	r0, #0
   1aad4:	cmp	r1, #0
   1aad8:	beq	1ab1c <argp_failure@@Base+0x1820>
   1aadc:	ldrb	r1, [r6]
   1aae0:	ldr	r2, [r7, #4]
   1aae4:	cmp	r2, r1
   1aae8:	bne	1ab1c <argp_failure@@Base+0x1820>
   1aaec:	ldr	r1, [r7, #12]
   1aaf0:	tst	r1, #4
   1aaf4:	moveq	r4, r7
   1aaf8:	mov	r0, #0
   1aafc:	tst	r1, #2
   1ab00:	bne	1ab18 <argp_failure@@Base+0x181c>
   1ab04:	mov	r0, r7
   1ab08:	mov	r1, r4
   1ab0c:	mov	r2, r9
   1ab10:	mov	r3, r8
   1ab14:	blx	sl
   1ab18:	add	r6, r6, #1
   1ab1c:	cmp	r5, #0
   1ab20:	beq	1ab34 <argp_failure@@Base+0x1838>
   1ab24:	add	r5, r5, #1
   1ab28:	add	r7, r7, #24
   1ab2c:	cmp	r0, #0
   1ab30:	beq	1aac4 <argp_failure@@Base+0x17c8>
   1ab34:	sub	sp, fp, #28
   1ab38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab3c:	push	{r4, sl, fp, lr}
   1ab40:	add	fp, sp, #8
   1ab44:	mov	r4, r0
   1ab48:	bl	17bac <argp_usage@@Base+0x14>
   1ab4c:	cmp	r0, #0
   1ab50:	ldrne	r0, [r4, #4]
   1ab54:	moveq	r0, #0
   1ab58:	pop	{r4, sl, fp, pc}
   1ab5c:	ldr	r2, [r0, #8]
   1ab60:	cmp	r2, #0
   1ab64:	bne	1ab9c <argp_failure@@Base+0x18a0>
   1ab68:	ldr	r2, [r1, #8]
   1ab6c:	cmp	r2, #0
   1ab70:	bne	1ab9c <argp_failure@@Base+0x18a0>
   1ab74:	ldr	r2, [r0, #12]
   1ab78:	ldr	r1, [r1, #12]
   1ab7c:	orr	r1, r1, r2
   1ab80:	tst	r1, #16
   1ab84:	bne	1ab9c <argp_failure@@Base+0x18a0>
   1ab88:	ldr	r0, [r0, #4]
   1ab8c:	ldr	r1, [r3]
   1ab90:	add	r2, r1, #1
   1ab94:	str	r2, [r3]
   1ab98:	strb	r0, [r1]
   1ab9c:	mov	r0, #0
   1aba0:	bx	lr
   1aba4:	push	{r4, r5, r6, sl, fp, lr}
   1aba8:	add	fp, sp, #16
   1abac:	mov	r5, r3
   1abb0:	mov	r6, r0
   1abb4:	ldr	r4, [r0, #8]
   1abb8:	ldr	r0, [r0, #12]
   1abbc:	ldr	r2, [r1, #12]
   1abc0:	orr	r0, r2, r0
   1abc4:	cmp	r4, #0
   1abc8:	ldreq	r4, [r1, #8]
   1abcc:	tst	r0, #16
   1abd0:	bne	1ac20 <argp_failure@@Base+0x1924>
   1abd4:	cmp	r4, #0
   1abd8:	beq	1ac20 <argp_failure@@Base+0x1924>
   1abdc:	tst	r0, #1
   1abe0:	bne	1ac08 <argp_failure@@Base+0x190c>
   1abe4:	mov	r0, r4
   1abe8:	bl	1185c <strlen@plt>
   1abec:	add	r1, r0, #6
   1abf0:	mov	r0, r5
   1abf4:	bl	1aca8 <argp_failure@@Base+0x19ac>
   1abf8:	ldr	r2, [r6, #4]
   1abfc:	movw	r1, #63625	; 0xf889
   1ac00:	movt	r1, #1
   1ac04:	b	1ac14 <argp_failure@@Base+0x1918>
   1ac08:	ldr	r2, [r6, #4]
   1ac0c:	movw	r1, #63614	; 0xf87e
   1ac10:	movt	r1, #1
   1ac14:	mov	r0, r5
   1ac18:	mov	r3, r4
   1ac1c:	bl	1c698 <argp_failure@@Base+0x339c>
   1ac20:	mov	r0, #0
   1ac24:	pop	{r4, r5, r6, sl, fp, pc}
   1ac28:	push	{fp, lr}
   1ac2c:	mov	fp, sp
   1ac30:	ldr	ip, [r0, #8]
   1ac34:	ldr	lr, [r0, #12]
   1ac38:	ldr	r2, [r1, #12]
   1ac3c:	orr	lr, r2, lr
   1ac40:	cmp	ip, #0
   1ac44:	ldreq	ip, [r1, #8]
   1ac48:	tst	lr, #16
   1ac4c:	bne	1ac84 <argp_failure@@Base+0x1988>
   1ac50:	cmp	ip, #0
   1ac54:	beq	1ac70 <argp_failure@@Base+0x1974>
   1ac58:	ldr	r2, [r0]
   1ac5c:	tst	lr, #1
   1ac60:	bne	1ac8c <argp_failure@@Base+0x1990>
   1ac64:	movw	r1, #63647	; 0xf89f
   1ac68:	movt	r1, #1
   1ac6c:	b	1ac94 <argp_failure@@Base+0x1998>
   1ac70:	ldr	r2, [r0]
   1ac74:	movw	r1, #63658	; 0xf8aa
   1ac78:	movt	r1, #1
   1ac7c:	mov	r0, r3
   1ac80:	bl	1c698 <argp_failure@@Base+0x339c>
   1ac84:	mov	r0, #0
   1ac88:	pop	{fp, pc}
   1ac8c:	movw	r1, #63634	; 0xf892
   1ac90:	movt	r1, #1
   1ac94:	mov	r0, r3
   1ac98:	mov	r3, ip
   1ac9c:	bl	1c698 <argp_failure@@Base+0x339c>
   1aca0:	mov	r0, #0
   1aca4:	pop	{fp, pc}
   1aca8:	push	{r4, r5, fp, lr}
   1acac:	add	fp, sp, #8
   1acb0:	mov	r5, r1
   1acb4:	mov	r4, r0
   1acb8:	bl	1c8d4 <argp_failure@@Base+0x35d8>
   1acbc:	add	r0, r0, r5
   1acc0:	ldr	r1, [r4, #8]
   1acc4:	cmp	r0, r1
   1acc8:	mov	r0, r4
   1accc:	movcc	r1, #32
   1acd0:	movcs	r1, #10
   1acd4:	pop	{r4, r5, fp, lr}
   1acd8:	b	1c7d0 <argp_failure@@Base+0x34d4>
   1acdc:	push	{r4, r5, r6, sl, fp, lr}
   1ace0:	add	fp, sp, #16
   1ace4:	mov	r4, r0
   1ace8:	cmp	r2, #0
   1acec:	beq	1ad28 <argp_failure@@Base+0x1a2c>
   1acf0:	mov	r6, r2
   1acf4:	ldr	r0, [r2, #20]
   1acf8:	cmp	r0, #0
   1acfc:	beq	1ad28 <argp_failure@@Base+0x1a2c>
   1ad00:	mov	r5, r1
   1ad04:	mov	r0, r6
   1ad08:	mov	r1, r3
   1ad0c:	bl	172f0 <argp_parse@@Base+0x7f4>
   1ad10:	mov	r2, r0
   1ad14:	ldr	r3, [r6, #20]
   1ad18:	mov	r0, r5
   1ad1c:	mov	r1, r4
   1ad20:	pop	{r4, r5, r6, sl, fp, lr}
   1ad24:	bx	r3
   1ad28:	mov	r0, r4
   1ad2c:	pop	{r4, r5, r6, sl, fp, pc}
   1ad30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad34:	add	fp, sp, #28
   1ad38:	sub	sp, sp, #44	; 0x2c
   1ad3c:	mov	r7, r3
   1ad40:	mov	r4, r2
   1ad44:	mov	r8, r1
   1ad48:	mov	r5, r0
   1ad4c:	ldr	r9, [r0]
   1ad50:	ldr	r6, [r0, #8]
   1ad54:	mov	sl, #0
   1ad58:	mov	r0, r2
   1ad5c:	mov	r1, #0
   1ad60:	bl	1c820 <argp_failure@@Base+0x3524>
   1ad64:	str	r0, [sp, #8]
   1ad68:	ldr	r3, [r4, #12]
   1ad6c:	str	r4, [sp, #28]
   1ad70:	str	r5, [sp, #24]
   1ad74:	str	r7, [sp, #16]
   1ad78:	str	r7, [sp, #32]
   1ad7c:	mov	r0, #1
   1ad80:	str	r0, [sp, #36]	; 0x24
   1ad84:	str	r8, [sp, #40]	; 0x28
   1ad88:	ldrb	r0, [r9, #12]
   1ad8c:	tst	r0, #8
   1ad90:	str	r3, [sp, #12]
   1ad94:	str	r8, [sp, #4]
   1ad98:	bne	1add8 <argp_failure@@Base+0x1adc>
   1ad9c:	ldr	r0, [r5, #4]
   1ada0:	cmp	r0, #0
   1ada4:	beq	1add8 <argp_failure@@Base+0x1adc>
   1ada8:	add	r1, r9, #12
   1adac:	ldr	r2, [r1, #-12]
   1adb0:	cmp	r2, #0
   1adb4:	beq	1adc4 <argp_failure@@Base+0x1ac8>
   1adb8:	ldrb	r2, [r1]
   1adbc:	tst	r2, #2
   1adc0:	beq	1add4 <argp_failure@@Base+0x1ad8>
   1adc4:	add	r1, r1, #24
   1adc8:	subs	r0, r0, #1
   1adcc:	bne	1adac <argp_failure@@Base+0x1ab0>
   1add0:	b	1add8 <argp_failure@@Base+0x1adc>
   1add4:	mov	sl, #1
   1add8:	movw	r7, #2704	; 0xa90
   1addc:	movt	r7, #3
   1ade0:	ldr	r1, [r7, #8]
   1ade4:	mov	r0, r4
   1ade8:	bl	1c898 <argp_failure@@Base+0x359c>
   1adec:	str	r5, [sp, #20]
   1adf0:	ldr	r8, [r5, #4]
   1adf4:	mov	r5, r7
   1adf8:	cmp	r8, #0
   1adfc:	beq	1aeac <argp_failure@@Base+0x1bb0>
   1ae00:	mov	r7, r9
   1ae04:	mov	r0, r7
   1ae08:	bl	17bac <argp_usage@@Base+0x14>
   1ae0c:	cmp	r0, #0
   1ae10:	beq	1aea0 <argp_failure@@Base+0x1ba4>
   1ae14:	ldrb	r0, [r6]
   1ae18:	ldr	r1, [r7, #4]
   1ae1c:	cmp	r1, r0
   1ae20:	bne	1aea0 <argp_failure@@Base+0x1ba4>
   1ae24:	ldrb	r0, [r7, #12]
   1ae28:	tst	r0, #2
   1ae2c:	bne	1ae9c <argp_failure@@Base+0x1ba0>
   1ae30:	ldr	r0, [r5, #8]
   1ae34:	add	r1, sp, #24
   1ae38:	bl	1b0f4 <argp_failure@@Base+0x1df8>
   1ae3c:	mov	r0, r4
   1ae40:	mov	r1, #45	; 0x2d
   1ae44:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1ae48:	ldrb	r1, [r6]
   1ae4c:	mov	r0, r4
   1ae50:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1ae54:	cmp	sl, #0
   1ae58:	beq	1ae80 <argp_failure@@Base+0x1b84>
   1ae5c:	ldr	r0, [r5]
   1ae60:	cmp	r0, #0
   1ae64:	bne	1ae80 <argp_failure@@Base+0x1b84>
   1ae68:	ldr	r0, [r9, #8]
   1ae6c:	cmp	r0, #0
   1ae70:	ldrne	r0, [sp, #16]
   1ae74:	movne	r1, #1
   1ae78:	strne	r1, [r0, #8]
   1ae7c:	b	1ae9c <argp_failure@@Base+0x1ba0>
   1ae80:	mov	r0, r9
   1ae84:	movw	r1, #51924	; 0xcad4
   1ae88:	movt	r1, #1
   1ae8c:	movw	r2, #63782	; 0xf926
   1ae90:	movt	r2, #1
   1ae94:	mov	r3, r4
   1ae98:	bl	1b1ec <argp_failure@@Base+0x1ef0>
   1ae9c:	add	r6, r6, #1
   1aea0:	subs	r8, r8, #1
   1aea4:	add	r7, r7, #24
   1aea8:	bne	1ae04 <argp_failure@@Base+0x1b08>
   1aeac:	ldrb	r0, [r9, #12]
   1aeb0:	tst	r0, #8
   1aeb4:	bne	1af44 <argp_failure@@Base+0x1c48>
   1aeb8:	ldr	r1, [r5, #12]
   1aebc:	mov	r0, r4
   1aec0:	bl	1c898 <argp_failure@@Base+0x359c>
   1aec4:	ldr	r0, [sp, #20]
   1aec8:	ldr	r8, [r0, #4]
   1aecc:	cmp	r8, #0
   1aed0:	beq	1afa4 <argp_failure@@Base+0x1ca8>
   1aed4:	add	sl, r9, #12
   1aed8:	movw	r7, #63792	; 0xf930
   1aedc:	movt	r7, #1
   1aee0:	movw	r6, #63796	; 0xf934
   1aee4:	movt	r6, #1
   1aee8:	ldr	r0, [sl, #-12]
   1aeec:	cmp	r0, #0
   1aef0:	beq	1af34 <argp_failure@@Base+0x1c38>
   1aef4:	ldrb	r0, [sl]
   1aef8:	tst	r0, #2
   1aefc:	bne	1af34 <argp_failure@@Base+0x1c38>
   1af00:	ldr	r0, [r5, #12]
   1af04:	add	r1, sp, #24
   1af08:	bl	1b0f4 <argp_failure@@Base+0x1df8>
   1af0c:	ldr	r2, [sl, #-12]
   1af10:	mov	r0, r4
   1af14:	movw	r1, #63787	; 0xf92b
   1af18:	movt	r1, #1
   1af1c:	bl	1c698 <argp_failure@@Base+0x339c>
   1af20:	mov	r0, r9
   1af24:	mov	r1, r7
   1af28:	mov	r2, r6
   1af2c:	mov	r3, r4
   1af30:	bl	1b1ec <argp_failure@@Base+0x1ef0>
   1af34:	add	sl, sl, #24
   1af38:	subs	r8, r8, #1
   1af3c:	bne	1aee8 <argp_failure@@Base+0x1bec>
   1af40:	b	1afa4 <argp_failure@@Base+0x1ca8>
   1af44:	ldr	r1, [r5, #16]
   1af48:	mov	r0, r4
   1af4c:	bl	1c898 <argp_failure@@Base+0x359c>
   1af50:	ldr	r0, [sp, #20]
   1af54:	ldr	r7, [r0, #4]
   1af58:	cmp	r7, #0
   1af5c:	beq	1afa4 <argp_failure@@Base+0x1ca8>
   1af60:	add	r6, r9, #12
   1af64:	add	r8, sp, #24
   1af68:	ldr	r0, [r6, #-12]
   1af6c:	cmp	r0, #0
   1af70:	beq	1af98 <argp_failure@@Base+0x1c9c>
   1af74:	ldrb	r0, [r6]
   1af78:	tst	r0, #2
   1af7c:	bne	1af98 <argp_failure@@Base+0x1c9c>
   1af80:	ldr	r0, [r5, #16]
   1af84:	mov	r1, r8
   1af88:	bl	1b0f4 <argp_failure@@Base+0x1df8>
   1af8c:	ldr	r1, [r6, #-12]
   1af90:	mov	r0, r4
   1af94:	bl	1c78c <argp_failure@@Base+0x3490>
   1af98:	add	r6, r6, #24
   1af9c:	subs	r7, r7, #1
   1afa0:	bne	1af68 <argp_failure@@Base+0x1c6c>
   1afa4:	mov	r0, r4
   1afa8:	mov	r1, #0
   1afac:	bl	1c820 <argp_failure@@Base+0x3524>
   1afb0:	ldr	r0, [sp, #36]	; 0x24
   1afb4:	cmp	r0, #0
   1afb8:	beq	1aff4 <argp_failure@@Base+0x1cf8>
   1afbc:	mov	r0, r9
   1afc0:	bl	17bac <argp_usage@@Base+0x14>
   1afc4:	cmp	r0, #0
   1afc8:	ldr	r5, [sp, #8]
   1afcc:	bne	1b0d4 <argp_failure@@Base+0x1dd8>
   1afd0:	ldr	r0, [r9]
   1afd4:	cmp	r0, #0
   1afd8:	bne	1b0d4 <argp_failure@@Base+0x1dd8>
   1afdc:	ldr	r6, [sp, #20]
   1afe0:	ldr	r1, [r6, #20]
   1afe4:	ldr	r0, [r9, #16]
   1afe8:	add	r2, sp, #24
   1afec:	bl	1b21c <argp_failure@@Base+0x1f20>
   1aff0:	b	1b0cc <argp_failure@@Base+0x1dd0>
   1aff4:	mov	sl, r5
   1aff8:	ldr	r6, [sp, #20]
   1affc:	ldr	r2, [r6, #20]
   1b000:	ldr	r1, [r9, #4]
   1b004:	ldr	r5, [r9, #16]
   1b008:	mov	r0, r5
   1b00c:	ldr	r3, [sp, #4]
   1b010:	bl	1acdc <argp_failure@@Base+0x19e0>
   1b014:	cmp	r0, #0
   1b018:	beq	1b0b0 <argp_failure@@Base+0x1db4>
   1b01c:	mov	r7, r0
   1b020:	ldrb	r0, [r0]
   1b024:	cmp	r0, #0
   1b028:	beq	1b0a0 <argp_failure@@Base+0x1da4>
   1b02c:	mov	r0, r4
   1b030:	bl	1c8d4 <argp_failure@@Base+0x35d8>
   1b034:	mov	r8, r0
   1b038:	ldr	r1, [sl, #20]
   1b03c:	mov	r0, r4
   1b040:	bl	1c820 <argp_failure@@Base+0x3524>
   1b044:	ldr	r1, [sl, #20]
   1b048:	mov	r0, r4
   1b04c:	bl	1c898 <argp_failure@@Base+0x359c>
   1b050:	ldr	r1, [sl, #20]
   1b054:	add	r0, r1, #3
   1b058:	cmp	r8, r0
   1b05c:	bls	1b070 <argp_failure@@Base+0x1d74>
   1b060:	mov	r0, r4
   1b064:	mov	r1, #10
   1b068:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b06c:	b	1b094 <argp_failure@@Base+0x1d98>
   1b070:	cmp	r8, r1
   1b074:	bcs	1b084 <argp_failure@@Base+0x1d88>
   1b078:	mov	r0, r4
   1b07c:	bl	1b2e4 <argp_failure@@Base+0x1fe8>
   1b080:	b	1b094 <argp_failure@@Base+0x1d98>
   1b084:	movw	r1, #63802	; 0xf93a
   1b088:	movt	r1, #1
   1b08c:	mov	r0, r4
   1b090:	bl	1c78c <argp_failure@@Base+0x3490>
   1b094:	mov	r0, r4
   1b098:	mov	r1, r7
   1b09c:	bl	1c78c <argp_failure@@Base+0x3490>
   1b0a0:	cmp	r7, r5
   1b0a4:	beq	1b0b0 <argp_failure@@Base+0x1db4>
   1b0a8:	mov	r0, r7
   1b0ac:	bl	17d24 <argp_usage@@Base+0x18c>
   1b0b0:	mov	r0, r4
   1b0b4:	mov	r1, #0
   1b0b8:	bl	1c820 <argp_failure@@Base+0x3524>
   1b0bc:	mov	r0, r4
   1b0c0:	mov	r1, #10
   1b0c4:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b0c8:	ldr	r5, [sp, #8]
   1b0cc:	ldr	r0, [sp, #16]
   1b0d0:	str	r6, [r0]
   1b0d4:	mov	r0, r4
   1b0d8:	mov	r1, r5
   1b0dc:	bl	1c820 <argp_failure@@Base+0x3524>
   1b0e0:	mov	r0, r4
   1b0e4:	ldr	r1, [sp, #12]
   1b0e8:	bl	1c898 <argp_failure@@Base+0x359c>
   1b0ec:	sub	sp, fp, #28
   1b0f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b0f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b0f8:	add	fp, sp, #24
   1b0fc:	mov	r5, r1
   1b100:	mov	r9, r0
   1b104:	ldr	r0, [r1, #12]
   1b108:	cmp	r0, #0
   1b10c:	beq	1b158 <argp_failure@@Base+0x1e5c>
   1b110:	ldr	r0, [r5]
   1b114:	ldr	r1, [r5, #8]
   1b118:	ldr	r4, [r1]
   1b11c:	ldr	r6, [r0, #16]
   1b120:	cmp	r4, #0
   1b124:	ldrne	r1, [r1, #4]
   1b128:	cmpne	r1, #0
   1b12c:	bne	1b178 <argp_failure@@Base+0x1e7c>
   1b130:	cmp	r6, #0
   1b134:	beq	1b14c <argp_failure@@Base+0x1e50>
   1b138:	ldr	r7, [r6]
   1b13c:	cmp	r7, #0
   1b140:	ldrbne	r0, [r7]
   1b144:	cmpne	r0, #0
   1b148:	bne	1b1a0 <argp_failure@@Base+0x1ea4>
   1b14c:	mov	r0, #0
   1b150:	str	r0, [r5, #12]
   1b154:	b	1b168 <argp_failure@@Base+0x1e6c>
   1b158:	ldr	r0, [r5, #4]
   1b15c:	movw	r1, #63806	; 0xf93e
   1b160:	movt	r1, #1
   1b164:	bl	1c78c <argp_failure@@Base+0x3490>
   1b168:	ldr	r0, [r5, #4]
   1b16c:	mov	r1, r9
   1b170:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b174:	b	1b2e4 <argp_failure@@Base+0x1fe8>
   1b178:	ldr	r1, [r4, #12]
   1b17c:	ldr	r0, [r0, #12]
   1b180:	cmp	r0, r1
   1b184:	beq	1b130 <argp_failure@@Base+0x1e34>
   1b188:	ldr	r0, [r5, #4]
   1b18c:	mov	r1, #10
   1b190:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b194:	cmp	r6, #0
   1b198:	bne	1b138 <argp_failure@@Base+0x1e3c>
   1b19c:	b	1b14c <argp_failure@@Base+0x1e50>
   1b1a0:	cmp	r4, #0
   1b1a4:	beq	1b1c4 <argp_failure@@Base+0x1ec8>
   1b1a8:	ldr	r0, [r4, #16]
   1b1ac:	cmp	r0, r6
   1b1b0:	beq	1b14c <argp_failure@@Base+0x1e50>
   1b1b4:	mov	r1, r6
   1b1b8:	bl	1b328 <argp_failure@@Base+0x202c>
   1b1bc:	cmp	r0, #0
   1b1c0:	bne	1b14c <argp_failure@@Base+0x1e50>
   1b1c4:	ldr	r0, [r5, #4]
   1b1c8:	ldr	r8, [r0, #12]
   1b1cc:	ldr	r1, [r6, #16]
   1b1d0:	mov	r0, r7
   1b1d4:	mov	r2, r5
   1b1d8:	bl	1b21c <argp_failure@@Base+0x1f20>
   1b1dc:	ldr	r0, [r5, #4]
   1b1e0:	mov	r1, r8
   1b1e4:	bl	1c898 <argp_failure@@Base+0x359c>
   1b1e8:	b	1b14c <argp_failure@@Base+0x1e50>
   1b1ec:	mov	ip, r2
   1b1f0:	ldr	r2, [r0, #8]
   1b1f4:	cmp	r2, #0
   1b1f8:	bxeq	lr
   1b1fc:	ldrb	r0, [r0, #12]
   1b200:	tst	r0, #1
   1b204:	bne	1b210 <argp_failure@@Base+0x1f14>
   1b208:	mov	r0, r3
   1b20c:	b	1c698 <argp_failure@@Base+0x339c>
   1b210:	mov	r0, r3
   1b214:	mov	r1, ip
   1b218:	b	1c698 <argp_failure@@Base+0x339c>
   1b21c:	push	{r4, r5, r6, r7, fp, lr}
   1b220:	add	fp, sp, #16
   1b224:	mov	r5, r2
   1b228:	mov	r2, r1
   1b22c:	mov	r4, r0
   1b230:	ldr	r3, [r5, #16]
   1b234:	movw	r1, #3
   1b238:	movt	r1, #512	; 0x200
   1b23c:	bl	1acdc <argp_failure@@Base+0x19e0>
   1b240:	mov	r6, r0
   1b244:	cmp	r0, #0
   1b248:	beq	1b2d0 <argp_failure@@Base+0x1fd4>
   1b24c:	ldrb	r0, [r6]
   1b250:	cmp	r0, #0
   1b254:	beq	1b2c4 <argp_failure@@Base+0x1fc8>
   1b258:	ldr	r0, [r5, #8]
   1b25c:	ldr	r0, [r0]
   1b260:	cmp	r0, #0
   1b264:	beq	1b274 <argp_failure@@Base+0x1f78>
   1b268:	ldr	r0, [r5, #4]
   1b26c:	mov	r1, #10
   1b270:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b274:	movw	r7, #2704	; 0xa90
   1b278:	movt	r7, #3
   1b27c:	ldr	r1, [r7, #24]
   1b280:	ldr	r0, [r5, #4]
   1b284:	bl	1b2e4 <argp_failure@@Base+0x1fe8>
   1b288:	ldr	r1, [r7, #24]
   1b28c:	ldr	r0, [r5, #4]
   1b290:	bl	1c820 <argp_failure@@Base+0x3524>
   1b294:	ldr	r0, [r5, #4]
   1b298:	ldr	r1, [r7, #24]
   1b29c:	bl	1c898 <argp_failure@@Base+0x359c>
   1b2a0:	ldr	r0, [r5, #4]
   1b2a4:	mov	r1, r6
   1b2a8:	bl	1c78c <argp_failure@@Base+0x3490>
   1b2ac:	ldr	r0, [r5, #4]
   1b2b0:	mov	r1, #0
   1b2b4:	bl	1c820 <argp_failure@@Base+0x3524>
   1b2b8:	ldr	r0, [r5, #4]
   1b2bc:	mov	r1, #10
   1b2c0:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b2c4:	ldr	r0, [r5, #8]
   1b2c8:	mov	r1, #1
   1b2cc:	str	r1, [r0, #4]
   1b2d0:	cmp	r6, r4
   1b2d4:	popeq	{r4, r5, r6, r7, fp, pc}
   1b2d8:	mov	r0, r6
   1b2dc:	pop	{r4, r5, r6, r7, fp, lr}
   1b2e0:	b	17d24 <argp_usage@@Base+0x18c>
   1b2e4:	push	{r4, r5, fp, lr}
   1b2e8:	add	fp, sp, #8
   1b2ec:	mov	r5, r1
   1b2f0:	mov	r4, r0
   1b2f4:	bl	1c8d4 <argp_failure@@Base+0x35d8>
   1b2f8:	sub	r1, r5, r0
   1b2fc:	cmp	r1, #1
   1b300:	poplt	{r4, r5, fp, pc}
   1b304:	add	r1, r5, #1
   1b308:	sub	r5, r1, r0
   1b30c:	mov	r0, r4
   1b310:	mov	r1, #32
   1b314:	bl	1c7d0 <argp_failure@@Base+0x34d4>
   1b318:	sub	r5, r5, #1
   1b31c:	cmp	r5, #1
   1b320:	bgt	1b30c <argp_failure@@Base+0x2010>
   1b324:	pop	{r4, r5, fp, pc}
   1b328:	b	1b330 <argp_failure@@Base+0x2034>
   1b32c:	ldr	r0, [r0, #12]
   1b330:	cmp	r0, r1
   1b334:	cmpne	r0, #0
   1b338:	bne	1b32c <argp_failure@@Base+0x2030>
   1b33c:	sub	r0, r0, r1
   1b340:	clz	r0, r0
   1b344:	lsr	r0, r0, #5
   1b348:	bx	lr
   1b34c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b350:	add	fp, sp, #28
   1b354:	sub	sp, sp, #28
   1b358:	mvn	r8, #0
   1b35c:	cmp	r0, #1
   1b360:	blt	1b7c8 <argp_failure@@Base+0x24cc>
   1b364:	mov	r9, r3
   1b368:	mov	sl, r2
   1b36c:	mov	r7, r1
   1b370:	mov	r5, r0
   1b374:	ldr	r4, [fp, #16]
   1b378:	ldm	r4, {r0, r6}
   1b37c:	mov	r1, #0
   1b380:	str	r1, [r4, #12]
   1b384:	cmp	r0, #0
   1b388:	ldrne	r0, [r4, #16]
   1b38c:	cmpne	r0, #0
   1b390:	bne	1b3ac <argp_failure@@Base+0x20b0>
   1b394:	ldr	r2, [fp, #20]
   1b398:	mov	r0, sl
   1b39c:	mov	r1, r4
   1b3a0:	bl	1b81c <argp_failure@@Base+0x2520>
   1b3a4:	mov	sl, r0
   1b3a8:	b	1b3bc <argp_failure@@Base+0x20c0>
   1b3ac:	ldrb	r0, [sl]
   1b3b0:	cmp	r0, #45	; 0x2d
   1b3b4:	cmpne	r0, #43	; 0x2b
   1b3b8:	addeq	sl, sl, #1
   1b3bc:	ldrb	r0, [sl]
   1b3c0:	subs	r0, r0, #58	; 0x3a
   1b3c4:	movne	r0, r6
   1b3c8:	str	r0, [sp, #24]
   1b3cc:	ldr	r0, [r4, #20]
   1b3d0:	cmp	r0, #0
   1b3d4:	ldrbne	r0, [r0]
   1b3d8:	cmpne	r0, #0
   1b3dc:	bne	1b604 <argp_failure@@Base+0x2308>
   1b3e0:	ldr	r0, [r4]
   1b3e4:	ldr	r1, [r4, #32]
   1b3e8:	cmp	r1, r0
   1b3ec:	strgt	r0, [r4, #32]
   1b3f0:	ldr	r1, [r4, #28]
   1b3f4:	cmp	r1, r0
   1b3f8:	strgt	r0, [r4, #28]
   1b3fc:	ldr	r1, [r4, #24]
   1b400:	cmp	r1, #1
   1b404:	bne	1b474 <argp_failure@@Base+0x2178>
   1b408:	ldr	r2, [r4, #28]
   1b40c:	ldr	r1, [r4, #32]
   1b410:	cmp	r2, r1
   1b414:	cmpne	r1, r0
   1b418:	bne	1b428 <argp_failure@@Base+0x212c>
   1b41c:	cmp	r1, r0
   1b420:	strne	r0, [r4, #28]
   1b424:	b	1b434 <argp_failure@@Base+0x2138>
   1b428:	mov	r0, r7
   1b42c:	mov	r1, r4
   1b430:	bl	1b8b0 <argp_failure@@Base+0x25b4>
   1b434:	ldr	r0, [r4]
   1b438:	cmp	r0, r5
   1b43c:	blt	1b454 <argp_failure@@Base+0x2158>
   1b440:	b	1b470 <argp_failure@@Base+0x2174>
   1b444:	add	r0, r0, #1
   1b448:	str	r0, [r4]
   1b44c:	cmp	r0, r5
   1b450:	bge	1b470 <argp_failure@@Base+0x2174>
   1b454:	ldr	r1, [r7, r0, lsl #2]
   1b458:	ldrb	r2, [r1]
   1b45c:	cmp	r2, #45	; 0x2d
   1b460:	bne	1b444 <argp_failure@@Base+0x2148>
   1b464:	ldrb	r1, [r1, #1]
   1b468:	cmp	r1, #0
   1b46c:	beq	1b444 <argp_failure@@Base+0x2148>
   1b470:	str	r0, [r4, #32]
   1b474:	ldr	r6, [r4]
   1b478:	cmp	r6, r5
   1b47c:	beq	1b4d4 <argp_failure@@Base+0x21d8>
   1b480:	ldr	r0, [r7, r6, lsl #2]
   1b484:	movw	r1, #62046	; 0xf25e
   1b488:	movt	r1, #1
   1b48c:	bl	116c4 <strcmp@plt>
   1b490:	cmp	r0, #0
   1b494:	bne	1b4d4 <argp_failure@@Base+0x21d8>
   1b498:	add	r0, r6, #1
   1b49c:	str	r0, [r4]
   1b4a0:	ldr	r1, [r4, #28]
   1b4a4:	ldr	r2, [r4, #32]
   1b4a8:	cmp	r1, r2
   1b4ac:	cmpne	r2, r0
   1b4b0:	bne	1b4c0 <argp_failure@@Base+0x21c4>
   1b4b4:	cmp	r1, r2
   1b4b8:	streq	r0, [r4, #28]
   1b4bc:	b	1b4cc <argp_failure@@Base+0x21d0>
   1b4c0:	mov	r0, r7
   1b4c4:	mov	r1, r4
   1b4c8:	bl	1b8b0 <argp_failure@@Base+0x25b4>
   1b4cc:	str	r5, [r4]
   1b4d0:	str	r5, [r4, #32]
   1b4d4:	ldr	r2, [r4]
   1b4d8:	cmp	r2, r5
   1b4dc:	bne	1b4f4 <argp_failure@@Base+0x21f8>
   1b4e0:	ldr	r0, [r4, #28]
   1b4e4:	ldr	r1, [r4, #32]
   1b4e8:	cmp	r0, r1
   1b4ec:	strne	r0, [r4]
   1b4f0:	b	1b7c8 <argp_failure@@Base+0x24cc>
   1b4f4:	ldr	r0, [r7, r2, lsl #2]
   1b4f8:	ldrb	r1, [r0]
   1b4fc:	cmp	r1, #45	; 0x2d
   1b500:	bne	1b564 <argp_failure@@Base+0x2268>
   1b504:	mov	r6, r0
   1b508:	ldrb	r1, [r6, #1]!
   1b50c:	cmp	r1, #0
   1b510:	beq	1b564 <argp_failure@@Base+0x2268>
   1b514:	cmp	r9, #0
   1b518:	beq	1b5f4 <argp_failure@@Base+0x22f8>
   1b51c:	ldr	r8, [fp, #12]
   1b520:	cmp	r1, #45	; 0x2d
   1b524:	bne	1b588 <argp_failure@@Base+0x228c>
   1b528:	add	r0, r0, #2
   1b52c:	str	r0, [r4, #20]
   1b530:	movw	r0, #62046	; 0xf25e
   1b534:	movt	r0, #1
   1b538:	ldr	r1, [fp, #8]
   1b53c:	stm	sp, {r1, r8}
   1b540:	str	r4, [sp, #8]
   1b544:	ldr	r1, [sp, #24]
   1b548:	str	r1, [sp, #12]
   1b54c:	str	r0, [sp, #16]
   1b550:	mov	r0, r5
   1b554:	mov	r1, r7
   1b558:	mov	r2, sl
   1b55c:	mov	r3, r9
   1b560:	b	1b7a4 <argp_failure@@Base+0x24a8>
   1b564:	ldr	r0, [r4, #24]
   1b568:	cmp	r0, #0
   1b56c:	beq	1b7c8 <argp_failure@@Base+0x24cc>
   1b570:	add	r0, r2, #1
   1b574:	str	r0, [r4]
   1b578:	ldr	r0, [r7, r2, lsl #2]
   1b57c:	str	r0, [r4, #12]
   1b580:	mov	r8, #1
   1b584:	b	1b7c8 <argp_failure@@Base+0x24cc>
   1b588:	cmp	r8, #0
   1b58c:	beq	1b5f4 <argp_failure@@Base+0x22f8>
   1b590:	ldrb	r0, [r0, #2]
   1b594:	cmp	r0, #0
   1b598:	beq	1b5e4 <argp_failure@@Base+0x22e8>
   1b59c:	str	r6, [r4, #20]
   1b5a0:	movw	r0, #62047	; 0xf25f
   1b5a4:	movt	r0, #1
   1b5a8:	ldr	r1, [fp, #8]
   1b5ac:	stm	sp, {r1, r8}
   1b5b0:	str	r4, [sp, #8]
   1b5b4:	ldr	r1, [sp, #24]
   1b5b8:	str	r1, [sp, #12]
   1b5bc:	str	r0, [sp, #16]
   1b5c0:	mov	r0, r5
   1b5c4:	mov	r1, r7
   1b5c8:	mov	r2, sl
   1b5cc:	mov	r3, r9
   1b5d0:	bl	1b98c <argp_failure@@Base+0x2690>
   1b5d4:	mov	r8, r0
   1b5d8:	cmn	r0, #1
   1b5dc:	bne	1b7c8 <argp_failure@@Base+0x24cc>
   1b5e0:	b	1b5f4 <argp_failure@@Base+0x22f8>
   1b5e4:	mov	r0, sl
   1b5e8:	bl	11868 <strchr@plt>
   1b5ec:	cmp	r0, #0
   1b5f0:	beq	1b59c <argp_failure@@Base+0x22a0>
   1b5f4:	ldr	r0, [r4]
   1b5f8:	ldr	r0, [r7, r0, lsl #2]
   1b5fc:	add	r0, r0, #1
   1b600:	str	r0, [r4, #20]
   1b604:	str	r9, [sp, #20]
   1b608:	ldr	r6, [r4, #20]
   1b60c:	add	r9, r6, #1
   1b610:	str	r9, [r4, #20]
   1b614:	ldrb	r8, [r6]
   1b618:	mov	r0, sl
   1b61c:	mov	r1, r8
   1b620:	bl	11868 <strchr@plt>
   1b624:	ldrb	r1, [r6, #1]
   1b628:	cmp	r1, #0
   1b62c:	ldreq	r1, [r4]
   1b630:	addeq	r1, r1, #1
   1b634:	streq	r1, [r4]
   1b638:	orr	r1, r8, #1
   1b63c:	cmp	r1, #59	; 0x3b
   1b640:	cmpne	r0, #0
   1b644:	bne	1b660 <argp_failure@@Base+0x2364>
   1b648:	ldr	r0, [sp, #24]
   1b64c:	cmp	r0, #0
   1b650:	bne	1b738 <argp_failure@@Base+0x243c>
   1b654:	str	r8, [r4, #8]
   1b658:	mov	r8, #63	; 0x3f
   1b65c:	b	1b7c8 <argp_failure@@Base+0x24cc>
   1b660:	ldrb	r1, [r0]
   1b664:	cmp	r1, #87	; 0x57
   1b668:	bne	1b698 <argp_failure@@Base+0x239c>
   1b66c:	ldr	r1, [sp, #20]
   1b670:	cmp	r1, #0
   1b674:	beq	1b698 <argp_failure@@Base+0x239c>
   1b678:	ldrb	r1, [r0, #1]
   1b67c:	cmp	r1, #59	; 0x3b
   1b680:	bne	1b698 <argp_failure@@Base+0x239c>
   1b684:	ldrb	r0, [r9]
   1b688:	cmp	r0, #0
   1b68c:	beq	1b6e0 <argp_failure@@Base+0x23e4>
   1b690:	str	r9, [r4, #12]
   1b694:	b	1b764 <argp_failure@@Base+0x2468>
   1b698:	ldrb	r1, [r0, #1]
   1b69c:	cmp	r1, #58	; 0x3a
   1b6a0:	bne	1b7c8 <argp_failure@@Base+0x24cc>
   1b6a4:	ldrb	r1, [r9]
   1b6a8:	ldrb	r0, [r0, #2]
   1b6ac:	cmp	r0, #58	; 0x3a
   1b6b0:	bne	1b6c4 <argp_failure@@Base+0x23c8>
   1b6b4:	cmp	r1, #0
   1b6b8:	bne	1b6cc <argp_failure@@Base+0x23d0>
   1b6bc:	mov	r0, #0
   1b6c0:	b	1b7bc <argp_failure@@Base+0x24c0>
   1b6c4:	cmp	r1, #0
   1b6c8:	beq	1b70c <argp_failure@@Base+0x2410>
   1b6cc:	str	r9, [r4, #12]
   1b6d0:	ldr	r0, [r4]
   1b6d4:	add	r0, r0, #1
   1b6d8:	str	r0, [r4]
   1b6dc:	b	1b7c0 <argp_failure@@Base+0x24c4>
   1b6e0:	ldr	r0, [r4]
   1b6e4:	cmp	r0, r5
   1b6e8:	bne	1b75c <argp_failure@@Base+0x2460>
   1b6ec:	ldr	r0, [sp, #24]
   1b6f0:	cmp	r0, #0
   1b6f4:	bne	1b7d4 <argp_failure@@Base+0x24d8>
   1b6f8:	str	r8, [r4, #8]
   1b6fc:	ldrb	r8, [sl]
   1b700:	cmp	r8, #58	; 0x3a
   1b704:	movwne	r8, #63	; 0x3f
   1b708:	b	1b7c8 <argp_failure@@Base+0x24cc>
   1b70c:	ldr	r0, [r4]
   1b710:	cmp	r0, r5
   1b714:	bne	1b7b0 <argp_failure@@Base+0x24b4>
   1b718:	ldr	r0, [sp, #24]
   1b71c:	cmp	r0, #0
   1b720:	bne	1b7f8 <argp_failure@@Base+0x24fc>
   1b724:	str	r8, [r4, #8]
   1b728:	ldrb	r8, [sl]
   1b72c:	cmp	r8, #58	; 0x3a
   1b730:	movwne	r8, #63	; 0x3f
   1b734:	b	1b7c0 <argp_failure@@Base+0x24c4>
   1b738:	ldr	r2, [r7]
   1b73c:	movw	r0, #2776	; 0xad8
   1b740:	movt	r0, #3
   1b744:	ldr	r0, [r0]
   1b748:	movw	r1, #63953	; 0xf9d1
   1b74c:	movt	r1, #1
   1b750:	mov	r3, r8
   1b754:	bl	11874 <fprintf@plt>
   1b758:	b	1b654 <argp_failure@@Base+0x2358>
   1b75c:	ldr	r0, [r7, r0, lsl #2]
   1b760:	str	r0, [r4, #12]
   1b764:	ldr	r0, [r4, #12]
   1b768:	mov	r1, #0
   1b76c:	str	r1, [r4, #12]
   1b770:	str	r0, [r4, #20]
   1b774:	movw	r0, #64022	; 0xfa16
   1b778:	movt	r0, #1
   1b77c:	ldr	r2, [fp, #8]
   1b780:	str	r2, [sp]
   1b784:	stmib	sp, {r1, r4}
   1b788:	ldr	r1, [sp, #24]
   1b78c:	str	r1, [sp, #12]
   1b790:	str	r0, [sp, #16]
   1b794:	mov	r0, r5
   1b798:	mov	r1, r7
   1b79c:	mov	r2, sl
   1b7a0:	ldr	r3, [sp, #20]
   1b7a4:	bl	1b98c <argp_failure@@Base+0x2690>
   1b7a8:	sub	sp, fp, #28
   1b7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7b0:	add	r1, r0, #1
   1b7b4:	str	r1, [r4]
   1b7b8:	ldr	r0, [r7, r0, lsl #2]
   1b7bc:	str	r0, [r4, #12]
   1b7c0:	mov	r0, #0
   1b7c4:	str	r0, [r4, #20]
   1b7c8:	mov	r0, r8
   1b7cc:	sub	sp, fp, #28
   1b7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7d4:	ldr	r2, [r7]
   1b7d8:	movw	r0, #2776	; 0xad8
   1b7dc:	movt	r0, #3
   1b7e0:	ldr	r0, [r0]
   1b7e4:	movw	r1, #63981	; 0xf9ed
   1b7e8:	movt	r1, #1
   1b7ec:	mov	r3, r8
   1b7f0:	bl	11874 <fprintf@plt>
   1b7f4:	b	1b6f8 <argp_failure@@Base+0x23fc>
   1b7f8:	ldr	r2, [r7]
   1b7fc:	movw	r0, #2776	; 0xad8
   1b800:	movt	r0, #3
   1b804:	ldr	r0, [r0]
   1b808:	movw	r1, #63981	; 0xf9ed
   1b80c:	movt	r1, #1
   1b810:	mov	r3, r8
   1b814:	bl	11874 <fprintf@plt>
   1b818:	b	1b724 <argp_failure@@Base+0x2428>
   1b81c:	push	{r4, r5, fp, lr}
   1b820:	add	fp, sp, #8
   1b824:	mov	r4, r1
   1b828:	mov	r5, r0
   1b82c:	ldr	r0, [r1]
   1b830:	cmp	r0, #0
   1b834:	moveq	r0, #1
   1b838:	streq	r0, [r4]
   1b83c:	mov	r0, #0
   1b840:	str	r0, [r4, #20]
   1b844:	ldr	r1, [r4]
   1b848:	str	r1, [r4, #28]
   1b84c:	str	r1, [r4, #32]
   1b850:	ldrb	r1, [r5]
   1b854:	cmp	r1, #43	; 0x2b
   1b858:	beq	1b868 <argp_failure@@Base+0x256c>
   1b85c:	cmp	r1, #45	; 0x2d
   1b860:	bne	1b874 <argp_failure@@Base+0x2578>
   1b864:	mov	r0, #2
   1b868:	str	r0, [r4, #24]
   1b86c:	add	r5, r5, #1
   1b870:	b	1b898 <argp_failure@@Base+0x259c>
   1b874:	cmp	r2, #0
   1b878:	bne	1b890 <argp_failure@@Base+0x2594>
   1b87c:	movw	r0, #64026	; 0xfa1a
   1b880:	movt	r0, #1
   1b884:	bl	117d8 <getenv@plt>
   1b888:	cmp	r0, #0
   1b88c:	beq	1b8a8 <argp_failure@@Base+0x25ac>
   1b890:	mov	r0, #0
   1b894:	str	r0, [r4, #24]
   1b898:	mov	r0, #1
   1b89c:	str	r0, [r4, #16]
   1b8a0:	mov	r0, r5
   1b8a4:	pop	{r4, r5, fp, pc}
   1b8a8:	mov	r0, #1
   1b8ac:	b	1b894 <argp_failure@@Base+0x2598>
   1b8b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b8b4:	add	fp, sp, #28
   1b8b8:	sub	sp, sp, #8
   1b8bc:	ldr	r2, [r1]
   1b8c0:	ldr	r3, [r1, #28]
   1b8c4:	str	r3, [sp, #4]
   1b8c8:	ldr	lr, [r1, #32]
   1b8cc:	str	r2, [sp]
   1b8d0:	cmp	r2, lr
   1b8d4:	ble	1b96c <argp_failure@@Base+0x2670>
   1b8d8:	ldr	r2, [sp, #4]
   1b8dc:	cmp	r2, lr
   1b8e0:	bge	1b96c <argp_failure@@Base+0x2670>
   1b8e4:	add	r8, r0, lr, lsl #2
   1b8e8:	ldm	sp, {r9, sl}
   1b8ec:	sub	r7, lr, sl
   1b8f0:	sub	r5, r9, lr
   1b8f4:	cmp	r5, r7
   1b8f8:	ble	1b930 <argp_failure@@Base+0x2634>
   1b8fc:	cmp	r7, #1
   1b900:	blt	1b928 <argp_failure@@Base+0x262c>
   1b904:	add	r2, r0, sl, lsl #2
   1b908:	add	r5, r0, r9, lsl #2
   1b90c:	mov	r6, r7
   1b910:	ldr	r4, [r5, -r6, lsl #2]
   1b914:	ldr	ip, [r2]
   1b918:	str	r4, [r2], #4
   1b91c:	str	ip, [r5, -r6, lsl #2]
   1b920:	subs	r6, r6, #1
   1b924:	bne	1b910 <argp_failure@@Base+0x2614>
   1b928:	sub	r9, r9, r7
   1b92c:	b	1b960 <argp_failure@@Base+0x2664>
   1b930:	cmp	r5, #1
   1b934:	blt	1b95c <argp_failure@@Base+0x2660>
   1b938:	add	r7, r0, sl, lsl #2
   1b93c:	mov	r2, r8
   1b940:	mov	r6, r5
   1b944:	ldr	r4, [r7]
   1b948:	ldr	r3, [r2]
   1b94c:	str	r3, [r7], #4
   1b950:	str	r4, [r2], #4
   1b954:	subs	r6, r6, #1
   1b958:	bne	1b944 <argp_failure@@Base+0x2648>
   1b95c:	add	sl, sl, r5
   1b960:	cmp	r9, lr
   1b964:	cmpgt	lr, sl
   1b968:	bgt	1b8ec <argp_failure@@Base+0x25f0>
   1b96c:	ldr	r0, [sp, #4]
   1b970:	sub	r0, r0, lr
   1b974:	ldr	r2, [sp]
   1b978:	add	r0, r0, r2
   1b97c:	str	r0, [r1, #28]
   1b980:	str	r2, [r1, #32]
   1b984:	sub	sp, fp, #28
   1b988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b98c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b990:	add	fp, sp, #28
   1b994:	sub	sp, sp, #36	; 0x24
   1b998:	mov	r6, r3
   1b99c:	str	r1, [sp, #12]
   1b9a0:	stmib	sp, {r0, r2}
   1b9a4:	ldr	r1, [fp, #16]
   1b9a8:	ldr	sl, [r1, #20]
   1b9ac:	mov	r5, sl
   1b9b0:	b	1b9b8 <argp_failure@@Base+0x26bc>
   1b9b4:	add	r5, r5, #1
   1b9b8:	ldrb	r0, [r5]
   1b9bc:	cmp	r0, #0
   1b9c0:	cmpne	r0, #61	; 0x3d
   1b9c4:	bne	1b9b4 <argp_failure@@Base+0x26b8>
   1b9c8:	ldr	r0, [r1, #20]
   1b9cc:	sub	r8, r5, r0
   1b9d0:	ldr	r9, [r6]
   1b9d4:	mov	r0, #0
   1b9d8:	str	r0, [sp, #32]
   1b9dc:	cmp	r9, #0
   1b9e0:	mov	r4, #0
   1b9e4:	beq	1ba28 <argp_failure@@Base+0x272c>
   1b9e8:	mov	r4, #0
   1b9ec:	mov	r7, r6
   1b9f0:	mov	r0, r9
   1b9f4:	mov	r1, sl
   1b9f8:	mov	r2, r8
   1b9fc:	bl	119d0 <strncmp@plt>
   1ba00:	cmp	r0, #0
   1ba04:	bne	1ba18 <argp_failure@@Base+0x271c>
   1ba08:	mov	r0, r9
   1ba0c:	bl	1185c <strlen@plt>
   1ba10:	cmp	r8, r0
   1ba14:	beq	1bcb8 <argp_failure@@Base+0x29bc>
   1ba18:	add	r4, r4, #1
   1ba1c:	ldr	r9, [r7, #16]!
   1ba20:	cmp	r9, #0
   1ba24:	bne	1b9f0 <argp_failure@@Base+0x26f4>
   1ba28:	ldr	r0, [r6]
   1ba2c:	cmp	r0, #0
   1ba30:	beq	1bbc0 <argp_failure@@Base+0x28c4>
   1ba34:	mov	sl, #0
   1ba38:	mvn	r1, #0
   1ba3c:	str	r1, [sp, #20]
   1ba40:	mov	r1, #0
   1ba44:	str	r1, [sp, #28]
   1ba48:	mov	r1, #0
   1ba4c:	str	r1, [sp, #16]
   1ba50:	mov	r1, #0
   1ba54:	str	r1, [sp, #24]
   1ba58:	mov	r9, #0
   1ba5c:	mov	r1, #0
   1ba60:	str	r1, [sp, #32]
   1ba64:	ldr	r7, [fp, #16]
   1ba68:	b	1bb90 <argp_failure@@Base+0x2894>
   1ba6c:	ldr	r0, [sp, #32]
   1ba70:	cmp	r0, #0
   1ba74:	beq	1bb24 <argp_failure@@Base+0x2828>
   1ba78:	ldr	r0, [fp, #12]
   1ba7c:	cmp	r0, #0
   1ba80:	bne	1bab0 <argp_failure@@Base+0x27b4>
   1ba84:	add	r0, r6, r9, lsl #4
   1ba88:	ldr	r1, [r0, #4]
   1ba8c:	ldr	r2, [sp, #32]
   1ba90:	ldr	r2, [r2, #4]
   1ba94:	cmp	r2, r1
   1ba98:	bne	1bab0 <argp_failure@@Base+0x27b4>
   1ba9c:	ldr	r1, [r0, #8]
   1baa0:	ldr	r2, [sp, #32]
   1baa4:	ldr	r2, [r2, #8]
   1baa8:	cmp	r2, r1
   1baac:	beq	1bb58 <argp_failure@@Base+0x285c>
   1bab0:	ldr	r0, [sp, #28]
   1bab4:	cmp	r0, #0
   1bab8:	bne	1bba4 <argp_failure@@Base+0x28a8>
   1babc:	ldr	r0, [fp, #20]
   1bac0:	cmp	r0, #0
   1bac4:	beq	1bb34 <argp_failure@@Base+0x2838>
   1bac8:	mov	r0, #0
   1bacc:	str	r0, [sp, #28]
   1bad0:	ldr	r0, [sp, #24]
   1bad4:	cmp	r0, #0
   1bad8:	bne	1bb48 <argp_failure@@Base+0x284c>
   1badc:	mov	r0, r4
   1bae0:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1bae4:	cmp	r0, #0
   1bae8:	beq	1bb7c <argp_failure@@Base+0x2880>
   1baec:	mov	r1, #0
   1baf0:	str	r1, [sp, #28]
   1baf4:	str	r0, [sp, #24]
   1baf8:	ldr	r0, [sp, #24]
   1bafc:	mov	r1, #0
   1bb00:	mov	r2, r4
   1bb04:	bl	118b0 <memset@plt>
   1bb08:	ldr	r0, [sp, #24]
   1bb0c:	mov	r2, #1
   1bb10:	mov	r1, #1
   1bb14:	str	r1, [sp, #16]
   1bb18:	ldr	r1, [sp, #20]
   1bb1c:	strb	r2, [r0, r1]
   1bb20:	b	1bb48 <argp_failure@@Base+0x284c>
   1bb24:	add	r0, r6, sl
   1bb28:	str	r0, [sp, #32]
   1bb2c:	str	r9, [sp, #20]
   1bb30:	b	1bba4 <argp_failure@@Base+0x28a8>
   1bb34:	mov	r0, #1
   1bb38:	str	r0, [sp, #28]
   1bb3c:	ldr	r0, [sp, #24]
   1bb40:	cmp	r0, #0
   1bb44:	beq	1bb84 <argp_failure@@Base+0x2888>
   1bb48:	str	r0, [sp, #24]
   1bb4c:	mov	r1, #1
   1bb50:	strb	r1, [r0, r9]
   1bb54:	b	1bba4 <argp_failure@@Base+0x28a8>
   1bb58:	ldr	r1, [sp, #28]
   1bb5c:	cmp	r1, #0
   1bb60:	bne	1bba4 <argp_failure@@Base+0x28a8>
   1bb64:	ldr	r0, [r0, #12]
   1bb68:	ldr	r1, [sp, #32]
   1bb6c:	ldr	r1, [r1, #12]
   1bb70:	cmp	r1, r0
   1bb74:	bne	1babc <argp_failure@@Base+0x27c0>
   1bb78:	b	1bba4 <argp_failure@@Base+0x28a8>
   1bb7c:	mov	r0, #1
   1bb80:	str	r0, [sp, #28]
   1bb84:	mov	r0, #0
   1bb88:	str	r0, [sp, #24]
   1bb8c:	b	1bba4 <argp_failure@@Base+0x28a8>
   1bb90:	ldr	r1, [r7, #20]
   1bb94:	mov	r2, r8
   1bb98:	bl	119d0 <strncmp@plt>
   1bb9c:	cmp	r0, #0
   1bba0:	beq	1ba6c <argp_failure@@Base+0x2770>
   1bba4:	add	r0, r6, r9, lsl #4
   1bba8:	ldr	r0, [r0, #16]
   1bbac:	add	sl, sl, #16
   1bbb0:	add	r9, r9, #1
   1bbb4:	cmp	r0, #0
   1bbb8:	bne	1bb90 <argp_failure@@Base+0x2894>
   1bbbc:	b	1bbe4 <argp_failure@@Base+0x28e8>
   1bbc0:	mvn	r0, #0
   1bbc4:	str	r0, [sp, #20]
   1bbc8:	mov	r0, #0
   1bbcc:	str	r0, [sp, #24]
   1bbd0:	mov	r0, #0
   1bbd4:	str	r0, [sp, #16]
   1bbd8:	mov	r0, #0
   1bbdc:	str	r0, [sp, #28]
   1bbe0:	ldr	r7, [fp, #16]
   1bbe4:	ldr	r0, [sp, #24]
   1bbe8:	cmp	r0, #0
   1bbec:	ldreq	r0, [sp, #28]
   1bbf0:	cmpeq	r0, #0
   1bbf4:	beq	1bc38 <argp_failure@@Base+0x293c>
   1bbf8:	ldr	r0, [fp, #20]
   1bbfc:	cmp	r0, #0
   1bc00:	bne	1bda4 <argp_failure@@Base+0x2aa8>
   1bc04:	ldr	r0, [sp, #16]
   1bc08:	cmp	r0, #0
   1bc0c:	beq	1bc18 <argp_failure@@Base+0x291c>
   1bc10:	ldr	r0, [sp, #24]
   1bc14:	bl	17d24 <argp_usage@@Base+0x18c>
   1bc18:	ldr	r4, [r7, #20]
   1bc1c:	mov	r0, r4
   1bc20:	bl	1185c <strlen@plt>
   1bc24:	mov	r1, #0
   1bc28:	str	r1, [r7, #8]
   1bc2c:	add	r0, r4, r0
   1bc30:	str	r0, [r7, #20]
   1bc34:	b	1bca0 <argp_failure@@Base+0x29a4>
   1bc38:	ldr	r0, [sp, #32]
   1bc3c:	cmp	r0, #0
   1bc40:	bne	1bcc4 <argp_failure@@Base+0x29c8>
   1bc44:	ldr	r0, [fp, #12]
   1bc48:	cmp	r0, #0
   1bc4c:	beq	1bc88 <argp_failure@@Base+0x298c>
   1bc50:	ldr	r0, [r7]
   1bc54:	ldr	r1, [sp, #12]
   1bc58:	ldr	r0, [r1, r0, lsl #2]
   1bc5c:	ldrb	r0, [r0, #1]
   1bc60:	cmp	r0, #45	; 0x2d
   1bc64:	beq	1bc88 <argp_failure@@Base+0x298c>
   1bc68:	ldr	r0, [r7, #20]
   1bc6c:	ldrb	r1, [r0]
   1bc70:	ldr	r0, [sp, #8]
   1bc74:	bl	11868 <strchr@plt>
   1bc78:	mov	r1, r0
   1bc7c:	mvn	r0, #0
   1bc80:	cmp	r1, #0
   1bc84:	bne	1bd58 <argp_failure@@Base+0x2a5c>
   1bc88:	ldr	r0, [fp, #20]
   1bc8c:	cmp	r0, #0
   1bc90:	bne	1be74 <argp_failure@@Base+0x2b78>
   1bc94:	mov	r0, #0
   1bc98:	str	r0, [r7, #20]
   1bc9c:	str	r0, [r7, #8]
   1bca0:	ldr	r0, [r7]
   1bca4:	add	r0, r0, #1
   1bca8:	str	r0, [r7]
   1bcac:	mov	r0, #63	; 0x3f
   1bcb0:	sub	sp, fp, #28
   1bcb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcb8:	str	r4, [sp, #20]
   1bcbc:	mov	r0, r7
   1bcc0:	ldr	r7, [fp, #16]
   1bcc4:	mov	r2, r0
   1bcc8:	mov	r0, #0
   1bccc:	str	r0, [r7, #20]
   1bcd0:	ldr	r1, [r7]
   1bcd4:	add	r0, r1, #1
   1bcd8:	str	r0, [r7]
   1bcdc:	mov	r4, r2
   1bce0:	ldr	r2, [r2, #4]
   1bce4:	ldrb	r3, [r5]
   1bce8:	cmp	r3, #0
   1bcec:	beq	1bd04 <argp_failure@@Base+0x2a08>
   1bcf0:	cmp	r2, #0
   1bcf4:	beq	1bd60 <argp_failure@@Base+0x2a64>
   1bcf8:	add	r0, r5, #1
   1bcfc:	str	r0, [r7, #12]
   1bd00:	b	1bd2c <argp_failure@@Base+0x2a30>
   1bd04:	cmp	r2, #1
   1bd08:	bne	1bd2c <argp_failure@@Base+0x2a30>
   1bd0c:	ldr	r2, [sp, #4]
   1bd10:	cmp	r0, r2
   1bd14:	bge	1bd78 <argp_failure@@Base+0x2a7c>
   1bd18:	add	r1, r1, #2
   1bd1c:	str	r1, [r7]
   1bd20:	ldr	r1, [sp, #12]
   1bd24:	ldr	r0, [r1, r0, lsl #2]
   1bd28:	b	1bcfc <argp_failure@@Base+0x2a00>
   1bd2c:	ldr	r0, [fp, #8]
   1bd30:	cmp	r0, #0
   1bd34:	ldrne	r1, [sp, #20]
   1bd38:	strne	r1, [r0]
   1bd3c:	ldr	r1, [r4, #8]
   1bd40:	ldr	r0, [r4, #12]
   1bd44:	cmp	r1, #0
   1bd48:	strne	r0, [r1]
   1bd4c:	movne	r0, #0
   1bd50:	subne	sp, fp, #28
   1bd54:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd58:	sub	sp, fp, #28
   1bd5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd60:	ldr	r0, [fp, #20]
   1bd64:	cmp	r0, #0
   1bd68:	bne	1bea4 <argp_failure@@Base+0x2ba8>
   1bd6c:	ldr	r0, [r4, #12]
   1bd70:	str	r0, [r7, #8]
   1bd74:	b	1bcac <argp_failure@@Base+0x29b0>
   1bd78:	ldr	r0, [fp, #20]
   1bd7c:	cmp	r0, #0
   1bd80:	bne	1bed4 <argp_failure@@Base+0x2bd8>
   1bd84:	ldr	r0, [r4, #12]
   1bd88:	str	r0, [r7, #8]
   1bd8c:	ldr	r0, [sp, #8]
   1bd90:	ldrb	r0, [r0]
   1bd94:	cmp	r0, #58	; 0x3a
   1bd98:	movwne	r0, #63	; 0x3f
   1bd9c:	sub	sp, fp, #28
   1bda0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bda4:	movw	r5, #2776	; 0xad8
   1bda8:	movt	r5, #3
   1bdac:	ldr	r0, [r5]
   1bdb0:	ldr	r1, [sp, #28]
   1bdb4:	cmp	r1, #0
   1bdb8:	beq	1bde0 <argp_failure@@Base+0x2ae4>
   1bdbc:	ldr	r1, [sp, #12]
   1bdc0:	ldr	r2, [r1]
   1bdc4:	ldr	r1, [r7, #20]
   1bdc8:	str	r1, [sp]
   1bdcc:	movw	r1, #64042	; 0xfa2a
   1bdd0:	movt	r1, #1
   1bdd4:	ldr	r3, [fp, #24]
   1bdd8:	bl	11874 <fprintf@plt>
   1bddc:	b	1bc04 <argp_failure@@Base+0x2908>
   1bde0:	bl	1194c <flockfile@plt>
   1bde4:	ldr	r0, [sp, #12]
   1bde8:	ldr	r2, [r0]
   1bdec:	ldr	r0, [r5]
   1bdf0:	ldr	r1, [r7, #20]
   1bdf4:	str	r1, [sp]
   1bdf8:	movw	r1, #64074	; 0xfa4a
   1bdfc:	movt	r1, #1
   1be00:	ldr	r9, [fp, #24]
   1be04:	mov	r3, r9
   1be08:	bl	11874 <fprintf@plt>
   1be0c:	cmp	r4, #0
   1be10:	beq	1be58 <argp_failure@@Base+0x2b5c>
   1be14:	movw	r8, #64121	; 0xfa79
   1be18:	movt	r8, #1
   1be1c:	ldr	r7, [sp, #24]
   1be20:	b	1be3c <argp_failure@@Base+0x2b40>
   1be24:	ldr	r3, [r6]
   1be28:	ldr	r0, [r5]
   1be2c:	mov	r1, r8
   1be30:	mov	r2, r9
   1be34:	bl	11874 <fprintf@plt>
   1be38:	b	1be48 <argp_failure@@Base+0x2b4c>
   1be3c:	ldrb	r0, [r7]
   1be40:	cmp	r0, #0
   1be44:	bne	1be24 <argp_failure@@Base+0x2b28>
   1be48:	add	r6, r6, #16
   1be4c:	add	r7, r7, #1
   1be50:	subs	r4, r4, #1
   1be54:	bne	1be3c <argp_failure@@Base+0x2b40>
   1be58:	ldr	r1, [r5]
   1be5c:	mov	r0, #10
   1be60:	bl	11928 <fputc@plt>
   1be64:	ldr	r0, [r5]
   1be68:	bl	11784 <funlockfile@plt>
   1be6c:	ldr	r7, [fp, #16]
   1be70:	b	1bc04 <argp_failure@@Base+0x2908>
   1be74:	ldr	r0, [sp, #12]
   1be78:	ldr	r2, [r0]
   1be7c:	movw	r0, #2776	; 0xad8
   1be80:	movt	r0, #3
   1be84:	ldr	r0, [r0]
   1be88:	ldr	r1, [r7, #20]
   1be8c:	str	r1, [sp]
   1be90:	movw	r1, #64129	; 0xfa81
   1be94:	movt	r1, #1
   1be98:	ldr	r3, [fp, #24]
   1be9c:	bl	11874 <fprintf@plt>
   1bea0:	b	1bc94 <argp_failure@@Base+0x2998>
   1bea4:	ldr	r0, [sp, #12]
   1bea8:	ldr	r2, [r0]
   1beac:	movw	r0, #2776	; 0xad8
   1beb0:	movt	r0, #3
   1beb4:	ldr	r0, [r0]
   1beb8:	ldr	r1, [r4]
   1bebc:	str	r1, [sp]
   1bec0:	movw	r1, #64161	; 0xfaa1
   1bec4:	movt	r1, #1
   1bec8:	ldr	r3, [fp, #24]
   1becc:	bl	11874 <fprintf@plt>
   1bed0:	b	1bd6c <argp_failure@@Base+0x2a70>
   1bed4:	ldr	r0, [sp, #12]
   1bed8:	ldr	r2, [r0]
   1bedc:	movw	r0, #2776	; 0xad8
   1bee0:	movt	r0, #3
   1bee4:	ldr	r0, [r0]
   1bee8:	ldr	r1, [r4]
   1beec:	str	r1, [sp]
   1bef0:	movw	r1, #64206	; 0xface
   1bef4:	movt	r1, #1
   1bef8:	ldr	r3, [fp, #24]
   1befc:	bl	11874 <fprintf@plt>
   1bf00:	b	1bd84 <argp_failure@@Base+0x2a88>
   1bf04:	push	{r4, r5, r6, r7, fp, lr}
   1bf08:	add	fp, sp, #16
   1bf0c:	sub	sp, sp, #16
   1bf10:	movw	r7, #2748	; 0xabc
   1bf14:	movt	r7, #3
   1bf18:	ldr	r4, [r7]
   1bf1c:	movw	r6, #2908	; 0xb5c
   1bf20:	movt	r6, #3
   1bf24:	movw	r5, #2752	; 0xac0
   1bf28:	movt	r5, #3
   1bf2c:	ldr	r5, [r5]
   1bf30:	stm	r6, {r4, r5}
   1bf34:	ldr	r5, [fp, #16]
   1bf38:	str	r5, [sp, #12]
   1bf3c:	str	r6, [sp, #8]
   1bf40:	ldr	r5, [fp, #12]
   1bf44:	str	r5, [sp, #4]
   1bf48:	ldr	r5, [fp, #8]
   1bf4c:	str	r5, [sp]
   1bf50:	bl	1b34c <argp_failure@@Base+0x2050>
   1bf54:	ldr	r1, [r6]
   1bf58:	ldr	r2, [r6, #8]
   1bf5c:	ldr	r3, [r6, #12]
   1bf60:	str	r1, [r7]
   1bf64:	movw	r1, #3004	; 0xbbc
   1bf68:	movt	r1, #3
   1bf6c:	str	r3, [r1]
   1bf70:	movw	r1, #2756	; 0xac4
   1bf74:	movt	r1, #3
   1bf78:	str	r2, [r1]
   1bf7c:	sub	sp, fp, #16
   1bf80:	pop	{r4, r5, r6, r7, fp, pc}
   1bf84:	push	{fp, lr}
   1bf88:	mov	fp, sp
   1bf8c:	sub	sp, sp, #16
   1bf90:	mov	ip, #1
   1bf94:	mov	r3, #0
   1bf98:	str	r3, [sp]
   1bf9c:	stmib	sp, {r3, ip}
   1bfa0:	mov	r3, #0
   1bfa4:	bl	1bf04 <argp_failure@@Base+0x2c08>
   1bfa8:	mov	sp, fp
   1bfac:	pop	{fp, pc}
   1bfb0:	push	{fp, lr}
   1bfb4:	mov	fp, sp
   1bfb8:	bl	11880 <__errno_location@plt>
   1bfbc:	mov	r1, #12
   1bfc0:	str	r1, [r0]
   1bfc4:	mov	r0, #0
   1bfc8:	pop	{fp, pc}
   1bfcc:	b	18d7c <_obstack_memory_used@@Base+0xc38>
   1bfd0:	cmp	r1, #0
   1bfd4:	orreq	r1, r1, #1
   1bfd8:	b	18dac <_obstack_memory_used@@Base+0xc68>
   1bfdc:	b	18d28 <_obstack_memory_used@@Base+0xbe4>
   1bfe0:	clz	r3, r2
   1bfe4:	lsr	ip, r3, #5
   1bfe8:	clz	r3, r1
   1bfec:	lsr	r3, r3, #5
   1bff0:	orrs	r3, r3, ip
   1bff4:	movwne	r1, #1
   1bff8:	movwne	r2, #1
   1bffc:	b	1c000 <argp_failure@@Base+0x2d04>
   1c000:	cmp	r2, #0
   1c004:	beq	1c034 <argp_failure@@Base+0x2d38>
   1c008:	mvn	r3, #0
   1c00c:	udiv	r3, r3, r2
   1c010:	cmp	r3, r1
   1c014:	bcs	1c034 <argp_failure@@Base+0x2d38>
   1c018:	push	{fp, lr}
   1c01c:	mov	fp, sp
   1c020:	bl	11880 <__errno_location@plt>
   1c024:	mov	r1, #12
   1c028:	str	r1, [r0]
   1c02c:	mov	r0, #0
   1c030:	pop	{fp, pc}
   1c034:	mul	r1, r2, r1
   1c038:	b	18dac <_obstack_memory_used@@Base+0xc68>
   1c03c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c040:	add	fp, sp, #24
   1c044:	mov	r8, r3
   1c048:	mov	r6, r2
   1c04c:	mov	r7, r1
   1c050:	mov	r5, r0
   1c054:	mov	r0, #36	; 0x24
   1c058:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1c05c:	mov	r4, r0
   1c060:	cmp	r0, #0
   1c064:	beq	1c0a0 <argp_failure@@Base+0x2da4>
   1c068:	mov	r0, #0
   1c06c:	stm	r4, {r5, r7}
   1c070:	str	r6, [r4, #8]
   1c074:	str	r8, [r4, #12]
   1c078:	str	r0, [r4, #16]
   1c07c:	str	r0, [r4, #20]
   1c080:	mov	r0, #200	; 0xc8
   1c084:	bl	18d7c <_obstack_memory_used@@Base+0xc38>
   1c088:	str	r0, [r4, #24]
   1c08c:	cmp	r0, #0
   1c090:	beq	1c0a8 <argp_failure@@Base+0x2dac>
   1c094:	add	r1, r0, #200	; 0xc8
   1c098:	str	r0, [r4, #28]
   1c09c:	str	r1, [r4, #32]
   1c0a0:	mov	r0, r4
   1c0a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c0a8:	mov	r0, r4
   1c0ac:	bl	17d24 <argp_usage@@Base+0x18c>
   1c0b0:	mov	r4, #0
   1c0b4:	mov	r0, r4
   1c0b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c0bc:	push	{r4, sl, fp, lr}
   1c0c0:	add	fp, sp, #8
   1c0c4:	mov	r4, r0
   1c0c8:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c0cc:	ldr	r0, [r4, #24]
   1c0d0:	ldr	r1, [r4, #28]
   1c0d4:	cmp	r1, r0
   1c0d8:	bls	1c0ec <argp_failure@@Base+0x2df0>
   1c0dc:	sub	r2, r1, r0
   1c0e0:	ldr	r3, [r4]
   1c0e4:	mov	r1, #1
   1c0e8:	bl	1173c <fwrite_unlocked@plt>
   1c0ec:	ldr	r0, [r4, #24]
   1c0f0:	bl	17d24 <argp_usage@@Base+0x18c>
   1c0f4:	mov	r0, r4
   1c0f8:	pop	{r4, sl, fp, lr}
   1c0fc:	b	17d24 <argp_usage@@Base+0x18c>
   1c100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c104:	add	fp, sp, #28
   1c108:	sub	sp, sp, #12
   1c10c:	mov	r4, r0
   1c110:	ldr	r1, [r0, #16]
   1c114:	ldr	r2, [r0, #24]
   1c118:	ldr	r0, [r0, #28]
   1c11c:	add	r9, r2, r1
   1c120:	cmp	r9, r0
   1c124:	bcs	1c594 <argp_failure@@Base+0x3298>
   1c128:	mov	sl, #0
   1c12c:	ldr	r6, [r4, #20]
   1c130:	cmp	r6, #0
   1c134:	beq	1c184 <argp_failure@@Base+0x2e88>
   1c138:	mov	r8, r9
   1c13c:	ldr	r9, [r4, #28]
   1c140:	sub	r5, r9, r8
   1c144:	mov	r0, r8
   1c148:	mov	r1, #10
   1c14c:	mov	r2, r5
   1c150:	bl	118e0 <memchr@plt>
   1c154:	mov	r7, r0
   1c158:	cmn	r6, #1
   1c15c:	strle	sl, [r4, #20]
   1c160:	ldr	r0, [r4, #20]
   1c164:	cmp	r7, #0
   1c168:	beq	1c1fc <argp_failure@@Base+0x2f00>
   1c16c:	sub	r1, r7, r8
   1c170:	add	r1, r1, r0
   1c174:	ldr	r2, [r4, #8]
   1c178:	cmp	r1, r2
   1c17c:	bge	1c210 <argp_failure@@Base+0x2f14>
   1c180:	b	1c4f4 <argp_failure@@Base+0x31f8>
   1c184:	ldr	r6, [r4, #4]
   1c188:	cmp	r6, #0
   1c18c:	beq	1c2c0 <argp_failure@@Base+0x2fc4>
   1c190:	add	r1, r0, r6
   1c194:	ldr	r2, [r4, #32]
   1c198:	cmp	r1, r2
   1c19c:	mov	r5, r6
   1c1a0:	bcs	1c1dc <argp_failure@@Base+0x2ee0>
   1c1a4:	add	r8, r9, r6
   1c1a8:	sub	r2, r0, r9
   1c1ac:	mov	r0, r8
   1c1b0:	mov	r1, r9
   1c1b4:	bl	116e8 <memmove@plt>
   1c1b8:	ldr	r0, [r4, #28]
   1c1bc:	add	r0, r0, r6
   1c1c0:	str	r0, [r4, #28]
   1c1c4:	mov	r0, r9
   1c1c8:	mov	r1, #32
   1c1cc:	mov	r2, r6
   1c1d0:	bl	118b0 <memset@plt>
   1c1d4:	str	r6, [r4, #20]
   1c1d8:	b	1c13c <argp_failure@@Base+0x2e40>
   1c1dc:	ldr	r1, [r4]
   1c1e0:	mov	r0, #32
   1c1e4:	bl	11a00 <putc_unlocked@plt>
   1c1e8:	subs	r5, r5, #1
   1c1ec:	bne	1c1dc <argp_failure@@Base+0x2ee0>
   1c1f0:	mov	r8, r9
   1c1f4:	str	r6, [r4, #20]
   1c1f8:	b	1c13c <argp_failure@@Base+0x2e40>
   1c1fc:	add	r1, r0, r5
   1c200:	ldr	r2, [r4, #8]
   1c204:	cmp	r1, r2
   1c208:	mov	r7, r9
   1c20c:	bcc	1c574 <argp_failure@@Base+0x3278>
   1c210:	str	r5, [sp, #8]
   1c214:	ldr	r5, [r4, #8]
   1c218:	ldr	r6, [r4, #12]
   1c21c:	cmn	r6, #1
   1c220:	ble	1c270 <argp_failure@@Base+0x2f74>
   1c224:	str	r9, [sp, #4]
   1c228:	sub	sl, r5, r0
   1c22c:	add	r9, r8, sl
   1c230:	mov	r0, #0
   1c234:	cmp	sl, #0
   1c238:	str	r6, [sp]
   1c23c:	blt	1c2b8 <argp_failure@@Base+0x2fbc>
   1c240:	bl	11838 <__ctype_b_loc@plt>
   1c244:	ldr	r0, [r0]
   1c248:	mov	r5, r9
   1c24c:	ldrb	r1, [r5]
   1c250:	ldrb	r1, [r0, r1, lsl #1]
   1c254:	tst	r1, #1
   1c258:	bne	1c2c8 <argp_failure@@Base+0x2fcc>
   1c25c:	sub	r5, r5, #1
   1c260:	cmp	r5, r8
   1c264:	bcs	1c24c <argp_failure@@Base+0x2f50>
   1c268:	mov	r0, #0
   1c26c:	b	1c2cc <argp_failure@@Base+0x2fd0>
   1c270:	sub	r6, r5, #1
   1c274:	cmp	r7, r9
   1c278:	bcs	1c57c <argp_failure@@Base+0x3280>
   1c27c:	sub	r2, r9, r7
   1c280:	sub	r0, r6, r0
   1c284:	add	r0, r8, r0
   1c288:	mov	r1, r7
   1c28c:	bl	116e8 <memmove@plt>
   1c290:	ldr	r0, [r4, #20]
   1c294:	ldr	r1, [r4, #28]
   1c298:	str	sl, [r4, #20]
   1c29c:	sub	r0, r6, r0
   1c2a0:	add	r0, r8, r0
   1c2a4:	sub	r0, r7, r0
   1c2a8:	add	r0, r1, r0
   1c2ac:	str	r0, [r4, #28]
   1c2b0:	add	r9, r8, r5
   1c2b4:	b	1c564 <argp_failure@@Base+0x3268>
   1c2b8:	mov	r5, r9
   1c2bc:	b	1c2cc <argp_failure@@Base+0x2fd0>
   1c2c0:	ldr	r6, [r4, #20]
   1c2c4:	b	1c138 <argp_failure@@Base+0x2e3c>
   1c2c8:	mov	r0, #1
   1c2cc:	add	r6, r5, #1
   1c2d0:	cmp	r6, r8
   1c2d4:	bls	1c318 <argp_failure@@Base+0x301c>
   1c2d8:	cmp	r0, #0
   1c2dc:	beq	1c384 <argp_failure@@Base+0x3088>
   1c2e0:	sub	r1, r5, #1
   1c2e4:	mov	r7, #32
   1c2e8:	mov	sl, #0
   1c2ec:	mov	r5, r1
   1c2f0:	cmp	r1, r8
   1c2f4:	bcc	1c38c <argp_failure@@Base+0x3090>
   1c2f8:	bl	11838 <__ctype_b_loc@plt>
   1c2fc:	mov	r1, r5
   1c300:	ldrb	r2, [r1], #-1
   1c304:	ldr	r0, [r0]
   1c308:	ldrb	r0, [r0, r2, lsl #1]
   1c30c:	tst	r0, #1
   1c310:	bne	1c2ec <argp_failure@@Base+0x2ff0>
   1c314:	b	1c38c <argp_failure@@Base+0x3090>
   1c318:	cmp	r9, r7
   1c31c:	ldr	r5, [sp, #8]
   1c320:	bcs	1c354 <argp_failure@@Base+0x3058>
   1c324:	add	r0, r8, sl
   1c328:	add	r1, r0, #1
   1c32c:	mov	r9, r1
   1c330:	cmp	r1, r7
   1c334:	bcs	1c354 <argp_failure@@Base+0x3058>
   1c338:	bl	11838 <__ctype_b_loc@plt>
   1c33c:	mov	r1, r9
   1c340:	ldrb	r2, [r1], #1
   1c344:	ldr	r0, [r0]
   1c348:	ldrb	r0, [r0, r2, lsl #1]
   1c34c:	tst	r0, #1
   1c350:	beq	1c32c <argp_failure@@Base+0x3030>
   1c354:	cmp	r9, r7
   1c358:	beq	1c4f0 <argp_failure@@Base+0x31f4>
   1c35c:	bl	11838 <__ctype_b_loc@plt>
   1c360:	ldr	r0, [r0]
   1c364:	mov	r6, r9
   1c368:	mov	r7, #32
   1c36c:	mov	sl, #0
   1c370:	ldrb	r1, [r6, #1]!
   1c374:	ldrb	r1, [r0, r1, lsl #1]
   1c378:	tst	r1, #1
   1c37c:	bne	1c370 <argp_failure@@Base+0x3074>
   1c380:	b	1c394 <argp_failure@@Base+0x3098>
   1c384:	mov	r7, #32
   1c388:	mov	sl, #0
   1c38c:	add	r9, r5, #1
   1c390:	ldr	r5, [sp, #8]
   1c394:	ldr	r1, [sp, #4]
   1c398:	add	r0, r1, #1
   1c39c:	cmp	r6, r0
   1c3a0:	beq	1c3c4 <argp_failure@@Base+0x30c8>
   1c3a4:	cmp	r1, r6
   1c3a8:	bls	1c43c <argp_failure@@Base+0x3140>
   1c3ac:	add	r0, r9, #1
   1c3b0:	sub	r0, r6, r0
   1c3b4:	ldr	r1, [sp]
   1c3b8:	cmp	r0, r1
   1c3bc:	blt	1c3e0 <argp_failure@@Base+0x30e4>
   1c3c0:	b	1c43c <argp_failure@@Base+0x3140>
   1c3c4:	cmp	r1, r6
   1c3c8:	bls	1c43c <argp_failure@@Base+0x3140>
   1c3cc:	ldr	r0, [r4, #32]
   1c3d0:	sub	r0, r0, r9
   1c3d4:	ldr	r1, [sp]
   1c3d8:	cmp	r0, r1
   1c3dc:	bgt	1c43c <argp_failure@@Base+0x3140>
   1c3e0:	ldr	r0, [r4, #32]
   1c3e4:	ldr	r2, [sp, #4]
   1c3e8:	sub	r0, r0, r2
   1c3ec:	ldr	r3, [sp]
   1c3f0:	add	r1, r3, #1
   1c3f4:	cmp	r0, r1
   1c3f8:	ble	1c448 <argp_failure@@Base+0x314c>
   1c3fc:	sub	sl, r2, r6
   1c400:	add	r5, r9, #1
   1c404:	add	r0, r5, r3
   1c408:	mov	r1, r6
   1c40c:	mov	r2, sl
   1c410:	bl	116e8 <memmove@plt>
   1c414:	ldr	r0, [r4, #12]
   1c418:	mov	r1, #10
   1c41c:	strb	r1, [r9]
   1c420:	add	r6, r5, r0
   1c424:	add	r0, r6, sl
   1c428:	mov	sl, #0
   1c42c:	sub	r0, r0, r8
   1c430:	mov	r9, r5
   1c434:	mov	r5, r0
   1c438:	b	1c480 <argp_failure@@Base+0x3184>
   1c43c:	mov	r0, #10
   1c440:	strb	r0, [r9], #1
   1c444:	b	1c480 <argp_failure@@Base+0x3184>
   1c448:	ldr	r0, [r4, #24]
   1c44c:	cmp	r9, r0
   1c450:	bls	1c464 <argp_failure@@Base+0x3168>
   1c454:	sub	r2, r9, r0
   1c458:	ldr	r3, [r4]
   1c45c:	mov	r1, #1
   1c460:	bl	1173c <fwrite_unlocked@plt>
   1c464:	ldr	r1, [r4]
   1c468:	mov	r0, #10
   1c46c:	bl	11a00 <putc_unlocked@plt>
   1c470:	ldr	r9, [r4, #24]
   1c474:	ldr	r0, [sp, #4]
   1c478:	sub	r5, r0, r9
   1c47c:	mov	r8, r9
   1c480:	sub	r1, r6, r9
   1c484:	ldr	r0, [r4, #12]
   1c488:	cmp	r1, r0
   1c48c:	bge	1c504 <argp_failure@@Base+0x3208>
   1c490:	add	r1, r8, r5
   1c494:	add	r1, r1, #1
   1c498:	cmp	r6, r1
   1c49c:	bne	1c4b0 <argp_failure@@Base+0x31b4>
   1c4a0:	ldr	r1, [r4, #32]
   1c4a4:	sub	r1, r1, r6
   1c4a8:	cmp	r1, r0
   1c4ac:	bge	1c500 <argp_failure@@Base+0x3204>
   1c4b0:	ldr	r0, [r4, #12]
   1c4b4:	cmp	r0, #1
   1c4b8:	blt	1c528 <argp_failure@@Base+0x322c>
   1c4bc:	mov	r7, r5
   1c4c0:	mov	r5, #0
   1c4c4:	ldr	r1, [r4]
   1c4c8:	mov	r0, #32
   1c4cc:	bl	11a00 <putc_unlocked@plt>
   1c4d0:	add	r5, r5, #1
   1c4d4:	ldr	r0, [r4, #12]
   1c4d8:	cmp	r5, r0
   1c4dc:	blt	1c4c4 <argp_failure@@Base+0x31c8>
   1c4e0:	mov	r5, r7
   1c4e4:	cmp	r9, r6
   1c4e8:	bcc	1c530 <argp_failure@@Base+0x3234>
   1c4ec:	b	1c544 <argp_failure@@Base+0x3248>
   1c4f0:	mov	sl, #0
   1c4f4:	str	sl, [r4, #20]
   1c4f8:	add	r9, r7, #1
   1c4fc:	b	1c564 <argp_failure@@Base+0x3268>
   1c500:	ldr	r0, [r4, #12]
   1c504:	cmp	r0, #1
   1c508:	blt	1c528 <argp_failure@@Base+0x322c>
   1c50c:	mov	r0, #0
   1c510:	strb	r7, [r9, r0]
   1c514:	add	r0, r0, #1
   1c518:	ldr	r1, [r4, #12]
   1c51c:	cmp	r0, r1
   1c520:	blt	1c510 <argp_failure@@Base+0x3214>
   1c524:	add	r9, r9, r0
   1c528:	cmp	r9, r6
   1c52c:	bcs	1c544 <argp_failure@@Base+0x3248>
   1c530:	add	r0, r8, r5
   1c534:	sub	r2, r0, r6
   1c538:	mov	r0, r9
   1c53c:	mov	r1, r6
   1c540:	bl	116e8 <memmove@plt>
   1c544:	sub	r0, r5, r6
   1c548:	add	r0, r0, r8
   1c54c:	add	r0, r9, r0
   1c550:	str	r0, [r4, #28]
   1c554:	ldr	r0, [r4, #12]
   1c558:	cmp	r0, #0
   1c55c:	mvneq	r0, #0
   1c560:	str	r0, [r4, #20]
   1c564:	ldr	r0, [r4, #28]
   1c568:	cmp	r9, r0
   1c56c:	bcc	1c12c <argp_failure@@Base+0x2e30>
   1c570:	b	1c594 <argp_failure@@Base+0x3298>
   1c574:	str	r1, [r4, #20]
   1c578:	b	1c594 <argp_failure@@Base+0x3298>
   1c57c:	ldr	r1, [sp, #8]
   1c580:	add	r0, r0, r1
   1c584:	str	r0, [r4, #20]
   1c588:	sub	r0, r6, r0
   1c58c:	add	r0, r9, r0
   1c590:	str	r0, [r4, #28]
   1c594:	ldr	r0, [r4, #24]
   1c598:	ldr	r1, [r4, #28]
   1c59c:	sub	r0, r1, r0
   1c5a0:	str	r0, [r4, #16]
   1c5a4:	sub	sp, fp, #28
   1c5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c5ac:	push	{r4, r5, r6, sl, fp, lr}
   1c5b0:	add	fp, sp, #16
   1c5b4:	mov	r6, r1
   1c5b8:	mov	r4, r0
   1c5bc:	ldr	r0, [r0, #28]
   1c5c0:	ldr	r1, [r4, #32]
   1c5c4:	sub	r0, r1, r0
   1c5c8:	mov	r5, #1
   1c5cc:	cmp	r0, r6
   1c5d0:	bcs	1c690 <argp_failure@@Base+0x3394>
   1c5d4:	mov	r0, r4
   1c5d8:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c5dc:	ldr	r3, [r4]
   1c5e0:	ldr	r0, [r4, #24]
   1c5e4:	ldr	r1, [r4, #28]
   1c5e8:	sub	r2, r1, r0
   1c5ec:	mov	r5, #1
   1c5f0:	mov	r1, #1
   1c5f4:	bl	1173c <fwrite_unlocked@plt>
   1c5f8:	mov	r1, r0
   1c5fc:	ldr	r0, [r4, #24]
   1c600:	ldr	r2, [r4, #28]
   1c604:	sub	r3, r2, r0
   1c608:	cmp	r1, r3
   1c60c:	bne	1c65c <argp_failure@@Base+0x3360>
   1c610:	mov	r1, #0
   1c614:	str	r1, [r4, #16]
   1c618:	str	r0, [r4, #28]
   1c61c:	ldr	r1, [r4, #32]
   1c620:	sub	r1, r1, r0
   1c624:	cmp	r1, r6
   1c628:	bcs	1c690 <argp_failure@@Base+0x3394>
   1c62c:	adds	r6, r1, r6
   1c630:	bcs	1c680 <argp_failure@@Base+0x3384>
   1c634:	mov	r1, r6
   1c638:	bl	18dac <_obstack_memory_used@@Base+0xc68>
   1c63c:	cmp	r0, #0
   1c640:	beq	1c680 <argp_failure@@Base+0x3384>
   1c644:	add	r1, r0, r6
   1c648:	str	r0, [r4, #24]
   1c64c:	str	r0, [r4, #28]
   1c650:	str	r1, [r4, #32]
   1c654:	mov	r0, r5
   1c658:	pop	{r4, r5, r6, sl, fp, pc}
   1c65c:	sub	r2, r2, r1
   1c660:	str	r2, [r4, #28]
   1c664:	ldr	r3, [r4, #16]
   1c668:	sub	r3, r3, r1
   1c66c:	str	r3, [r4, #16]
   1c670:	add	r1, r0, r1
   1c674:	sub	r2, r2, r0
   1c678:	bl	116e8 <memmove@plt>
   1c67c:	b	1c68c <argp_failure@@Base+0x3390>
   1c680:	bl	11880 <__errno_location@plt>
   1c684:	mov	r1, #12
   1c688:	str	r1, [r0]
   1c68c:	mov	r5, #0
   1c690:	mov	r0, r5
   1c694:	pop	{r4, r5, r6, sl, fp, pc}
   1c698:	sub	sp, sp, #8
   1c69c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c6a0:	add	fp, sp, #24
   1c6a4:	sub	sp, sp, #8
   1c6a8:	mov	r8, r1
   1c6ac:	mov	r4, r0
   1c6b0:	str	r3, [fp, #12]
   1c6b4:	str	r2, [fp, #8]
   1c6b8:	mov	r6, #150	; 0x96
   1c6bc:	add	r7, fp, #8
   1c6c0:	mov	r0, r4
   1c6c4:	mov	r1, r6
   1c6c8:	bl	1c5ac <argp_failure@@Base+0x32b0>
   1c6cc:	cmp	r0, #0
   1c6d0:	beq	1c710 <argp_failure@@Base+0x3414>
   1c6d4:	str	r7, [sp, #4]
   1c6d8:	ldr	r0, [r4, #28]
   1c6dc:	ldr	r1, [r4, #32]
   1c6e0:	sub	r5, r1, r0
   1c6e4:	mov	r1, r5
   1c6e8:	mov	r2, r8
   1c6ec:	mov	r3, r7
   1c6f0:	bl	11958 <vsnprintf@plt>
   1c6f4:	cmp	r0, r5
   1c6f8:	addcs	r6, r0, #1
   1c6fc:	bcs	1c6c0 <argp_failure@@Base+0x33c4>
   1c700:	ldr	r1, [r4, #28]
   1c704:	add	r1, r1, r0
   1c708:	str	r1, [r4, #28]
   1c70c:	b	1c714 <argp_failure@@Base+0x3418>
   1c710:	mvn	r0, #0
   1c714:	sub	sp, fp, #24
   1c718:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c71c:	add	sp, sp, #8
   1c720:	bx	lr
   1c724:	push	{r4, r5, r6, sl, fp, lr}
   1c728:	add	fp, sp, #16
   1c72c:	mov	r4, r2
   1c730:	mov	r6, r1
   1c734:	mov	r5, r0
   1c738:	ldr	r0, [r0, #28]
   1c73c:	ldr	r1, [r5, #32]
   1c740:	add	r0, r0, r2
   1c744:	cmp	r0, r1
   1c748:	bls	1c768 <argp_failure@@Base+0x346c>
   1c74c:	mov	r0, r5
   1c750:	mov	r1, r4
   1c754:	bl	1c5ac <argp_failure@@Base+0x32b0>
   1c758:	cmp	r0, #0
   1c75c:	moveq	r4, #0
   1c760:	moveq	r0, r4
   1c764:	popeq	{r4, r5, r6, sl, fp, pc}
   1c768:	ldr	r0, [r5, #28]
   1c76c:	mov	r1, r6
   1c770:	mov	r2, r4
   1c774:	bl	11730 <memcpy@plt>
   1c778:	ldr	r0, [r5, #28]
   1c77c:	add	r0, r0, r4
   1c780:	str	r0, [r5, #28]
   1c784:	mov	r0, r4
   1c788:	pop	{r4, r5, r6, sl, fp, pc}
   1c78c:	push	{r4, r5, r6, sl, fp, lr}
   1c790:	add	fp, sp, #16
   1c794:	mov	r4, r1
   1c798:	mov	r6, r0
   1c79c:	mov	r0, r1
   1c7a0:	bl	1185c <strlen@plt>
   1c7a4:	cmp	r0, #0
   1c7a8:	moveq	r0, #0
   1c7ac:	popeq	{r4, r5, r6, sl, fp, pc}
   1c7b0:	mov	r5, r0
   1c7b4:	mov	r0, r6
   1c7b8:	mov	r1, r4
   1c7bc:	mov	r2, r5
   1c7c0:	bl	1c724 <argp_failure@@Base+0x3428>
   1c7c4:	subs	r0, r0, r5
   1c7c8:	mvnne	r0, #0
   1c7cc:	pop	{r4, r5, r6, sl, fp, pc}
   1c7d0:	push	{r4, r5, fp, lr}
   1c7d4:	add	fp, sp, #8
   1c7d8:	mov	r4, r1
   1c7dc:	mov	r5, r0
   1c7e0:	ldr	r0, [r0, #28]
   1c7e4:	ldr	r1, [r5, #32]
   1c7e8:	cmp	r0, r1
   1c7ec:	bcc	1c808 <argp_failure@@Base+0x350c>
   1c7f0:	mov	r0, r5
   1c7f4:	mov	r1, #1
   1c7f8:	bl	1c5ac <argp_failure@@Base+0x32b0>
   1c7fc:	cmp	r0, #0
   1c800:	mvneq	r0, #0
   1c804:	popeq	{r4, r5, fp, pc}
   1c808:	ldr	r0, [r5, #28]
   1c80c:	add	r1, r0, #1
   1c810:	str	r1, [r5, #28]
   1c814:	strb	r4, [r0]
   1c818:	uxtb	r0, r4
   1c81c:	pop	{r4, r5, fp, pc}
   1c820:	push	{r4, r5, fp, lr}
   1c824:	add	fp, sp, #8
   1c828:	mov	r4, r1
   1c82c:	mov	r5, r0
   1c830:	ldr	r0, [r0, #16]
   1c834:	ldr	r1, [r5, #24]
   1c838:	ldr	r2, [r5, #28]
   1c83c:	sub	r1, r2, r1
   1c840:	cmp	r1, r0
   1c844:	bls	1c850 <argp_failure@@Base+0x3554>
   1c848:	mov	r0, r5
   1c84c:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c850:	ldr	r0, [r5, #4]
   1c854:	str	r4, [r5, #4]
   1c858:	pop	{r4, r5, fp, pc}
   1c85c:	push	{r4, r5, fp, lr}
   1c860:	add	fp, sp, #8
   1c864:	mov	r4, r1
   1c868:	mov	r5, r0
   1c86c:	ldr	r0, [r0, #16]
   1c870:	ldr	r1, [r5, #24]
   1c874:	ldr	r2, [r5, #28]
   1c878:	sub	r1, r2, r1
   1c87c:	cmp	r1, r0
   1c880:	bls	1c88c <argp_failure@@Base+0x3590>
   1c884:	mov	r0, r5
   1c888:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c88c:	ldr	r0, [r5, #8]
   1c890:	str	r4, [r5, #8]
   1c894:	pop	{r4, r5, fp, pc}
   1c898:	push	{r4, r5, fp, lr}
   1c89c:	add	fp, sp, #8
   1c8a0:	mov	r4, r1
   1c8a4:	mov	r5, r0
   1c8a8:	ldr	r0, [r0, #16]
   1c8ac:	ldr	r1, [r5, #24]
   1c8b0:	ldr	r2, [r5, #28]
   1c8b4:	sub	r1, r2, r1
   1c8b8:	cmp	r1, r0
   1c8bc:	bls	1c8c8 <argp_failure@@Base+0x35cc>
   1c8c0:	mov	r0, r5
   1c8c4:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c8c8:	ldr	r0, [r5, #12]
   1c8cc:	str	r4, [r5, #12]
   1c8d0:	pop	{r4, r5, fp, pc}
   1c8d4:	push	{r4, sl, fp, lr}
   1c8d8:	add	fp, sp, #8
   1c8dc:	mov	r4, r0
   1c8e0:	ldr	r0, [r0, #16]
   1c8e4:	ldr	r1, [r4, #24]
   1c8e8:	ldr	r2, [r4, #28]
   1c8ec:	sub	r1, r2, r1
   1c8f0:	cmp	r1, r0
   1c8f4:	bls	1c900 <argp_failure@@Base+0x3604>
   1c8f8:	mov	r0, r4
   1c8fc:	bl	1c100 <argp_failure@@Base+0x2e04>
   1c900:	ldr	r0, [r4, #20]
   1c904:	bic	r0, r0, r0, asr #31
   1c908:	pop	{r4, sl, fp, pc}
   1c90c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c910:	mov	r7, r0
   1c914:	ldr	r6, [pc, #72]	; 1c964 <argp_failure@@Base+0x3668>
   1c918:	ldr	r5, [pc, #72]	; 1c968 <argp_failure@@Base+0x366c>
   1c91c:	add	r6, pc, r6
   1c920:	add	r5, pc, r5
   1c924:	sub	r6, r6, r5
   1c928:	mov	r8, r1
   1c92c:	mov	r9, r2
   1c930:	bl	11668 <calloc@plt-0x20>
   1c934:	asrs	r6, r6, #2
   1c938:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c93c:	mov	r4, #0
   1c940:	add	r4, r4, #1
   1c944:	ldr	r3, [r5], #4
   1c948:	mov	r2, r9
   1c94c:	mov	r1, r8
   1c950:	mov	r0, r7
   1c954:	blx	r3
   1c958:	cmp	r6, r4
   1c95c:	bne	1c940 <argp_failure@@Base+0x3644>
   1c960:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c964:	andeq	r3, r1, r8, ror #11
   1c968:	andeq	r3, r1, r0, ror #11
   1c96c:	bx	lr
   1c970:	mov	r2, r1
   1c974:	mov	r1, r0
   1c978:	mov	r0, #3
   1c97c:	b	11790 <__fxstat64@plt>

Disassembly of section .fini:

0001c980 <.fini>:
   1c980:	push	{r3, lr}
   1c984:	pop	{r3, pc}
