// Seed: 2702123915
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    inout supply0 id_4,
    output wor id_5,
    input wand id_6
);
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_0), .id_2(1)
  );
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1 == 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  xnor primCall (id_1, id_3, id_7, id_6);
  id_7(
      .id_0(id_2 < 1), .id_1(1 <= 1), .id_2(1), .id_3(id_4), .id_4(id_3), .id_5(1)
  );
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_3,
      id_6,
      id_1,
      id_6,
      id_2,
      id_3,
      id_6,
      id_4
  );
endmodule
