# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name in1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in1 \
    op interface \
    ports { in1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name in2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2 \
    op interface \
    ports { in2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name in3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in3 \
    op interface \
    ports { in3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name in4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in4 \
    op interface \
    ports { in4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name in7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in7 \
    op interface \
    ports { in7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name in8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in8 \
    op interface \
    ports { in8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name in9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in9 \
    op interface \
    ports { in9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name in10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in10 \
    op interface \
    ports { in10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name in14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in14 \
    op interface \
    ports { in14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name in12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in12 \
    op interface \
    ports { in12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name in15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in15 \
    op interface \
    ports { in15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name in17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in17 \
    op interface \
    ports { in17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name in19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in19 \
    op interface \
    ports { in19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name in20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in20 \
    op interface \
    ports { in20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name in22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in22 \
    op interface \
    ports { in22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name in24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in24 \
    op interface \
    ports { in24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name in27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in27 \
    op interface \
    ports { in27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name in28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in28 \
    op interface \
    ports { in28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name in29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in29 \
    op interface \
    ports { in29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name in32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in32 \
    op interface \
    ports { in32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name out13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out13 \
    op interface \
    ports { out13 { O 32 vector } out13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name out30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_out30 \
    op interface \
    ports { out30_i { I 32 vector } out30_o { O 32 vector } out30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name out31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out31 \
    op interface \
    ports { out31 { O 32 vector } out31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


