{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "gen_directory": "../../../../axi_dip2led.gen/sources_1/bd/Verilog_lab",
      "name": "Verilog_lab",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {}
  }
}