{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:05 2017 " "Info: Processing started: Mon Apr 24 11:18:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v1495pkg " "Info: Found design unit 1: v1495pkg" {  } { { "../SRC/v1495usr_demo/v1495usr_pkg.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_pkg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coin_reference-rtl " "Info: Found design unit 1: coin_reference-rtl" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 135 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coin_reference " "Info: Found entity 1: coin_reference" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/spare_if_rtl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/spare_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spare_if-rtl " "Info: Found design unit 1: spare_if-rtl" {  } { { "../SRC/v1495usr_demo/spare_if_rtl.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/spare_if_rtl.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spare_if " "Info: Found entity 1: spare_if" {  } { { "../SRC/v1495usr_demo/spare_if_rtl.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/spare_if_rtl.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/tristate_if_rtl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/tristate_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_if-rtl " "Info: Found design unit 1: tristate_if-rtl" {  } { { "../SRC/v1495usr_demo/tristate_if_rtl.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/tristate_if_rtl.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate_if " "Info: Found entity 1: tristate_if" {  } { { "../SRC/v1495usr_demo/tristate_if_rtl.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/tristate_if_rtl.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v1495usr_demo-struct " "Info: Found design unit 1: v1495usr_demo-struct" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 v1495usr_demo " "Info: Found entity 1: v1495usr_demo" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm 7 7 " "Info: Found 7 design units, including 7 entities, in source file /home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 a395x_if " "Info: Found entity 1: a395x_if" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 26 16 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 a395x_if_1 " "Info: Found entity 2: a395x_if_1" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 1821 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 a395x_if_2 " "Info: Found entity 3: a395x_if_2" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 3617 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 led_if " "Info: Found entity 4: led_if" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 5413 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 localbusif " "Info: Found entity 5: localbusif" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 6361 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 pdl_if " "Info: Found entity 6: pdl_if" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 7485 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 v1495usr_hal " "Info: Found entity 7: v1495usr_hal" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 7768 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "v1495usr_demo " "Info: Elaborating entity \"v1495usr_demo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_reference coin_reference:I0 " "Info: Elaborating entity \"coin_reference\" for hierarchy \"coin_reference:I0\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "I0" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F_DATA coin_reference.vhd(152) " "Warning (10036): Verilog HDL or VHDL warning at coin_reference.vhd(152): object \"F_DATA\" assigned a value but never read" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A coin_reference.vhd(169) " "Warning (10036): Verilog HDL or VHDL warning at coin_reference.vhd(169): object \"A\" assigned a value but never read" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B coin_reference.vhd(170) " "Warning (10036): Verilog HDL or VHDL warning at coin_reference.vhd(170): object \"B\" assigned a value but never read" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_CONTROL coin_reference.vhd(602) " "Warning (10631): VHDL Process Statement warning at coin_reference.vhd(602): inferring latch(es) for signal or variable \"G_CONTROL\", which holds its previous value in one or more paths through the process" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 602 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "F\[31..8\] coin_reference.vhd(173) " "Warning (10873): Using initial value X (don't care) for net \"F\[31..8\]\" at coin_reference.vhd(173)" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 173 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spare_if spare_if:I2 " "Info: Elaborating entity \"spare_if\" for hierarchy \"spare_if:I2\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "I2" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_if tristate_if:I3 " "Info: Elaborating entity \"tristate_if\" for hierarchy \"tristate_if:I3\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "I3" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v1495usr_hal v1495usr_hal:I1 " "Info: Elaborating entity \"v1495usr_hal\" for hierarchy \"v1495usr_hal:I1\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "I1" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if v1495usr_hal:I1\|a395x_if:I2 " "Info: Elaborating entity \"a395x_if\" for hierarchy \"v1495usr_hal:I1\|a395x_if:I2\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I2" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8290 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if_1 v1495usr_hal:I1\|a395x_if_1:I3 " "Info: Elaborating entity \"a395x_if_1\" for hierarchy \"v1495usr_hal:I1\|a395x_if_1:I3\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I3" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8426 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if_2 v1495usr_hal:I1\|a395x_if_2:I4 " "Info: Elaborating entity \"a395x_if_2\" for hierarchy \"v1495usr_hal:I1\|a395x_if_2:I4\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I4" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8562 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_if v1495usr_hal:I1\|led_if:I8 " "Info: Elaborating entity \"led_if\" for hierarchy \"v1495usr_hal:I1\|led_if:I8\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I8" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8572 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localbusif v1495usr_hal:I1\|localbusif:I1 " "Info: Elaborating entity \"localbusif\" for hierarchy \"v1495usr_hal:I1\|localbusif:I1\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I1" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8648 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdl_if v1495usr_hal:I1\|pdl_if:I5 " "Info: Elaborating entity \"pdl_if\" for hierarchy \"v1495usr_hal:I1\|pdl_if:I5\"" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "I5" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 8672 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[0\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[0\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[1\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[1\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[2\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[2\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[3\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[3\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[4\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[4\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[5\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[5\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[8\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[8\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[9\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[9\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[10\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[10\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[11\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[11\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[12\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[12\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[13\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[13\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[16\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[16\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[17\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[17\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[18\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[18\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[19\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[19\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[20\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[20\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[21\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[21\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[24\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[24\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[25\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[25\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[26\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[26\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[27\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[27\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[28\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[28\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|C_STATUS\[29\] " "Warning: Found clock multiplexer coin_reference:I0\|C_STATUS\[29\]" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 140 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|Mux4 " "Warning: Found clock multiplexer coin_reference:I0\|Mux4" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 440 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "coin_reference:I0\|Mux1 " "Warning: Found clock multiplexer coin_reference:I0\|Mux1" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 440 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "nINT VCC " "Warning (13410): Pin \"nINT\" is stuck at VCC" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEG GND " "Warning (13410): Pin \"nOEG\" is stuck at GND" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 604 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GIN\[0\] " "Warning (15610): No output dependent on input pin \"GIN\[0\]\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GIN\[1\] " "Warning (15610): No output dependent on input pin \"GIN\[1\]\"" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1225 " "Info: Implemented 1225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "84 " "Info: Implemented 84 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "136 " "Info: Implemented 136 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "950 " "Info: Implemented 950 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:10 2017 " "Info: Processing ended: Mon Apr 24 11:18:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:11 2017 " "Info: Processing started: Mon Apr 24 11:18:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "v1495usr_demo EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"v1495usr_demo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C6 " "Info: Device EP1C4F400C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 1820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v1495usr_demo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v1495usr_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LCLK Global clock in PIN K5 " "Info: Automatically promoted signal \"LCLK\" to use Global clock in PIN K5" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 27 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "coin_reference:I0\|Mux4 Global clock " "Info: Automatically promoted signal \"coin_reference:I0\|Mux4\" to use Global clock" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 440 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nLRESET Global clock " "Info: Automatically promoted some destinations of signal \"nLRESET\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ " "Info: Destination \"v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ\" may be non-global or may not use global clock" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 5452 25 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "coin_reference:I0\|P_COINC~0 " "Info: Destination \"coin_reference:I0\|P_COINC~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "coin_reference:I0\|P_DLO_DELAY~0 " "Info: Destination \"coin_reference:I0\|P_DLO_DELAY~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 32 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nLRESET " "Info: Pin \"nLRESET\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { nLRESET } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "nLRESET" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 32 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nLRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 294 5147 6155 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "coin_reference:I0\|P_DLO_DELAY~0 Global clock " "Info: Automatically promoted signal \"coin_reference:I0\|P_DLO_DELAY~0\" to use Global clock" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { coin_reference:I0|P_DLO_DELAY~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 1551 5147 6155 0}  }  } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X35_Y11 X45_Y21 " "Info: Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[0\] a permanently disabled " "Info: Pin FPGA\[0\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[0] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[0\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 258 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[1\] a permanently disabled " "Info: Pin FPGA\[1\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[1] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[1\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 259 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[2\] a permanently disabled " "Info: Pin FPGA\[2\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[2] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[2\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 260 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[3\] a permanently disabled " "Info: Pin FPGA\[3\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[3] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[3\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 261 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[0\] a permanently disabled " "Info: Pin SPARE\[0\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[0] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[0\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 278 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[1\] a permanently disabled " "Info: Pin SPARE\[1\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[1] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[1\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 279 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[2\] a permanently disabled " "Info: Pin SPARE\[2\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[2] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[2\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 280 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[3\] a permanently disabled " "Info: Pin SPARE\[3\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[3] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[3\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 281 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[4\] a permanently disabled " "Info: Pin SPARE\[4\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[4] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[4\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 282 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[5\] a permanently disabled " "Info: Pin SPARE\[5\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[5] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[5\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 283 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[6\] a permanently disabled " "Info: Pin SPARE\[6\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[6] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[6\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 284 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[7\] a permanently disabled " "Info: Pin SPARE\[7\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[7] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[7\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 285 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[8\] a permanently disabled " "Info: Pin SPARE\[8\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[8] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[8\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 286 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[9\] a permanently disabled " "Info: Pin SPARE\[9\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[9] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[9\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 287 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[10\] a permanently disabled " "Info: Pin SPARE\[10\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[10] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[10\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 288 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[11\] a permanently disabled " "Info: Pin SPARE\[11\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[11] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[11\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 289 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:20 2017 " "Info: Processing ended: Mon Apr 24 11:18:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:21 2017 " "Info: Processing started: Mon Apr 24 11:18:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_sta v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:22 2017 " "Info: Processing started: Mon Apr 24 11:18:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v1495usr_demo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v1495usr_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCLK LCLK " "Info: create_clock -period 1.000 -name LCLK LCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PULSE\[2\] PULSE\[2\] " "Info: create_clock -period 1.000 -name PULSE\[2\] PULSE\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IDE\[0\] IDE\[0\] " "Info: create_clock -period 1.000 -name IDE\[0\] IDE\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PULSE\[0\] PULSE\[0\] " "Info: create_clock -period 1.000 -name PULSE\[0\] PULSE\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.661 " "Info: Worst-case setup slack is -8.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.661     -1764.548 LCLK  " "Info:    -8.661     -1764.548 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.148       -21.017 PULSE\[2\]  " "Info:    -3.148       -21.017 PULSE\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.111 " "Info: Worst-case hold slack is -2.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111        -4.039 PULSE\[2\]  " "Info:    -2.111        -4.039 PULSE\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633         0.000 LCLK  " "Info:     0.633         0.000 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.657 " "Info: Worst-case recovery slack is -11.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.657       -22.778 LCLK  " "Info:   -11.657       -22.778 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.027        -9.027 PULSE\[0\]  " "Info:    -9.027        -9.027 PULSE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.730      -139.118 PULSE\[2\]  " "Info:    -7.730      -139.118 PULSE\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 IDE\[0\]  " "Info:     0.186         0.000 IDE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.655 " "Info: Worst-case removal slack is -1.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655        -1.655 IDE\[0\]  " "Info:    -1.655        -1.655 IDE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.305         0.000 LCLK  " "Info:     3.305         0.000 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.835         0.000 PULSE\[2\]  " "Info:     6.835         0.000 PULSE\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.135         0.000 PULSE\[0\]  " "Info:     8.135         0.000 PULSE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.585 " "Info: Worst-case minimum pulse width slack is -2.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.585       -16.481 IDE\[0\]  " "Info:    -2.585       -16.481 IDE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155      -528.167 LCLK  " "Info:    -1.155      -528.167 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155       -27.579 PULSE\[2\]  " "Info:    -1.155       -27.579 PULSE\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155        -2.623 PULSE\[0\]  " "Info:    -1.155        -2.623 PULSE\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:22 2017 " "Info: Processing ended: Mon Apr 24 11:18:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:23 2017 " "Info: Processing ended: Mon Apr 24 11:18:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:24 2017 " "Info: Processing started: Mon Apr 24 11:18:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "v1495usr_demo.vho v1495usr_demo_vhd.sdo /home/randallm/MLU/bob/Development1/FIT/simulation/modelsim/ simulation " "Info: Generated files \"v1495usr_demo.vho\" and \"v1495usr_demo_vhd.sdo\" in directory \"/home/randallm/MLU/bob/Development1/FIT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:25 2017 " "Info: Processing ended: Mon Apr 24 11:18:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Info: Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
