[cva5]
url = https://github.com/openhwgroup/cva5.git
start = cdc631f3f966724efcbc5d2ebf894673b715f67f
stop = ae1599fb60b8f2e925313cbea74fc18afbac3ee7
branch = master
top = cva5
fileset =
	core/taiga_config.sv
	core/riscv_types.sv
	core/taiga_types.sv
	core/alu_unit.sv
	core/amo_alu.sv
	core/avalon_master.sv
	core/axi_master.sv
	l2_arbiter/l2_config_and_types.sv
	core/barrel_shifter.sv
	core/branch_comparator.sv
	core/branch_predictor.sv
	core/branch_predictor_ram.sv
	core/branch_unit.sv
	core/byte_en_BRAM.sv
	core/clz.sv
	core/csr_types.sv
	core/csr_regs.sv
	core/cycler.sv
	core/dbram.sv
	core/dcache.sv
	core/ddata_bank.sv
	core/decode_and_issue.sv
	core/div_algorithms/div_algorithm.sv
	core/div_algorithms/div_quick_clz.sv
	core/div_algorithms/div_radix2.sv
	core/div_unit.sv
	core/dtag_banks.sv
	core/external_interfaces.sv
	core/fetch.sv
	core/gc_unit.sv
	core/ibram.sv
	core/icache.sv
	core/illegal_instruction_checker.sv
	core/instruction_metadata_and_id_management.sv
	core/intel/intel_byte_enable_ram.sv
	core/interfaces.sv
	core/itag_banks.sv
	core/l1_arbiter.sv
	l2_arbiter/l2_external_interfaces.sv
	core/load_store_queue.sv
	core/load_store_unit.sv
	local_memory/local_memory_interface.sv
	core/lut_ram.sv
	core/mmu.sv
	core/mul_unit.sv
	core/one_hot_to_integer.sv
	core/ras.sv
	core/regfile_bank_sel.sv
	core/register_file.sv
	core/register_file_and_writeback.sv
	core/set_clr_reg_with_rst.sv
	core/shift_counter.sv
	core/tag_bank.sv
	core/taiga.sv
	core/taiga_fifo.sv
	core/tlb_lut_ram.sv
	core/toggle_memory.sv
	core/wishbone_master.sv
	core/xilinx/xilinx_byte_enable_ram.sv
	xilinx/taiga_wrapper_xilinx.sv
