# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xci
# IP: The module: 'ulp_memory_subsystem_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/bd_b35e.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e || ORIG_REF_NAME==bd_b35e} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_5/bd_b35e_psr_aclk1_SLR1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_aclk1_SLR1_0 || ORIG_REF_NAME==bd_b35e_psr_aclk1_SLR1_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_13/bd_b35e_psr_aclk3_SLR1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_aclk3_SLR1_0 || ORIG_REF_NAME==bd_b35e_psr_aclk3_SLR1_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_17/bd_b35e_interconnect_M00_AXI_MEM00_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_interconnect_M00_AXI_MEM00_0 || ORIG_REF_NAME==bd_b35e_interconnect_M00_AXI_MEM00_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_20/bd_b35e_vip_S01_AXI_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_S01_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_S01_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_21/bd_b35e_vip_S04_AXI_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_S04_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_S04_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_22/bd_b35e_vip_M00_AXI_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_M00_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_M00_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_23/bd_b35e_rs_M00_AXI_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_rs_M00_AXI_0 || ORIG_REF_NAME==bd_b35e_rs_M00_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_18/bd_b35e_calib_vector_concat_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_calib_vector_concat_0 || ORIG_REF_NAME==bd_b35e_calib_vector_concat_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_19/bd_b35e_interconnect_ddrmem_ctrl_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_interconnect_ddrmem_ctrl_0 || ORIG_REF_NAME==bd_b35e_interconnect_ddrmem_ctrl_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_16/bd_b35e_psr_ctrl_interconnect_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_ctrl_interconnect_0 || ORIG_REF_NAME==bd_b35e_psr_ctrl_interconnect_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_24/bd_b35e_calib_const_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_calib_const_0 || ORIG_REF_NAME==bd_b35e_calib_const_0} -quiet] -quiet

# XDC: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/bd_b35e_ooc.xdc

# XDC: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ulp_memory_subsystem_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xci
# IP: The module: 'ulp_memory_subsystem_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/bd_b35e.bd
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e || ORIG_REF_NAME==bd_b35e} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_5/bd_b35e_psr_aclk1_SLR1_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_aclk1_SLR1_0 || ORIG_REF_NAME==bd_b35e_psr_aclk1_SLR1_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_13/bd_b35e_psr_aclk3_SLR1_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_aclk3_SLR1_0 || ORIG_REF_NAME==bd_b35e_psr_aclk3_SLR1_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_17/bd_b35e_interconnect_M00_AXI_MEM00_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_interconnect_M00_AXI_MEM00_0 || ORIG_REF_NAME==bd_b35e_interconnect_M00_AXI_MEM00_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_20/bd_b35e_vip_S01_AXI_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_S01_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_S01_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_21/bd_b35e_vip_S04_AXI_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_S04_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_S04_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_22/bd_b35e_vip_M00_AXI_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_vip_M00_AXI_0 || ORIG_REF_NAME==bd_b35e_vip_M00_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_23/bd_b35e_rs_M00_AXI_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_rs_M00_AXI_0 || ORIG_REF_NAME==bd_b35e_rs_M00_AXI_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_18/bd_b35e_calib_vector_concat_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_calib_vector_concat_0 || ORIG_REF_NAME==bd_b35e_calib_vector_concat_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_19/bd_b35e_interconnect_ddrmem_ctrl_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_interconnect_ddrmem_ctrl_0 || ORIG_REF_NAME==bd_b35e_interconnect_ddrmem_ctrl_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_16/bd_b35e_psr_ctrl_interconnect_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_psr_ctrl_interconnect_0 || ORIG_REF_NAME==bd_b35e_psr_ctrl_interconnect_0} -quiet] -quiet

# IP: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/ip/ip_24/bd_b35e_calib_const_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_b35e_calib_const_0 || ORIG_REF_NAME==bd_b35e_calib_const_0} -quiet] -quiet

# XDC: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/bd_b35e_ooc.xdc

# XDC: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ulp_memory_subsystem_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
