Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 29 04:19:56 2024
| Host         : DESKTOP-LG2R7V4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mbdesign_wrapper_timing_summary_routed.rpt -pb mbdesign_wrapper_timing_summary_routed.pb -rpx mbdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mbdesign_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     19          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (1765)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1765)
---------------------------------
 There are 1765 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.900        0.000                      0                 5483        0.046        0.000                      0                 5483        3.000        0.000                       0                  2044  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_mbdesign_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_mbdesign_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_mbdesign_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mbdesign_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.831        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.298        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_mbdesign_clk_wiz_1_0_1                                 1.901        0.000                      0                 5161        0.120        0.000                      0                 5161        3.750        0.000                       0                  1767  
  clkfbout_mbdesign_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_mbdesign_clk_wiz_1_0                                   1.900        0.000                      0                 5161        0.120        0.000                      0                 5161        3.750        0.000                       0                  1767  
  clkfbout_mbdesign_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mbdesign_clk_wiz_1_0    clk_out1_mbdesign_clk_wiz_1_0_1        1.900        0.000                      0                 5161        0.046        0.000                      0                 5161  
clk_out1_mbdesign_clk_wiz_1_0_1  clk_out1_mbdesign_clk_wiz_1_0          1.900        0.000                      0                 5161        0.046        0.000                      0                 5161  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_mbdesign_clk_wiz_1_0    clk_out1_mbdesign_clk_wiz_1_0          6.239        0.000                      0                   54        0.987        0.000                      0                   54  
**async_default**                clk_out1_mbdesign_clk_wiz_1_0_1  clk_out1_mbdesign_clk_wiz_1_0          6.239        0.000                      0                   54        0.913        0.000                      0                   54  
**async_default**                clk_out1_mbdesign_clk_wiz_1_0    clk_out1_mbdesign_clk_wiz_1_0_1        6.239        0.000                      0                   54        0.913        0.000                      0                   54  
**async_default**                clk_out1_mbdesign_clk_wiz_1_0_1  clk_out1_mbdesign_clk_wiz_1_0_1        6.240        0.000                      0                   54        0.987        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_mbdesign_clk_wiz_1_0                               
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0                               clk_out1_mbdesign_clk_wiz_1_0                               
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0_1                             clk_out1_mbdesign_clk_wiz_1_0                               
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mbdesign_clk_wiz_1_0                               
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mbdesign_clk_wiz_1_0                               
(none)                                                                                                                  clk_out1_mbdesign_clk_wiz_1_0_1                             
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0                               clk_out1_mbdesign_clk_wiz_1_0_1                             
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0_1                             clk_out1_mbdesign_clk_wiz_1_0_1                             
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mbdesign_clk_wiz_1_0_1                             
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mbdesign_clk_wiz_1_0_1                             
(none)                                                                                                                  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0                               mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0_1                             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0                               mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_mbdesign_clk_wiz_1_0_1                             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_mbdesign_clk_wiz_1_0                                     
(none)                           clk_out1_mbdesign_clk_wiz_1_0_1                                   
(none)                           clkfbout_mbdesign_clk_wiz_1_0                                     
(none)                           clkfbout_mbdesign_clk_wiz_1_0_1                                   
(none)                                                            clk_out1_mbdesign_clk_wiz_1_0    
(none)                                                            clk_out1_mbdesign_clk_wiz_1_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.831ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.766ns (21.322%)  route 2.826ns (78.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 19.777 - 16.667 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.497    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y107        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518     4.015 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.363     5.378    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X6Y108         LUT6 (Prop_lut6_I3_O)        0.124     5.502 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     6.399    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.523 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.566     7.090    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    18.177    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.268 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.510    19.777    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.342    20.120    
                         clock uncertainty           -0.035    20.084    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.164    19.920    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.920    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 12.831    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.949ns  (logic 0.772ns (26.179%)  route 2.177ns (73.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.499    22.988    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    23.112 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.112    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    36.862    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.862    
                         arrival time                         -23.112    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.908ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.789ns  (logic 0.772ns (27.682%)  route 2.017ns (72.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.339    22.828    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y103         LUT3 (Prop_lut3_I2_O)        0.124    22.952 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.952    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.029    36.860    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                 13.908    

Slack (MET) :             13.981ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.716ns  (logic 0.772ns (28.425%)  route 1.944ns (71.575%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.266    22.755    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.124    22.879 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.879    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.029    36.860    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -22.879    
  -------------------------------------------------------------------
                         slack                                 13.981    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.564ns  (logic 0.772ns (30.111%)  route 1.792ns (69.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.114    22.603    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.727 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.727    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.031    36.862    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.862    
                         arrival time                         -22.727    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.548ns  (logic 0.772ns (30.299%)  route 1.776ns (69.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.098    22.587    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124    22.711 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.711    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    36.862    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.862    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 14.151    

Slack (MET) :             14.200ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.543ns  (logic 0.767ns (30.162%)  route 1.776ns (69.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.098    22.587    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.119    22.706 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.706    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590    36.524    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.342    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.075    36.906    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -22.706    
  -------------------------------------------------------------------
                         slack                                 14.200    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.408ns  (logic 0.772ns (32.062%)  route 1.636ns (67.938%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.958    22.447    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y104         LUT3 (Prop_lut3_I1_O)        0.124    22.571 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.571    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511    36.445    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.360    36.805    
                         clock uncertainty           -0.035    36.770    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.029    36.799    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                         -22.571    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.436ns  (logic 0.800ns (32.843%)  route 1.636ns (67.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.678    21.365    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.489 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.958    22.447    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y104         LUT4 (Prop_lut4_I2_O)        0.152    22.599 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.599    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511    36.445    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.360    36.805    
                         clock uncertainty           -0.035    36.770    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.075    36.845    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -22.599    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.267ns  (logic 0.772ns (34.058%)  route 1.495ns (65.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    3.496ns = ( 20.163 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769    18.436    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.532 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.631    20.163    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.524    20.687 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.320    21.007    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.131 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.175    22.305    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.429 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.429    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.934 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511    36.445    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.342    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)        0.081    36.833    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.429    
  -------------------------------------------------------------------
                         slack                                 14.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.255    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDCE (Prop_fdce_C_Q)         0.141     1.396 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.452    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.388     1.255    
    SLICE_X15Y109        FDPE (Hold_fdpe_C_D)         0.075     1.330    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.255    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDPE (Prop_fdpe_C_Q)         0.141     1.396 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.512    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X14Y109        SRL16E                                       r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y109        SRL16E                                       r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.375     1.268    
    SLICE_X14Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.383    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.250    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.129     1.520    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.637    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.351     1.286    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.070     1.356    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.250    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.128     1.519    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.636    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.351     1.285    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.070     1.355    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.420 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.062     1.482    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[1]
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.527 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.527    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.644    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.375     1.269    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.091     1.360    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.250    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.128     1.519    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.636    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.351     1.285    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.066     1.351    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.255    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDPE (Prop_fdpe_C_Q)         0.128     1.383 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.500    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X14Y109        SRL16E                                       r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y109        SRL16E                                       r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.375     1.268    
    SLICE_X14Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.331    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.644    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.372     1.272    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.066     1.338    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.358%)  route 0.127ns (40.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.127     1.524    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X14Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.569 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.569    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X14Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.644    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.372     1.272    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.121     1.393    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.981%)  route 0.136ns (49.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.136     1.532    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X10Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.644    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.351     1.293    
    SLICE_X10Y104        FDRE (Hold_fdre_C_D)         0.059     1.352    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X13Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X13Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y110  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.298ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.806ns  (logic 0.827ns (17.209%)  route 3.979ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 36.559 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.732    25.099    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511    36.559    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.282    36.841    
                         clock uncertainty           -0.035    36.805    
    SLICE_X13Y81         FDCE (Setup_fdce_C_CE)      -0.408    36.397    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -25.099    
  -------------------------------------------------------------------
                         slack                                 11.298    

Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.816ns  (logic 0.827ns (17.170%)  route 3.989ns (82.830%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 36.558 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.743    25.110    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.510    36.558    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.282    36.840    
                         clock uncertainty           -0.035    36.804    
    SLICE_X14Y80         FDCE (Setup_fdce_C_CE)      -0.372    36.432    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.432    
                         arrival time                         -25.110    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.432ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.673ns  (logic 0.827ns (17.696%)  route 3.846ns (82.304%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 36.561 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.600    24.967    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513    36.561    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.282    36.843    
                         clock uncertainty           -0.035    36.807    
    SLICE_X15Y82         FDCE (Setup_fdce_C_CE)      -0.408    36.399    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 11.432    

Slack (MET) :             11.473ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.667ns  (logic 0.827ns (17.722%)  route 3.840ns (82.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 36.559 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.593    24.960    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511    36.559    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.282    36.841    
                         clock uncertainty           -0.035    36.805    
    SLICE_X14Y81         FDCE (Setup_fdce_C_CE)      -0.372    36.433    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.433    
                         arrival time                         -24.960    
  -------------------------------------------------------------------
                         slack                                 11.473    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.524ns  (logic 0.827ns (18.282%)  route 3.697ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 36.562 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.817    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514    36.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.282    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.372    36.436    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.436    
                         arrival time                         -24.817    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.524ns  (logic 0.827ns (18.282%)  route 3.697ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 36.562 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.817    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514    36.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.282    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.372    36.436    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.436    
                         arrival time                         -24.817    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.524ns  (logic 0.827ns (18.282%)  route 3.697ns (81.718%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 36.562 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.817    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514    36.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.282    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.372    36.436    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.436    
                         arrival time                         -24.817    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             12.180ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.934ns  (logic 0.827ns (21.019%)  route 3.107ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 36.570 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120    23.367 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861    24.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    36.570    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.282    36.852    
                         clock uncertainty           -0.035    36.816    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.408    36.408    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.408    
                         arrival time                         -24.228    
  -------------------------------------------------------------------
                         slack                                 12.180    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.416ns  (logic 0.831ns (24.328%)  route 2.585ns (75.672%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 36.558 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124    23.371 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.339    23.710    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511    36.558    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.378    36.936    
                         clock uncertainty           -0.035    36.901    
    SLICE_X9Y105         FDCE (Setup_fdce_C_CE)      -0.205    36.696    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.416ns  (logic 0.831ns (24.328%)  route 2.585ns (75.672%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 36.558 - 33.333 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574    23.247    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124    23.371 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.339    23.710    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511    36.558    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.378    36.936    
                         clock uncertainty           -0.035    36.901    
    SLICE_X9Y105         FDCE (Setup_fdce_C_CE)      -0.205    36.696    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.636    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.681 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.681    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.841     1.691    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.298    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.120     1.418    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.695    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.740 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.740    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.841     1.691    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.298    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121     1.419    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.695    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X8Y106         LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.841     1.691    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.298    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121     1.419    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.505ns  (logic 0.191ns (37.815%)  route 0.314ns (62.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.146    18.109 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.127    18.236    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y107         LUT1 (Prop_lut1_I0_O)        0.045    18.281 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.188    18.469    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.393    17.963    
    SLICE_X9Y107         FDCE (Hold_fdce_C_D)         0.077    18.040    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.040    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y108         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y109         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y108         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y108         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y109         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.343%)  route 0.371ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.186    18.316    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X10Y108        LUT5 (Prop_lut5_I1_O)        0.045    18.361 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.547    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.000    
    SLICE_X8Y108         FDRE (Hold_fdre_C_CE)       -0.012    17.988    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.547    
  -------------------------------------------------------------------
                         slack                                  0.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X8Y106   mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y108  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y109  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.214ns (29.469%)  route 5.299ns (70.531%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           2.051     6.604    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.562     8.541    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.022    
                         clock uncertainty           -0.074     8.948    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.505    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.875ns (27.295%)  route 4.995ns (72.705%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.301     3.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.395     3.936 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=9, routed)           2.118     6.054    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.782     8.247    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.883ns (27.530%)  route 4.957ns (72.470%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.336     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.403     3.978 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.046     6.024    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.260    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.214ns (31.086%)  route 4.908ns (68.914%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.660     6.213    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.557     8.536    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.943    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.500    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.474    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.474    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.474    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.474    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.214ns (31.438%)  route 4.828ns (68.562%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.581     6.133    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.552     8.531    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.074     8.938    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.495    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.879ns (28.171%)  route 4.791ns (71.829%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.239     3.479    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.399     3.878 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=9, routed)           1.976     5.854    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770     8.259    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  2.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.563    -0.601    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.393    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I1_O)        0.045    -0.348 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.348    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_25
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.831    -0.842    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120    -0.468    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.565    -0.599    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X15Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=6, routed)           0.068    -0.390    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.345 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.345    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.834    -0.839    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.075    -0.522    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.sync[1]
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.075    -0.520    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.595    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.075    -0.520    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.071    -0.526    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.387    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.078    -0.517    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.117%)  route 0.150ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.602    -0.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X4Y92          FDSE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.128    -0.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.150    -0.285    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.874    -0.799    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.254    -0.545    
    SLICE_X6Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.415    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.299%)  route 0.337ns (61.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.575    -0.589    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Clk
    SLICE_X8Y96          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    -0.089    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg_reg[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.044 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[29]
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121    -0.174    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.594    -0.570    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.364    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.864    -0.809    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.570    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.495    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mbdesign_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mbdesign_clk_wiz_1_0_1
  To Clock:  clkfbout_mbdesign_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mbdesign_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mbdesign_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.214ns (29.469%)  route 5.299ns (70.531%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           2.051     6.604    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.562     8.541    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.504    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.875ns (27.295%)  route 4.995ns (72.705%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.301     3.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.395     3.936 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=9, routed)           2.118     6.054    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.782     8.246    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.883ns (27.530%)  route 4.957ns (72.470%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.336     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.403     3.978 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.046     6.024    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.259    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.214ns (31.086%)  route 4.908ns (68.914%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.660     6.213    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.557     8.536    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.499    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.214ns (31.438%)  route 4.828ns (68.562%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.581     6.133    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.552     8.531    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.074     8.937    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.494    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.879ns (28.171%)  route 4.791ns (71.829%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.239     3.479    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.399     3.878 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=9, routed)           1.976     5.854    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770     8.258    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.563    -0.601    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.393    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I1_O)        0.045    -0.348 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.348    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_25
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.831    -0.842    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120    -0.468    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.565    -0.599    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X15Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=6, routed)           0.068    -0.390    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.345 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.345    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.834    -0.839    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.075    -0.522    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.sync[1]
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.075    -0.520    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.595    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.075    -0.520    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.071    -0.526    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.387    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.078    -0.517    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.117%)  route 0.150ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.602    -0.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X4Y92          FDSE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.128    -0.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.150    -0.285    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.874    -0.799    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.254    -0.545    
    SLICE_X6Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.415    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.299%)  route 0.337ns (61.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.575    -0.589    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Clk
    SLICE_X8Y96          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    -0.089    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg_reg[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.044 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[29]
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121    -0.174    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.594    -0.570    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.364    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.864    -0.809    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.570    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.495    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mbdesign_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y98      mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mbdesign_clk_wiz_1_0
  To Clock:  clkfbout_mbdesign_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mbdesign_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mbdesign_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.214ns (29.469%)  route 5.299ns (70.531%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           2.051     6.604    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.562     8.541    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.504    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.875ns (27.295%)  route 4.995ns (72.705%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.301     3.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.395     3.936 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=9, routed)           2.118     6.054    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.782     8.246    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.883ns (27.530%)  route 4.957ns (72.470%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.336     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.403     3.978 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.046     6.024    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.259    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.214ns (31.086%)  route 4.908ns (68.914%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.660     6.213    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.557     8.536    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.499    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.214ns (31.438%)  route 4.828ns (68.562%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.581     6.133    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.552     8.531    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.074     8.937    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.494    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.879ns (28.171%)  route 4.791ns (71.829%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.239     3.479    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.399     3.878 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=9, routed)           1.976     5.854    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770     8.258    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.563    -0.601    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.393    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I1_O)        0.045    -0.348 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.348    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_25
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.831    -0.842    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120    -0.394    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.565    -0.599    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X15Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=6, routed)           0.068    -0.390    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.345 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.345    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.834    -0.839    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.392    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.075    -0.448    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.sync[1]
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.075    -0.446    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.075    -0.446    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.071    -0.452    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.387    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.078    -0.443    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.117%)  route 0.150ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.602    -0.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X4Y92          FDSE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.128    -0.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.150    -0.285    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.874    -0.799    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X6Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.341    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.299%)  route 0.337ns (61.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.575    -0.589    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Clk
    SLICE_X8Y96          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    -0.089    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg_reg[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.044 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[29]
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121    -0.100    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.594    -0.570    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.364    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.864    -0.809    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.421    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.214ns (29.469%)  route 5.299ns (70.531%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           2.051     6.604    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.562     8.541    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.022    
                         clock uncertainty           -0.074     8.947    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.504    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.875ns (27.295%)  route 4.995ns (72.705%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.301     3.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.395     3.936 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=9, routed)           2.118     6.054    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.782     8.246    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.883ns (27.530%)  route 4.957ns (72.470%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.336     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.403     3.978 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.046     6.024    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.259    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.214ns (31.086%)  route 4.908ns (68.914%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.660     6.213    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.557     8.536    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.499    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.456ns (6.442%)  route 6.622ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         6.622     6.168    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516     8.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X9Y82          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X9Y82          FDRE (Setup_fdre_C_R)       -0.429     8.473    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.214ns (31.438%)  route 4.828ns (68.562%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X9Y102         FDRE                                         r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.057    mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.299     0.242 r  mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           1.218     1.461    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.614 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.862     2.475    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X12Y99         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.749     3.224 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     3.224    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X12Y99         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.470     3.694 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.734     4.429    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y100         LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.581     6.133    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.552     8.531    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.074     8.937    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.494    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.879ns (28.171%)  route 4.791ns (71.829%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.239     3.479    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.399     3.878 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=9, routed)           1.976     5.854    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.564     8.543    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.028    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770     8.258    mbdesign_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.563    -0.601    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.393    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I1_O)        0.045    -0.348 r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.348    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_25
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.831    -0.842    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y76         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120    -0.394    mbdesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.565    -0.599    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X15Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=6, routed)           0.068    -0.390    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.345 r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.345    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.834    -0.839    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y78         FDRE                                         r  mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.392    mbdesign_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.075    -0.448    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.sync[1]
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.075    -0.446    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.398    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.075    -0.446    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.567    -0.597    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.400    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.sync[1]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.071    -0.452    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.387    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.078    -0.443    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.117%)  route 0.150ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.602    -0.562    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X4Y92          FDSE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.128    -0.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.150    -0.285    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.874    -0.799    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y93          SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X6Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.341    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.299%)  route 0.337ns (61.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.575    -0.589    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Clk
    SLICE_X8Y96          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    -0.089    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg_reg[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.044 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[29]
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121    -0.100    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mbdesign_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.594    -0.570    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.364    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.864    -0.809    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X0Y72          FDRE                                         r  mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.421    mbdesign_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.662    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.662    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.588    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.588    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.440    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.525    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.615    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.616    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.588    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.588    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.441    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.667ns (21.437%)  route 2.444ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.559     2.201    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aresetn_0
    SLICE_X1Y104         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.613     8.441    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.667ns (22.321%)  route 2.321ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.436     2.078    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588     8.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.527     8.526    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.527    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.527    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.527    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.667ns (22.339%)  route 2.319ns (77.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.885     0.493    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.149     0.642 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         1.433     2.076    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y105         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589     8.568    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y105         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.527     8.527    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.208ns (23.280%)  route 0.685ns (76.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.392     0.298    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y106         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.208ns (22.759%)  route 0.706ns (77.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.413     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn_0
    SLICE_X4Y108         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y108         FDCE (Remov_fdce_C_CLR)     -0.159    -0.690    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.662    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mbdesign_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.208ns (20.788%)  route 0.793ns (79.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.569    -0.595    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X8Y103         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  mbdesign_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.293    -0.138    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aresetn
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.044    -0.094 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/axi_awready_i_1/O
                         net (fo=224, routed)         0.499     0.405    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[0]_0
    SLICE_X2Y107         FDCE                                         f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.870    -0.803    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/s00_axi_aclk
    SLICE_X2Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134    -0.662    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/gfsm/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  1.068    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 1.490ns (24.504%)  route 4.590ns (75.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.590     6.080    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.504    -1.516    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 1.631ns (32.340%)  route 3.412ns (67.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.968     4.475    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.599 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.445     5.043    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.411%)  route 1.416ns (81.589%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.267     1.541    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.586 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     1.736    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.257ns (10.789%)  route 2.129ns (89.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.129     2.386    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.826    -0.847    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.124     0.352 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.100    -0.484 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.124     0.352 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.100    -0.484 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.836ns  (logic 3.505ns (60.061%)  route 2.331ns (39.939%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     7.576    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.949 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     8.660    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.784 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.435     9.219    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.343    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 3.505ns (60.175%)  route 2.320ns (39.825%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     7.576    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.949 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     8.660    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.784 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.424     9.208    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.332 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.332    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 1.338ns (35.893%)  route 2.390ns (64.107%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.635     3.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.089     5.067    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.318     5.385 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.301     6.686    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.328     7.014 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__82/O
                         net (fo=1, routed)           0.000     7.014    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I1_O)      0.214     7.228 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516    -1.504    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 1.290ns (34.691%)  route 2.429ns (65.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637     3.503    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.419     3.922 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.265     5.187    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y83         LUT5 (Prop_lut5_I1_O)        0.327     5.514 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.163     6.677    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[22]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.332     7.009 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__133/O
                         net (fo=1, routed)           0.000     7.009    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I0133_out
    SLICE_X15Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.221    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.517    -1.503    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 1.148ns (31.172%)  route 2.535ns (68.828%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.954 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.110     5.063    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.152     5.215 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.425     6.640    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.326     6.966 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__13/O
                         net (fo=1, routed)           0.000     6.966    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I1115_out
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     7.180 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.180    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X12Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.520    -1.500    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X12Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 1.172ns (33.612%)  route 2.315ns (66.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.635     3.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.076     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.239     6.423    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[9]
    SLICE_X15Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.749 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__185/O
                         net (fo=1, routed)           0.000     6.749    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I037_out
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I0_O)      0.238     6.987 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.987    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.157ns (33.235%)  route 2.324ns (66.765%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     3.955 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.078     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.246     6.431    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.332     6.763 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     6.763    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I119_out
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.980 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.980    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 2.884ns (83.478%)  route 0.571ns (16.522%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.962    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.185ns (34.246%)  route 2.275ns (65.754%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     3.955 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.078     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.197     6.382    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X13Y87         LUT3 (Prop_lut3_I2_O)        0.332     6.714 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__9/O
                         net (fo=1, routed)           0.000     6.714    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I1107_out
    SLICE_X13Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     6.959 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.959    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X13Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.520    -1.500    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X13Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 1.157ns (33.778%)  route 2.268ns (66.222%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.954 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           1.084     5.038    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.153     5.191 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.184     6.375    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[6]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.331     6.706 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.000     6.706    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I123_out
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     6.923 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.923    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X15Y93         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X15Y93         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.250    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.170     1.561    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        -2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.397 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.173     1.570    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X12Y104        FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y104        FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.527%)  route 0.232ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.128     1.384 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.232     1.616    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X13Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.353%)  route 0.326ns (63.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.191     1.585    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.630 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.134     1.764    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.743%)  route 0.393ns (65.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.417 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.265     1.682    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.128     1.854    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.838    -0.835    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.043%)  route 0.405ns (65.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.416 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.214     1.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.675 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.191     1.866    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.305ns (48.906%)  route 0.319ns (51.094%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.191     1.585    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.630 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.127     1.757    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[16]
    SLICE_X11Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__73/O
                         net (fo=1, routed)           0.000     1.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/I167_out
    SLICE_X11Y85         MUXF7 (Prop_muxf7_I1_O)      0.074     1.876 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.876    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X11Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X11Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.288%)  route 0.449ns (70.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.191     1.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.258     1.887    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.556%)  route 0.433ns (67.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.416 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.305     1.721    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.128     1.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.838    -0.835    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.572%)  route 0.433ns (67.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.417 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.199     1.616    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.661 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.233     1.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[19]
    SLICE_X14Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.642ns (31.157%)  route 1.419ns (68.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     4.146 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.974     5.120    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X13Y106        LUT2 (Prop_lut2_I0_O)        0.124     5.244 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.445     5.689    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 2.126ns (43.571%)  route 2.753ns (56.429%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     6.744    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.117 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     7.829    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.435     8.388    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 2.126ns (43.669%)  route 2.742ns (56.331%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     6.744    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.117 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     7.829    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.424     8.377    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.038ns  (logic 0.766ns (25.217%)  route 2.272ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.592     5.742    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.866 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.680     6.546    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.670 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     6.670    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y96         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.498ns  (logic 1.505ns (60.236%)  route 0.993ns (39.764%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.131    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.766ns (32.842%)  route 1.566ns (67.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.391     5.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.665 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.176     5.841    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.965 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.965    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 0.766ns (32.885%)  route 1.563ns (67.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.391     5.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.665 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.173     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.962    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.057%)  route 1.350ns (69.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.645     3.642    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456     4.098 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.350     5.447    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.571    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X12Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.642ns (44.111%)  route 0.813ns (55.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.813     4.964    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.088 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.088    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.519    -1.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.456ns (33.051%)  route 0.924ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.456     4.084 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.924     5.008    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588    -1.433    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.766%)  route 0.518ns (71.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.368     1.830    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X13Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     2.025    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565     1.292    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.164     1.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.561    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.293    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.149     1.583    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.837    -0.836    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.294    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.599    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.839    -0.834    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.093     1.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X9Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.600 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.600    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.624%)  route 0.166ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.293    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDCE (Prop_fdce_C_Q)         0.164     1.457 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.166     1.623    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.837    -0.836    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.110%)  route 0.254ns (54.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568     1.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     1.459 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.254     1.713    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X15Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.099%)  route 0.327ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.327     1.766    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X5Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X5Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.444%)  route 0.283ns (57.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568     1.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     1.459 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.283     1.742    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.787 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.976%)  route 0.382ns (73.024%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.382     1.821    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 1.490ns (24.504%)  route 4.590ns (75.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.590     6.080    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.504    -1.516    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 1.631ns (32.340%)  route 3.412ns (67.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.968     4.475    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.599 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.445     5.043    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.411%)  route 1.416ns (81.589%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.267     1.541    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.586 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     1.736    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.257ns (10.789%)  route 2.129ns (89.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.129     2.386    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.826    -0.847    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.124     0.352 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.100    -0.484 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.124     0.352 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  mbdesign_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.100    -0.484 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.836ns  (logic 3.505ns (60.061%)  route 2.331ns (39.939%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     7.576    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.949 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     8.660    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.784 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.435     9.219    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.343    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 3.505ns (60.175%)  route 2.320ns (39.825%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     7.576    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.949 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     8.660    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.784 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.424     9.208    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.332 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.332    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 1.338ns (35.893%)  route 2.390ns (64.107%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.635     3.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.089     5.067    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.318     5.385 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.301     6.686    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.328     7.014 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__82/O
                         net (fo=1, routed)           0.000     7.014    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I1_O)      0.214     7.228 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.516    -1.504    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 1.290ns (34.691%)  route 2.429ns (65.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637     3.503    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.419     3.922 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.265     5.187    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y83         LUT5 (Prop_lut5_I1_O)        0.327     5.514 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.163     6.677    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[22]
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.332     7.009 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__133/O
                         net (fo=1, routed)           0.000     7.009    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I0133_out
    SLICE_X15Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.221    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.517    -1.503    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 1.148ns (31.172%)  route 2.535ns (68.828%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.954 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.110     5.063    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.152     5.215 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.425     6.640    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.326     6.966 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__13/O
                         net (fo=1, routed)           0.000     6.966    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I1115_out
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     7.180 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.180    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X12Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.520    -1.500    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X12Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 1.172ns (33.612%)  route 2.315ns (66.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.635     3.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.076     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.239     6.423    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[9]
    SLICE_X15Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.749 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__185/O
                         net (fo=1, routed)           0.000     6.749    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I037_out
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I0_O)      0.238     6.987 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.987    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.157ns (33.235%)  route 2.324ns (66.765%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     3.955 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.078     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.246     6.431    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.332     6.763 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     6.763    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I119_out
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.980 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.980    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X15Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 2.884ns (83.478%)  route 0.571ns (16.522%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642     3.508    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.125 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.571     5.695    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.555 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.962    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.185ns (34.246%)  route 2.275ns (65.754%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y81          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     3.955 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.078     5.033    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y81          LUT5 (Prop_lut5_I1_O)        0.152     5.185 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.197     6.382    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X13Y87         LUT3 (Prop_lut3_I2_O)        0.332     6.714 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__9/O
                         net (fo=1, routed)           0.000     6.714    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I1107_out
    SLICE_X13Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     6.959 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.959    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X13Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.520    -1.500    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X13Y87         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 1.157ns (33.778%)  route 2.268ns (66.222%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y80          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.954 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           1.084     5.038    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.153     5.191 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.184     6.375    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[6]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.331     6.706 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.000     6.706    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I123_out
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     6.923 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.923    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X15Y93         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X15Y93         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.250    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.170     1.561    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X10Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        -2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.397 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.173     1.570    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X12Y104        FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y104        FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.527%)  route 0.232ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.128     1.384 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.232     1.616    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X13Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.353%)  route 0.326ns (63.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.191     1.585    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.630 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.134     1.764    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.743%)  route 0.393ns (65.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.417 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.265     1.682    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.128     1.854    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.838    -0.835    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.043%)  route 0.405ns (65.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.416 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.214     1.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.675 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.191     1.866    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.305ns (48.906%)  route 0.319ns (51.094%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.191     1.585    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.630 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.127     1.757    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[16]
    SLICE_X11Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__73/O
                         net (fo=1, routed)           0.000     1.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/I167_out
    SLICE_X11Y85         MUXF7 (Prop_muxf7_I1_O)      0.074     1.876 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.876    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X11Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X11Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.288%)  route 0.449ns (70.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.191     1.584    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.258     1.887    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.556%)  route 0.433ns (67.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.416 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.305     1.721    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.128     1.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.838    -0.835    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y82         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.572%)  route 0.433ns (67.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.417 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.199     1.616    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.661 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.233     1.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[19]
    SLICE_X14Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y85         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.642ns (31.157%)  route 1.419ns (68.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     4.146 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.974     5.120    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X13Y106        LUT2 (Prop_lut2_I0_O)        0.124     5.244 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.445     5.689    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.508    -1.513    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 2.126ns (43.571%)  route 2.753ns (56.429%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     6.744    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.117 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     7.829    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.435     8.388    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 2.126ns (43.669%)  route 2.742ns (56.331%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.613     6.744    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.373     7.117 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.712     7.829    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.424     8.377    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X12Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.038ns  (logic 0.766ns (25.217%)  route 2.272ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.592     5.742    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.866 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.680     6.546    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.670 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     6.670    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y96         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.498ns  (logic 1.505ns (60.236%)  route 0.993ns (39.764%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.993     5.144    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.724 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.131 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.131    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.766ns (32.842%)  route 1.566ns (67.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.391     5.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.665 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.176     5.841    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.965 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.965    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 0.766ns (32.885%)  route 1.563ns (67.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.391     5.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.665 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.173     5.838    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.962 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.962    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.057%)  route 1.350ns (69.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.645     3.642    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456     4.098 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.350     5.447    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.571    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X12Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.642ns (44.111%)  route 0.813ns (55.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.636     3.633    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     4.151 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.813     4.964    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.088 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.088    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.519    -1.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.456ns (33.051%)  route 0.924ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.456     4.084 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.924     5.008    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588    -1.433    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.766%)  route 0.518ns (71.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.368     1.830    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X13Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     2.025    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y106        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565     1.292    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.164     1.456 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.561    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.836    -0.837    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.293    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.149     1.583    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.837    -0.836    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.294    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.599    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.839    -0.834    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X15Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.093     1.555    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X9Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.600 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.600    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.624%)  route 0.166ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.293    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDCE (Prop_fdce_C_Q)         0.164     1.457 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.166     1.623    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.837    -0.836    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.110%)  route 0.254ns (54.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568     1.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     1.459 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.254     1.713    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X15Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.099%)  route 0.327ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.327     1.766    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X5Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X5Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.444%)  route 0.283ns (57.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568     1.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     1.459 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.283     1.742    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.787 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.841    -0.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y85         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.976%)  route 0.382ns (73.024%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.382     1.821    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.868    -0.804    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X4Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 0.248ns (5.348%)  route 4.390ns (94.652%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.215     3.215    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.339 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.175     4.514    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.638 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.638    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 0.248ns (5.466%)  route 4.289ns (94.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.791     2.791    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X9Y107         LUT6 (Prop_lut6_I5_O)        0.124     2.915 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.499     4.413    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124     4.537 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.537    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     3.191    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 0.248ns (5.587%)  route 4.191ns (94.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.215     3.215    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.339 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.976     4.315    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.439 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.439    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 0.248ns (5.666%)  route 4.129ns (94.334%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.791     2.791    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X9Y107         LUT6 (Prop_lut6_I5_O)        0.124     2.915 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.339     4.253    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y103         LUT3 (Prop_lut3_I2_O)        0.124     4.377 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.377    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     3.191    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 0.248ns (5.762%)  route 4.056ns (94.238%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.791     2.791    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X9Y107         LUT6 (Prop_lut6_I5_O)        0.124     2.915 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.266     4.180    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.304 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.304    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     3.191    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 0.152ns (3.618%)  route 4.050ns (96.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.100     3.100    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.152     3.252 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          0.950     4.202    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y109        FDPE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 0.152ns (3.618%)  route 4.050ns (96.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.100     3.100    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.152     3.252 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          0.950     4.202    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 0.152ns (3.618%)  route 4.050ns (96.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.100     3.100    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.152     3.252 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          0.950     4.202    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y109        FDPE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 0.152ns (3.618%)  route 4.050ns (96.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.100     3.100    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.152     3.252 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          0.950     4.202    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 0.152ns (3.618%)  route 4.050ns (96.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.100     3.100    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.152     3.252 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          0.950     4.202    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.731     0.731    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.731     0.731    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.731     0.731    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.731     0.731    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.731     0.731    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.802     0.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.802     0.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.802     0.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.802     0.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.802     0.802    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.645    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.853ns (36.962%)  route 3.160ns (63.038%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.585     3.825    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.373     4.198 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     4.198    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.762%)  route 1.862ns (78.238%))
  Logic Levels:           0  
  Clock Path Skew:        4.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.646    -0.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          1.862     1.487    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X4Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X4Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.507%)  route 1.882ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         1.882     1.428    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     3.191    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 0.518ns (38.761%)  route 0.818ns (61.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.818     0.444    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.514     3.115    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.198%)  route 0.710ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.710     0.396    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.676%)  route 0.822ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.644    -0.896    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.822     0.382    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.123    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.088%)  route 0.808ns (63.912%))
  Logic Levels:           0  
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.808     0.371    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.395%)  route 0.797ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.644    -0.896    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.797     0.357    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.520     3.122    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.444%)  route 0.622ns (54.556%))
  Logic Levels:           0  
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.622     0.309    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.456ns (38.397%)  route 0.732ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.732     0.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.936%)  route 0.289ns (44.064%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.512    -1.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y102        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.289    -0.853    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X10Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.130 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.280    -0.850    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.643     3.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.466%)  route 0.283ns (43.534%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.283    -0.845    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.646     3.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.903%)  route 0.301ns (45.097%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.512    -1.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.301    -0.840    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.418ns (60.143%)  route 0.277ns (39.857%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.277    -0.801    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.278    -0.800    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.278    -0.800    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        5.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    -1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588    -1.433    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.367    -1.066 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.278    -0.788    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.710     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.418ns (58.603%)  route 0.295ns (41.397%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y97          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.418    -1.077 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.295    -0.782    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.646     3.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.138%)  route 0.287ns (43.862%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589    -1.432    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.367    -1.065 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.287    -0.778    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.710     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.853ns (36.962%)  route 3.160ns (63.038%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.724    -0.816    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y92          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           1.575     1.216    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[12]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.340 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.340    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.741 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.741    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.855 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.855    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.969 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.240 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.585     3.825    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.373     4.198 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     4.198    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.762%)  route 1.862ns (78.238%))
  Logic Levels:           0  
  Clock Path Skew:        4.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.646    -0.894    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y95         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          1.862     1.487    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X4Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X4Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.507%)  route 1.882ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.630    -0.910    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X9Y106         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         1.882     1.428    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     3.191    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 0.518ns (38.761%)  route 0.818ns (61.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.818     0.444    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.514     3.115    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y104        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.198%)  route 0.710ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.710     0.396    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.676%)  route 0.822ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.644    -0.896    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.822     0.382    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.123    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.088%)  route 0.808ns (63.912%))
  Logic Levels:           0  
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.808     0.371    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.395%)  route 0.797ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.644    -0.896    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y90         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.797     0.357    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.520     3.122    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.444%)  route 0.622ns (54.556%))
  Logic Levels:           0  
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X6Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.622     0.309    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591     3.192    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.456ns (38.397%)  route 0.732ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.647    -0.893    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.732     0.295    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.936%)  route 0.289ns (44.064%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.512    -1.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y102        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.289    -0.853    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X10Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.523    -1.497    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y91         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.130 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.280    -0.850    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.643     3.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y92         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.466%)  route 0.283ns (43.534%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y98          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.283    -0.845    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.646     3.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.903%)  route 0.301ns (45.097%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.512    -1.509    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y101        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.301    -0.840    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X11Y103        FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.418ns (60.143%)  route 0.277ns (39.857%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.277    -0.801    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.278    -0.800    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        5.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.524    -1.496    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y93          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.418    -1.078 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.278    -0.800    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.644     3.510    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y94          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        5.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    -1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.588    -1.433    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y101         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.367    -1.066 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.278    -0.788    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.710     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X5Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.418ns (58.603%)  route 0.295ns (41.397%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.525    -1.495    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y97          FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.418    -1.077 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.295    -0.782    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.646     3.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y98         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.138%)  route 0.287ns (43.862%))
  Logic Levels:           0  
  Clock Path Skew:        5.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.589    -1.432    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.367    -1.065 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.287    -0.778    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.710     3.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y103         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.372ns  (logic 1.812ns (24.579%)  route 5.560ns (75.421%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.894    23.567    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.150    23.717 f  mbdesign_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.828    24.545    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.326    24.871 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.848    25.719    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.843 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.848    26.691    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X12Y106        LUT2 (Prop_lut2_I0_O)        0.150    26.841 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.470    27.311    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X12Y106        LUT6 (Prop_lut6_I0_O)        0.355    27.666 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.666    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.812ns (24.589%)  route 5.557ns (75.411%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.894    23.567    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.150    23.717 f  mbdesign_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.828    24.545    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.326    24.871 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.848    25.719    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.843 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.848    26.691    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X12Y106        LUT2 (Prop_lut2_I0_O)        0.150    26.841 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.467    27.308    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X12Y106        LUT6 (Prop_lut6_I0_O)        0.355    27.663 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.663    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 1.431ns (22.011%)  route 5.070ns (77.989%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.673 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.894    23.567    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.150    23.717 r  mbdesign_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.828    24.545    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.326    24.871 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.848    25.719    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.843 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.828    26.671    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.795 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.795    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X11Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.514     3.115    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.063ns (20.882%)  route 4.028ns (79.118%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.587    25.384    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.123    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRL16E                                       r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.063ns (20.882%)  route 4.028ns (79.118%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.587    25.384    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X10Y88         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.123    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X10Y88         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.063ns (21.472%)  route 3.888ns (78.528%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.447    25.244    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X10Y89         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.124    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X10Y89         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.063ns (22.603%)  route 3.640ns (77.397%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.200    24.997    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X10Y94         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.524     3.126    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X10Y94         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.063ns (22.855%)  route 3.588ns (77.145%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.148    24.945    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X10Y91         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.125    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X10Y91         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.063ns (23.046%)  route 3.549ns (76.954%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.109    24.906    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X10Y92         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.125    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X10Y92         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.486ns  (logic 1.063ns (23.695%)  route 3.423ns (76.305%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    3.627ns = ( 20.294 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.631    20.294    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.459    20.753 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.032    21.785    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124    21.909 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.549    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.153    22.702 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.768    23.470    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I5_O)        0.327    23.797 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.983    24.780    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X10Y96         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.601 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.524     3.126    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X10Y96         SRLC16E                                      r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.780%)  route 0.291ns (58.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.571     1.298    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y106         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.291     1.753    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.798    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.644    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.829%)  route 0.197ns (48.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.141    18.272    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X10Y108        LUT6 (Prop_lut6_I0_O)        0.045    18.317 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.372    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.829%)  route 0.197ns (48.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.141    18.272    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X10Y108        LUT6 (Prop_lut6_I0_O)        0.045    18.317 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.372    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.829%)  route 0.197ns (48.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.141    18.272    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X10Y108        LUT6 (Prop_lut6_I0_O)        0.045    18.317 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.372    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.829%)  route 0.197ns (48.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.141    18.272    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X10Y108        LUT6 (Prop_lut6_I0_O)        0.045    18.317 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.372    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.212ns (48.763%)  route 0.223ns (51.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.223    18.353    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X9Y108         LUT5 (Prop_lut5_I1_O)        0.045    18.398 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.398    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X9Y108         FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y108         FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.071ns (4.093%)  route 1.664ns (95.907%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.731    18.125    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.045    18.170 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.231    18.401    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X9Y108         FDPE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y108         FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.597%)  route 0.378ns (66.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 18.309 - 16.667 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.146    18.109 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.127    18.236    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y107         LUT1 (Prop_lut1_I0_O)        0.045    18.281 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.251    18.532    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773    17.440    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.469 f  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840    18.309    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y107         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.212ns (35.459%)  route 0.386ns (64.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.167    18.130 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.197    18.328    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y108         LUT6 (Prop_lut6_I3_O)        0.045    18.373 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.189    18.561    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X10Y107        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y107        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.914%)  route 0.447ns (70.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.297ns = ( 17.963 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.570    17.963    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.146    18.109 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.259    18.369    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.045    18.414 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.188    18.602    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X12Y109        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.773     0.773    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.802 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.643    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y109        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.929     3.339    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.512    19.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.929     3.339    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.512    19.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.929     3.339    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.512    19.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.929     3.339    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y109        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.512    19.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y109        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.068%)  route 2.924ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.639     3.048    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y108        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.227    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.068%)  route 2.924ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.639     3.048    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y108        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.227    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.068%)  route 2.924ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.639     3.048    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y108        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.227    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.068%)  route 2.924ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.286     2.286    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.410 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.639     3.048    mbdesign_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X10Y108        FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.227    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.999ns  (logic 0.124ns (4.135%)  route 2.875ns (95.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.449     2.449    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y108         LUT6 (Prop_lut6_I4_O)        0.124     2.573 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.426     2.999    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.589     3.303    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.999ns  (logic 0.124ns (4.135%)  route 2.875ns (95.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.449     2.449    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y108         LUT6 (Prop_lut6_I4_O)        0.124     2.573 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.426     2.999    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.589     3.303    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.043ns (4.328%)  route 0.951ns (95.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.043     0.935 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.994    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840     1.690    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.043ns (4.328%)  route 0.951ns (95.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.043     0.935 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.994    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840     1.690    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.043ns (4.328%)  route 0.951ns (95.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.043     0.935 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.994    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840     1.690    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.043ns (4.328%)  route 0.951ns (95.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.043     0.935 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.994    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840     1.690    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y109         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.122    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.869%)  route 0.815ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        4.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.639    -0.901    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.815     0.371    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y82         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.456ns (35.797%)  route 0.818ns (64.203%))
  Logic Levels:           0  
  Clock Path Skew:        4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.635    -0.905    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.818     0.369    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.699%)  route 0.754ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.641    -0.899    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y86         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.754     0.311    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X14Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.414%)  route 0.731ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.634    -0.906    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.731     0.281    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y80         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.510     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.467%)  route 0.621ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        4.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.621     0.230    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.467%)  route 0.621ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        4.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.621     0.230    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.418ns (44.596%)  route 0.519ns (55.404%))
  Logic Levels:           0  
  Clock Path Skew:        5.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.509    -1.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.418    -1.094 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.519    -0.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.418ns (44.596%)  route 0.519ns (55.404%))
  Logic Levels:           0  
  Clock Path Skew:        5.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.509    -1.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.418    -1.094 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.519    -0.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.367ns (37.447%)  route 0.613ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        5.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.513    -1.507    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.140 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.613    -0.527    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y80         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.629    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.367ns (36.605%)  route 0.636ns (63.395%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.519    -1.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y86         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.134 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.636    -0.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X14Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.633     3.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.367ns (34.498%)  route 0.697ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        5.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.514    -1.506    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.139 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.697    -0.442    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.633     3.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.367ns (34.613%)  route 0.693ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    -1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.518    -1.502    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.135 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.693    -0.442    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y82         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.635     3.632    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.869%)  route 0.815ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        4.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.639    -0.901    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.815     0.371    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y82         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.456ns (35.797%)  route 0.818ns (64.203%))
  Logic Levels:           0  
  Clock Path Skew:        4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.635    -0.905    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.818     0.369    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.699%)  route 0.754ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.641    -0.899    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y86         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.754     0.311    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X14Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.414%)  route 0.731ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.634    -0.906    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.731     0.281    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y80         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.510     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.467%)  route 0.621ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        4.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.621     0.230    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.467%)  route 0.621ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        4.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.631    -0.909    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.621     0.230    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.418ns (44.596%)  route 0.519ns (55.404%))
  Logic Levels:           0  
  Clock Path Skew:        5.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.509    -1.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.418    -1.094 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.519    -0.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.418ns (44.596%)  route 0.519ns (55.404%))
  Logic Levels:           0  
  Clock Path Skew:        5.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.509    -1.512    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y102         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.418    -1.094 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.519    -0.575    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y105         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.628    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.367ns (37.447%)  route 0.613ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        5.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.513    -1.507    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y80         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.140 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.613    -0.527    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y80         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.632     3.629    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.367ns (36.605%)  route 0.636ns (63.395%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.519    -1.501    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y86         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.134 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.636    -0.499    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X14Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.633     3.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.367ns (34.498%)  route 0.697ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        5.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.514    -1.506    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y81         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.139 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.697    -0.442    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y81         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.633     3.630    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.367ns (34.613%)  route 0.693ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    -1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.518    -1.502    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y84         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.135 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.693    -0.442    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y82         FDCE                                         f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.635     3.632    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.886ns (19.759%)  route 3.598ns (80.241%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.743     7.982    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.510     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y80         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.886ns (19.807%)  route 3.587ns (80.193%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.732     7.971    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.886ns (20.410%)  route 3.455ns (79.590%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.600     7.839    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.228    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.886ns (20.442%)  route 3.448ns (79.558%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.593     7.832    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.226    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.886ns (21.139%)  route 3.305ns (78.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     7.689    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514     3.229    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.886ns (21.139%)  route 3.305ns (78.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     7.689    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514     3.229    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.886ns (21.139%)  route 3.305ns (78.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     7.689    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.514     3.229    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 0.886ns (24.596%)  route 2.716ns (75.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.120     6.239 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861     7.100    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522     3.237    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y97         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 0.890ns (28.863%)  route 2.194ns (71.137%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     6.243 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.339     6.582    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 0.890ns (28.863%)  route 2.194ns (71.137%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.769     1.769    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.865 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.633     3.498    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y106        FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.016 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.616     4.632    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I0_O)        0.124     4.756 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.421    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.545 f  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.574     6.119    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     6.243 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.339     6.582    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.511     3.225    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.283    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.148     1.431 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.074     1.505    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.718    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.835%)  route 0.064ns (28.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.283    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.447 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.064     1.511    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.718    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.471%)  route 0.089ns (37.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.283    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.148     1.431 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.089     1.520    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.718    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.256    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y104         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.124     1.521    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.841     1.691    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y105         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.538%)  route 0.128ns (46.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148     1.400 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.128     1.528    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.835     1.684    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y81         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.219%)  route 0.141ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148     1.400 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.141     1.541    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.686    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y83         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.611%)  route 0.136ns (45.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.283    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.447 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.136     1.583    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.718    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y108         FDRE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.255    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDCE (Prop_fdce_C_Q)         0.141     1.396 r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.200     1.596    mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840     1.690    mbdesign_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y108        FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.373%)  route 0.201ns (57.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.252    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y82         FDRE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148     1.400 r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.201     1.601    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.836     1.685    mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y82         FDCE                                         r  mbdesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.356 - 16.667 ) 
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.659     0.659    mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.685 r  mbdesign_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.255    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y108         FDPE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.396 f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.206     1.602    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X9Y107         FDCE                                         f  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.840    18.356    mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y107         FDCE                                         r  mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 4.652ns (46.311%)  route 5.393ns (53.689%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.823     1.719    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.154     1.873 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0/O
                         net (fo=1, routed)           3.561     5.434    segs_0_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.214 r  segs_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.214    segs_0[6]
    T10                                                               r  segs_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.397ns (45.003%)  route 5.374ns (54.997%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.823     1.719    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     1.843 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[5]_INST_0/O
                         net (fo=1, routed)           3.542     5.385    segs_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.940 r  segs_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.940    segs_0[5]
    R10                                                               r  segs_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.073ns (43.054%)  route 5.388ns (56.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.632    -0.908    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y71         FDSE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.390 r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.388     4.998    usb_uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.553 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.553    usb_uart_txd
    D4                                                                r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.606ns (49.297%)  route 4.737ns (50.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.017     1.912    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.064 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[2]_INST_0/O
                         net (fo=1, routed)           2.711     4.776    segs_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736     8.511 r  segs_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.511    segs_0[2]
    P15                                                               r  segs_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.403ns (47.336%)  route 4.898ns (52.664%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.017     1.912    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     2.036 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[1]_INST_0/O
                         net (fo=1, routed)           2.873     4.909    segs_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.470 r  segs_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.470    segs_0[1]
    T11                                                               r  segs_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.522ns (50.728%)  route 4.392ns (49.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.858     0.446    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.327     0.773 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[2]_INST_0/O
                         net (fo=1, routed)           3.535     4.307    EN_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.084 r  EN_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.084    EN_0[2]
    T9                                                                r  EN_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.392ns (52.657%)  route 3.949ns (47.343%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.915    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     2.039 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[3]_INST_0/O
                         net (fo=1, routed)           1.921     3.960    segs_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.510 r  segs_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.510    segs_0[3]
    K13                                                               r  segs_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 4.571ns (54.903%)  route 3.755ns (45.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.915    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.067 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[4]_INST_0/O
                         net (fo=1, routed)           1.727     3.794    segs_0_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701     7.495 r  segs_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.495    segs_0[4]
    K16                                                               r  segs_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.379ns (52.949%)  route 3.892ns (47.051%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.818     1.713    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     1.837 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[0]_INST_0/O
                         net (fo=1, routed)           2.065     3.902    segs_0_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.440 r  segs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.440    segs_0[0]
    L18                                                               r  segs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.352ns (63.412%)  route 2.511ns (36.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.694     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.152     0.471 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[0]_INST_0/O
                         net (fo=1, routed)           1.817     2.288    EN_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     6.031 r  EN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.031    EN_0[0]
    J17                                                               r  EN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.422ns (72.478%)  route 0.540ns (27.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.258    -0.167    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.045    -0.122 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[1]_INST_0/O
                         net (fo=1, routed)           0.282     0.160    EN_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.396 r  EN_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.396    EN_0[1]
    J18                                                               r  EN_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.480ns (71.031%)  route 0.603ns (28.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.189    -0.249    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.099    -0.150 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[3]_INST_0/O
                         net (fo=1, routed)           0.414     0.264    EN_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.517 r  EN_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.517    EN_0[3]
    J14                                                               r  EN_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.534ns (72.998%)  route 0.568ns (27.002%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.189    -0.249    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.103    -0.146 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[0]_INST_0/O
                         net (fo=1, routed)           0.378     0.232    EN_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     1.536 r  EN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.536    EN_0[0]
    J17                                                               r  EN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.496ns (66.484%)  route 0.754ns (33.516%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.242     0.004    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.049     0.053 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[4]_INST_0/O
                         net (fo=1, routed)           0.370     0.422    segs_0_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     1.683 r  segs_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.683    segs_0[4]
    K16                                                               r  segs_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.469ns (63.863%)  route 0.831ns (36.137%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.285    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.182    -0.058    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.045    -0.013 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[0]_INST_0/O
                         net (fo=1, routed)           0.508     0.495    segs_0_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.733 r  segs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.733    segs_0[0]
    L18                                                               r  segs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.482ns (64.026%)  route 0.833ns (35.974%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.242     0.004    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.049 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[3]_INST_0/O
                         net (fo=1, routed)           0.448     0.496    segs_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.747 r  segs_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.747    segs_0[3]
    K13                                                               r  segs_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.530ns (56.439%)  route 1.181ns (43.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.241     0.003    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.048     0.051 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[2]_INST_0/O
                         net (fo=1, routed)           0.797     0.848    segs_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.296     2.144 r  segs_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    segs_0[2]
    P15                                                               r  segs_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.492ns (54.946%)  route 1.224ns (45.054%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.241     0.003    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.048 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[1]_INST_0/O
                         net (fo=1, routed)           0.840     0.887    segs_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.149 r  segs_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.149    segs_0[1]
    T11                                                               r  segs_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.520ns (52.266%)  route 1.388ns (47.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.258    -0.167    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.042    -0.125 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[2]_INST_0/O
                         net (fo=1, routed)           1.130     1.005    EN_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     2.342 r  EN_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.342    EN_0[2]
    T9                                                                r  EN_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.487ns (50.254%)  route 1.472ns (49.746%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.285    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.185    -0.054    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.045    -0.009 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[5]_INST_0/O
                         net (fo=1, routed)           1.145     1.136    segs_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.392 r  segs_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.392    segs_0[5]
    R10                                                               r  segs_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mbdesign_clk_wiz_1_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 4.652ns (46.311%)  route 5.393ns (53.689%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.823     1.719    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.154     1.873 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0/O
                         net (fo=1, routed)           3.561     5.434    segs_0_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.214 r  segs_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.214    segs_0[6]
    T10                                                               r  segs_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.397ns (45.003%)  route 5.374ns (54.997%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.823     1.719    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     1.843 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[5]_INST_0/O
                         net (fo=1, routed)           3.542     5.385    segs_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.940 r  segs_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.940    segs_0[5]
    R10                                                               r  segs_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.073ns (43.054%)  route 5.388ns (56.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.632    -0.908    mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y71         FDSE                                         r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.390 r  mbdesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.388     4.998    usb_uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.553 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.553    usb_uart_txd
    D4                                                                r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.606ns (49.297%)  route 4.737ns (50.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.017     1.912    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.064 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[2]_INST_0/O
                         net (fo=1, routed)           2.711     4.776    segs_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736     8.511 r  segs_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.511    segs_0[2]
    P15                                                               r  segs_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.403ns (47.336%)  route 4.898ns (52.664%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.017     1.912    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     2.036 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[1]_INST_0/O
                         net (fo=1, routed)           2.873     4.909    segs_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.470 r  segs_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.470    segs_0[1]
    T11                                                               r  segs_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.522ns (50.728%)  route 4.392ns (49.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.858     0.446    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.327     0.773 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[2]_INST_0/O
                         net (fo=1, routed)           3.535     4.307    EN_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.084 r  EN_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.084    EN_0[2]
    T9                                                                r  EN_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.392ns (52.657%)  route 3.949ns (47.343%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.915    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     2.039 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[3]_INST_0/O
                         net (fo=1, routed)           1.921     3.960    segs_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.510 r  segs_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.510    segs_0[3]
    K13                                                               r  segs_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 4.571ns (54.903%)  route 3.755ns (45.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.915    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.067 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[4]_INST_0/O
                         net (fo=1, routed)           1.727     3.794    segs_0_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701     7.495 r  segs_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.495    segs_0[4]
    K16                                                               r  segs_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.379ns (52.949%)  route 3.892ns (47.051%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           1.009     0.596    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/y[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.299     0.895 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.818     1.713    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.124     1.837 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[0]_INST_0/O
                         net (fo=1, routed)           2.065     3.902    segs_0_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.440 r  segs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.440    segs_0[0]
    L18                                                               r  segs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.352ns (63.412%)  route 2.511ns (36.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.709    -0.831    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.694     0.319    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.152     0.471 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[0]_INST_0/O
                         net (fo=1, routed)           1.817     2.288    EN_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     6.031 r  EN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.031    EN_0[0]
    J17                                                               r  EN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.422ns (72.478%)  route 0.540ns (27.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.258    -0.167    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.045    -0.122 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[1]_INST_0/O
                         net (fo=1, routed)           0.282     0.160    EN_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.396 r  EN_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.396    EN_0[1]
    J18                                                               r  EN_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.480ns (71.031%)  route 0.603ns (28.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.189    -0.249    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.099    -0.150 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[3]_INST_0/O
                         net (fo=1, routed)           0.414     0.264    EN_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.517 r  EN_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.517    EN_0[3]
    J14                                                               r  EN_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.534ns (72.998%)  route 0.568ns (27.002%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[1]/Q
                         net (fo=9, routed)           0.189    -0.249    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.103    -0.146 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[0]_INST_0/O
                         net (fo=1, routed)           0.378     0.232    EN_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     1.536 r  EN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.536    EN_0[0]
    J17                                                               r  EN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.496ns (66.484%)  route 0.754ns (33.516%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.242     0.004    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.049     0.053 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[4]_INST_0/O
                         net (fo=1, routed)           0.370     0.422    segs_0_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     1.683 r  segs_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.683    segs_0[4]
    K16                                                               r  segs_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.469ns (63.863%)  route 0.831ns (36.137%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.285    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.182    -0.058    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.045    -0.013 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[0]_INST_0/O
                         net (fo=1, routed)           0.508     0.495    segs_0_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.733 r  segs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.733    segs_0[0]
    L18                                                               r  segs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.482ns (64.026%)  route 0.833ns (35.974%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.242     0.004    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.049 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[3]_INST_0/O
                         net (fo=1, routed)           0.448     0.496    segs_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.747 r  segs_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.747    segs_0[3]
    K13                                                               r  segs_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.530ns (56.439%)  route 1.181ns (43.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.241     0.003    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.048     0.051 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[2]_INST_0/O
                         net (fo=1, routed)           0.797     0.848    segs_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.296     2.144 r  segs_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    segs_0[2]
    P15                                                               r  segs_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.492ns (54.946%)  route 1.224ns (45.054%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[2]/Q
                         net (fo=5, routed)           0.143    -0.283    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 f  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.241     0.003    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.048 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[1]_INST_0/O
                         net (fo=1, routed)           0.840     0.887    segs_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.149 r  segs_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.149    segs_0[1]
    T11                                                               r  segs_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.520ns (52.266%)  route 1.388ns (47.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.598    -0.566    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/s00_axi_aclk
    SLICE_X1Y104         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/FSM_sequential_y_reg[0]/Q
                         net (fo=10, routed)          0.258    -0.167    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/y[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.042    -0.125 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/EN[2]_INST_0/O
                         net (fo=1, routed)           1.130     1.005    EN_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     2.342 r  EN_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.342    EN_0[2]
    T9                                                                r  EN_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.487ns (50.254%)  route 1.472ns (49.746%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.597    -0.567    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/s00_axi_aclk
    SLICE_X0Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Qt_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.285    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/Q_2[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.185    -0.054    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/omux__11[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.045    -0.009 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/BCD2/segs[5]_INST_0/O
                         net (fo=1, routed)           1.145     1.136    segs_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.392 r  segs_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.392    segs_0[5]
    R10                                                               r  segs_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mbdesign_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mbdesign_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mbdesign_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    mbdesign_i/clk_wiz_1/inst/clkfbout_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  mbdesign_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    mbdesign_i/clk_wiz_1/inst/clkfbout_buf_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mbdesign_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clkfbout_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mbdesign_i/clk_wiz_1/inst/clkfbout_buf_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mbdesign_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mbdesign_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mbdesign_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    mbdesign_i/clk_wiz_1/inst/clkfbout_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  mbdesign_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    mbdesign_i/clk_wiz_1/inst/clkfbout_buf_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mbdesign_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clkfbout_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mbdesign_i/clk_wiz_1/inst/clkfbout_buf_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.648ns (33.354%)  route 3.293ns (66.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.833     4.941    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.648ns (33.354%)  route 3.293ns (66.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.833     4.941    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.045ns (2.990%)  route 1.460ns (97.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.460     1.460    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.505 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.505    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y104        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y104        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.337ns (20.854%)  route 1.277ns (79.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.328     1.614    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mbdesign_clk_wiz_1_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[16]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[17]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[18]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.648ns (32.373%)  route 3.443ns (67.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.983     5.091    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y110         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[19]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[10]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[11]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[8]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.648ns (33.302%)  route 3.301ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.841     4.949    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.586    -1.435    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y108         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[9]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.648ns (33.354%)  route 3.293ns (66.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.833     4.941    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.648ns (33.354%)  route 3.293ns (66.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.984    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     4.108 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.833     4.941    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        1.585    -1.436    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.045ns (2.990%)  route 1.460ns (97.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.460     1.460    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.505 r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.505    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y104        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.840    -0.833    mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y104        FDRE                                         r  mbdesign_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[0]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[1]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[2]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.337ns (21.821%)  route 1.206ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.257     1.542    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.867    -0.805    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y106         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[3]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[4]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[5]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[6]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.337ns (21.647%)  route 1.218ns (78.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.555    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y107         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[7]/C

Slack:                    inf
  Source:                 pause_0
                            (input port)
  Destination:            mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mbdesign_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.337ns (20.854%)  route 1.277ns (79.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  pause_0 (IN)
                         net (fo=0)                   0.000     0.000    pause_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  pause_0_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.240    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/pause
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt[0]_i_1/O
                         net (fo=20, routed)          0.328     1.614    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/sel
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mbdesign_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mbdesign_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mbdesign_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mbdesign_i/clk_wiz_1/inst/clk_in1_mbdesign_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mbdesign_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mbdesign_i/clk_wiz_1/inst/clk_out1_mbdesign_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mbdesign_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1765, routed)        0.866    -0.806    mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/s00_axi_aclk
    SLICE_X4Y109         FDCE                                         r  mbdesign_i/dig_stopwatch_0/U0/dig_stopwatch_v1_0_S00_AXI_inst/UUI/generic_pulse/Qt_reg[12]/C





