Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 31 17:07:50 2022
| Host         : ashwin--Y540-U running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.105        0.000                      0                 2098        0.050        0.000                      0                 2098        9.020        0.000                       0                   920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.105        0.000                      0                 2098        0.050        0.000                      0                 2098        9.020        0.000                       0                   920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 4.480ns (42.405%)  route 6.085ns (57.595%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.711 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__6/O[3]
                         net (fo=3, routed)           0.715    12.426    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[31]
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.300    12.726 r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[18]_i_2/O
                         net (fo=1, routed)           0.459    13.185    design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[18]_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.326    13.511 r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[18]_i_1/O
                         net (fo=1, routed)           0.000    13.511    design_1_i/CordicAccelerator_0/inst/inst/controller/nextControlRegister[18]
    SLICE_X35Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.481    22.660    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[18]/C
                         clock pessimism              0.229    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.029    22.616    design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.817ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 3.552ns (35.789%)  route 6.373ns (64.211%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.653     2.947    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/Q
                         net (fo=45, routed)          2.676     6.141    design_1_i/CordicAccelerator_0/inst/inst/controller/Q[31]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.265 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__0_i_12/O
                         net (fo=4, routed)           1.070     7.335    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__0_i_12_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_6/O
                         net (fo=4, routed)           0.783     8.242    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_6_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.366 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_16/O
                         net (fo=1, routed)           0.000     8.366    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_16_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.916    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_7_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.229 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__2_i_7/O[3]
                         net (fo=1, routed)           0.598     9.826    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltay0[16]
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.306    10.132 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__3_i_4/O
                         net (fo=1, routed)           0.000    10.132    design_1_i/CordicAccelerator_0/inst/inst/core/yValue_reg[19][0]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.645 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.645    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.762    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.879 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.194 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__6/O[3]
                         net (fo=2, routed)           0.460    11.654    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.yResult[31]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.307    11.961 r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[20]_i_2/O
                         net (fo=2, routed)           0.787    12.748    design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[20]_i_2_n_0
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.872 r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[20]_i_1/O
                         net (fo=1, routed)           0.000    12.872    design_1_i/CordicAccelerator_0/inst/inst/controller/nextControlRegister[20]
    SLICE_X37Y101        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.654    22.833    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[20]/C
                         clock pessimism              0.129    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)        0.029    22.689    design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  9.817    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 4.160ns (42.509%)  route 5.626ns (57.491%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.711 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__6/O[3]
                         net (fo=3, routed)           0.715    12.426    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[31]
    SLICE_X39Y99         LUT5 (Prop_lut5_I1_O)        0.306    12.732 r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister[19]_i_1/O
                         net (fo=1, routed)           0.000    12.732    design_1_i/CordicAccelerator_0/inst/inst/controller/nextControlRegister[19]
    SLICE_X39Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[19]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)        0.029    22.615    design_1_i/CordicAccelerator_0/inst/inst/controller/controlRegister_reg[19]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 4.178ns (43.352%)  route 5.459ns (56.648%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.732 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__6/O[1]
                         net (fo=1, routed)           0.548    12.280    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[29]
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.303    12.583 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[29]_i_1/O
                         net (fo=1, routed)           0.000    12.583    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[29]
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[29]/C
                         clock pessimism              0.287    22.946    
                         clock uncertainty           -0.302    22.644    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.029    22.673    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[29]
  -------------------------------------------------------------------
                         required time                         22.673    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 4.064ns (42.530%)  route 5.492ns (57.470%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.618 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/O[1]
                         net (fo=1, routed)           0.581    12.199    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[25]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.303    12.502 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[25]_i_1/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[25]
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[25]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.077    22.663    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[25]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 4.160ns (43.527%)  route 5.397ns (56.473%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.711 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__6/O[3]
                         net (fo=3, routed)           0.486    12.197    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[31]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[31]_i_1/O
                         net (fo=1, routed)           0.000    12.503    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[31]
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.079    22.665    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.201ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 3.428ns (36.505%)  route 5.962ns (63.495%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.653     2.947    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[31]/Q
                         net (fo=45, routed)          2.676     6.141    design_1_i/CordicAccelerator_0/inst/inst/controller/Q[31]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.265 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__0_i_12/O
                         net (fo=4, routed)           1.070     7.335    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__0_i_12_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_6/O
                         net (fo=4, routed)           0.783     8.242    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_6_n_0
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.366 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_16/O
                         net (fo=1, routed)           0.000     8.366    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_16_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.916    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__1_i_7_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.229 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__2_i_7/O[3]
                         net (fo=1, routed)           0.598     9.826    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltay0[16]
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.306    10.132 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.yResult_carry__3_i_4/O
                         net (fo=1, routed)           0.000    10.132    design_1_i/CordicAccelerator_0/inst/inst/core/yValue_reg[19][0]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.645 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.645    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.762    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.879 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.194 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.yResult_carry__6/O[3]
                         net (fo=2, routed)           0.315    11.509    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.yResult[31]
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.307    11.816 r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue[31]_i_2/O
                         net (fo=1, routed)           0.521    12.337    design_1_i/CordicAccelerator_0/inst/inst/controller/nextY[31]
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.047    22.539    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.227ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 3.854ns (40.612%)  route 5.636ns (59.388%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.409 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/O[2]
                         net (fo=1, routed)           0.725    12.134    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[22]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.302    12.436 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[22]_i_1/O
                         net (fo=1, routed)           0.000    12.436    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[22]
    SLICE_X38Y97         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[22]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.077    22.663    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[22]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 10.227    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 3.950ns (41.727%)  route 5.516ns (58.273%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.504 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/O[1]
                         net (fo=1, routed)           0.605    12.109    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[21]
    SLICE_X38Y96         LUT5 (Prop_lut5_I0_O)        0.303    12.412 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[21]_i_1/O
                         net (fo=1, routed)           0.000    12.412    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[21]
    SLICE_X38Y96         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.479    22.658    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y96         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[21]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.081    22.666    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[21]
  -------------------------------------------------------------------
                         required time                         22.666    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.260ns  (required time - arrival time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 4.082ns (43.154%)  route 5.377ns (56.846%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.652     2.946    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]/Q
                         net (fo=100, routed)         1.552     4.917    design_1_i/CordicAccelerator_0/inst/inst/controller/yValue_reg[31]_0[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.216 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26/O
                         net (fo=3, routed)           0.858     6.073    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_26_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.197 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17/O
                         net (fo=3, routed)           0.646     6.843    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_17_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.967 f  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9/O
                         net (fo=3, routed)           0.893     7.860    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_9_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.152     8.012 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_11/O
                         net (fo=1, routed)           0.339     8.351    design_1_i/CordicAccelerator_0/inst/inst/controller/core/p_0_in[0]
    SLICE_X44Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     9.133 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.133    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.247    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__0_i_5_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.361    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__1_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.475    design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__2_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.697 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_5/O[0]
                         net (fo=1, routed)           0.624    10.321    design_1_i/CordicAccelerator_0/inst/inst/controller/core/r_deltax0[17]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.299    10.620 r  design_1_i/CordicAccelerator_0/inst/inst/controller/intf\\.xResult_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.620    design_1_i/CordicAccelerator_0/inst/inst/core/xValue_reg[19][1]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.170 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.170    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.284    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.637 r  design_1_i/CordicAccelerator_0/inst/inst/core/intf\\.xResult_carry__6/O[2]
                         net (fo=1, routed)           0.466    12.103    design_1_i/CordicAccelerator_0/inst/inst/controller/cordicIntf\\.xResult[30]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.302    12.405 r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue[30]_i_1/O
                         net (fo=1, routed)           0.000    12.405    design_1_i/CordicAccelerator_0/inst/inst/controller/nextX0_in[30]
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         1.480    22.659    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[30]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.079    22.665    design_1_i/CordicAccelerator_0/inst/inst/controller/xValue_reg[30]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                 10.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.271ns (50.608%)  route 0.264ns (49.392%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.556     0.892    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.264     1.320    design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg3[18]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[18]_i_2_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.427 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.427    design_1_i/CordicAccelerator_0/inst/inst/busManager/reg_data_out[18]
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.912     1.278    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.213ns (57.174%)  route 0.160ns (42.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.641     0.977    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[25]/Q
                         net (fo=2, routed)           0.160     1.301    design_1_i/CordicAccelerator_0/inst/inst/core/zValue_reg[30][25]
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.049     1.350 r  design_1_i/CordicAccelerator_0/inst/inst/core/zValue[25]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[30]_0[25]
    SLICE_X34Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.826     1.192    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[25]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.131     1.288    design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.301ns (54.349%)  route 0.253ns (45.651%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.557     0.893    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg4_reg[25]/Q
                         net (fo=1, routed)           0.253     1.273    design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg4[25]
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.371 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[25]_i_3/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[25]_i_3_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.075     1.446 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/CordicAccelerator_0/inst/inst/busManager/reg_data_out[25]
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.912     1.278    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg6_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.273ns (69.886%)  route 0.118ns (30.114%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.639     0.975    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg6_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg6_reg[29]/Q
                         net (fo=1, routed)           0.118     1.257    design_1_i/CordicAccelerator_0/inst/inst/busManager/busIntf\\.controlRegisterInput[29]
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.302 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata[29]_i_3_n_0
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.366 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/CordicAccelerator_0/inst/inst/busManager/reg_data_out[29]
    SLICE_X38Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.825     1.191    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.609%)  route 0.154ns (42.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.641     0.977    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg2_reg[16]/Q
                         net (fo=2, routed)           0.154     1.295    design_1_i/CordicAccelerator_0/inst/inst/core/zValue_reg[30][16]
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  design_1_i/CordicAccelerator_0/inst/inst/core/zValue[16]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[30]_0[16]
    SLICE_X33Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.826     1.192    design_1_i/CordicAccelerator_0/inst/inst/controller/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[16]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/CordicAccelerator_0/inst/inst/controller/zValue_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.279%)  route 0.177ns (55.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.556     0.892    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.177     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.556     0.892    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.116     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.955%)  route 0.236ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.641     0.977    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.236     1.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.473%)  route 0.241ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.641     0.977    design_1_i/CordicAccelerator_0/inst/inst/busManager/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.241     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=920, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X29Y96    design_1_i/CordicAccelerator_0/inst/inst/busManager/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y87    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y87    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y87    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y87    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y96    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y96    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y96    design_1_i/CordicAccelerator_0/inst/inst/busManager/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y91    design_1_i/CordicAccelerator_0/inst/inst/busManager/slv_reg1_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



