
ubuntu-preinstalled/sg_read:     file format elf32-littlearm


Disassembly of section .init:

000008a8 <.init>:
 8a8:	push	{r3, lr}
 8ac:	bl	1e68 <sg_chk_n_print3@plt+0x13ec>
 8b0:	pop	{r3, pc}

Disassembly of section .plt:

000008b4 <raise@plt-0x14>:
 8b4:	push	{lr}		; (str lr, [sp, #-4]!)
 8b8:	ldr	lr, [pc, #4]	; 8c4 <raise@plt-0x4>
 8bc:	add	lr, pc, lr
 8c0:	ldr	pc, [lr, #8]!
 8c4:	andeq	r4, r1, ip, ror r6

000008c8 <raise@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #20, 20	; 0x14000
 8d0:	ldr	pc, [ip, #1660]!	; 0x67c

000008d4 <strcmp@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #20, 20	; 0x14000
 8dc:	ldr	pc, [ip, #1652]!	; 0x674

000008e0 <__cxa_finalize@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #20, 20	; 0x14000
 8e8:	ldr	pc, [ip, #1644]!	; 0x66c

000008ec <read@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #20, 20	; 0x14000
 8f4:	ldr	pc, [ip, #1636]!	; 0x664

000008f8 <free@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #20, 20	; 0x14000
 900:	ldr	pc, [ip, #1628]!	; 0x65c

00000904 <__memset_chk@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #20, 20	; 0x14000
 90c:	ldr	pc, [ip, #1620]!	; 0x654

00000910 <mmap64@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #20, 20	; 0x14000
 918:	ldr	pc, [ip, #1612]!	; 0x64c

0000091c <__stack_chk_fail@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #20, 20	; 0x14000
 924:	ldr	pc, [ip, #1604]!	; 0x644

00000928 <pr2serr@plt>:
 928:			; <UNDEFINED> instruction: 0xe7fd4778
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #20, 20	; 0x14000
 934:	ldr	pc, [ip, #1592]!	; 0x638

00000938 <sysconf@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #20, 20	; 0x14000
 940:	ldr	pc, [ip, #1584]!	; 0x630

00000944 <perror@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #20, 20	; 0x14000
 94c:	ldr	pc, [ip, #1576]!	; 0x628

00000950 <sigaction@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #20, 20	; 0x14000
 958:	ldr	pc, [ip, #1568]!	; 0x620

0000095c <ioctl@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #20, 20	; 0x14000
 964:	ldr	pc, [ip, #1560]!	; 0x618

00000968 <lseek64@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #20, 20	; 0x14000
 970:	ldr	pc, [ip, #1552]!	; 0x610

00000974 <gettimeofday@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #20, 20	; 0x14000
 97c:	ldr	pc, [ip, #1544]!	; 0x608

00000980 <open64@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #20, 20	; 0x14000
 988:	ldr	pc, [ip, #1536]!	; 0x600

0000098c <malloc@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #20, 20	; 0x14000
 994:	ldr	pc, [ip, #1528]!	; 0x5f8

00000998 <__libc_start_main@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #20, 20	; 0x14000
 9a0:	ldr	pc, [ip, #1520]!	; 0x5f0

000009a4 <__gmon_start__@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #20, 20	; 0x14000
 9ac:	ldr	pc, [ip, #1512]!	; 0x5e8

000009b0 <kill@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #20, 20	; 0x14000
 9b8:	ldr	pc, [ip, #1504]!	; 0x5e0

000009bc <getpid@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #20, 20	; 0x14000
 9c4:	ldr	pc, [ip, #1496]!	; 0x5d8

000009c8 <strlen@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #20, 20	; 0x14000
 9d0:	ldr	pc, [ip, #1488]!	; 0x5d0

000009d4 <sg_err_category3@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #20, 20	; 0x14000
 9dc:	ldr	pc, [ip, #1480]!	; 0x5c8

000009e0 <__open64_2@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #20, 20	; 0x14000
 9e8:	ldr	pc, [ip, #1472]!	; 0x5c0

000009ec <__errno_location@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #20, 20	; 0x14000
 9f4:	ldr	pc, [ip, #1464]!	; 0x5b8

000009f8 <memset@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #20, 20	; 0x14000
 a00:	ldr	pc, [ip, #1456]!	; 0x5b0

00000a04 <strncpy@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #20, 20	; 0x14000
 a0c:	ldr	pc, [ip, #1448]!	; 0x5a8

00000a10 <sg_get_llnum@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #20, 20	; 0x14000
 a18:	ldr	pc, [ip, #1440]!	; 0x5a0

00000a1c <sg_convert_errno@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #20, 20	; 0x14000
 a24:	ldr	pc, [ip, #1432]!	; 0x598

00000a28 <sigemptyset@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #20, 20	; 0x14000
 a30:	ldr	pc, [ip, #1424]!	; 0x590

00000a34 <sg_get_num@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #20, 20	; 0x14000
 a3c:	ldr	pc, [ip, #1416]!	; 0x588

00000a40 <__xstat64@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #20, 20	; 0x14000
 a48:	ldr	pc, [ip, #1408]!	; 0x580

00000a4c <strncmp@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #20, 20	; 0x14000
 a54:	ldr	pc, [ip, #1400]!	; 0x578

00000a58 <abort@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #20, 20	; 0x14000
 a60:	ldr	pc, [ip, #1392]!	; 0x570

00000a64 <close@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #20, 20	; 0x14000
 a6c:	ldr	pc, [ip, #1384]!	; 0x568

00000a70 <__snprintf_chk@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #20, 20	; 0x14000
 a78:	ldr	pc, [ip, #1376]!	; 0x560

00000a7c <sg_chk_n_print3@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #20, 20	; 0x14000
 a84:	ldr	pc, [ip, #1368]!	; 0x558

Disassembly of section .text:

00000a88 <.text>:
     a88:	svcmi	0x00f0e92d
     a8c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
     a90:	andscs	r8, lr, r4, lsl #22
     a94:	ldclcs	8, cr15, [r8], #892	; 0x37c
     a98:			; <UNDEFINED> instruction: 0xf8df468b
     a9c:			; <UNDEFINED> instruction: 0xf04f3cf8
     aa0:	ldrbtmi	r0, [sl], #-2560	; 0xfffff600
     aa4:	ldcmi	6, cr15, [r4, #-692]	; 0xfffffd4c
     aa8:	ldrls	sl, [r4], #-3139	; 0xfffff3bd
     aac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     ab0:	stccc	8, cr15, [ip], {205}	; 0xcd
     ab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     ab8:	svc	0x003ef7ff
     abc:			; <UNDEFINED> instruction: 0xf8842f01
     ac0:	eorls	sl, r1, r0
     ac4:	sbchi	pc, r2, #64, 6
     ac8:	msrmi	SPSR_xc, #1610612740	; 0x60000004
     acc:	vaddhn.i16	d18, <illegal reg q3.5>, q0
     ad0:	movwls	r3, #45922	; 0xb362
     ad4:	msrne	SPSR_s, #73400320	; 0x4600000
     ad8:	msreq	SPSR_fsxc, #192, 4
     adc:	movwcs	r9, #786	; 0x312
     ae0:	ldrcc	lr, [r0], #-2509	; 0xfffff633
     ae4:	tstls	sl, #671088640	; 0x28000000
     ae8:			; <UNDEFINED> instruction: 0xf6462380
     aec:	vadd.i8	q10, <illegal reg q3.5>, q9
     af0:			; <UNDEFINED> instruction: 0xf6460962
     af4:			; <UNDEFINED> instruction: 0xf8cd7263
     af8:			; <UNDEFINED> instruction: 0xf6c6a038
     afc:			; <UNDEFINED> instruction: 0xf8cd6275
     b00:	andls	sl, pc, #92	; 0x5c
     b04:	stmdavc	fp!, {r0, r2, r6, r7, r9, sl, ip, sp, lr, pc}^
     b08:	rsbsvc	pc, r3, #1610612740	; 0x60000004
     b0c:	bge	6fb248 <sg_chk_n_print3@plt+0x6fa7cc>
     b10:	rsbvc	pc, r9, #207618048	; 0xc600000
     b14:	bge	7bb250 <sg_chk_n_print3@plt+0x7ba7d4>
     b18:	rsbsge	pc, r4, sp, asr #17
     b1c:	ldmdbeq	r4!, {r6, r7, r9, ip, sp, lr, pc}^
     b20:	bge	57b25c <sg_chk_n_print3@plt+0x57a7e0>
     b24:			; <UNDEFINED> instruction: 0xf8cd2601
     b28:			; <UNDEFINED> instruction: 0xf8cda060
     b2c:			; <UNDEFINED> instruction: 0xf8cda04c
     b30:	ldrmi	sl, [sl], r0, lsl #1
     b34:	and	r9, r3, ip, lsl #4
     b38:	adcsmi	r3, r7, #1048576	; 0x100000
     b3c:	sbchi	pc, r5, r0
     b40:	svcne	0x0004f85b
     b44:	rscsle	r2, r7, r0, lsl #18
     b48:	streq	pc, [ip, #-1549]	; 0xfffff9f3
     b4c:	addvs	pc, r0, #1325400064	; 0x4f000000
     b50:	strtmi	r4, [ip], -r8, lsr #12
     b54:	svc	0x0056f7ff
     b58:	tstcs	r0, sl, lsr #16
     b5c:	mvnsne	pc, #8716288	; 0x850000
     b60:	svclt	0x0018428a
     b64:	andle	r2, r5, sp, lsr sl
     b68:	svccs	0x0001f814
     b6c:	svclt	0x00182a00
     b70:	mvnsle	r2, sp, lsr sl
     b74:	andcs	fp, r0, #-2147483644	; 0x80000004
     b78:	blcs	7eb90 <sg_chk_n_print3@plt+0x7e114>
     b7c:	strbmi	r6, [r2, #-2090]	; 0xfffff7d6
     b80:	addhi	pc, sp, r0
     b84:	strbmi	r6, [sl, #-2090]	; 0xfffff7d6
     b88:	andshi	pc, r3, #0
     b8c:	vadd.i8	d24, d7, d25
     b90:	addsmi	r3, r1, #536870918	; 0x20000006
     b94:	andshi	pc, ip, #0
     b98:	blls	2dac48 <sg_chk_n_print3@plt+0x2da1cc>
     b9c:			; <UNDEFINED> instruction: 0xf000429a
     ba0:	stmdavs	sl!, {r1, r3, r5, r9, pc}
     ba4:	addsmi	r9, sl, #15360	; 0x3c00
     ba8:	eorhi	pc, lr, #0
     bac:	blls	49ac5c <sg_chk_n_print3@plt+0x49a1e0>
     bb0:			; <UNDEFINED> instruction: 0xf000429a
     bb4:	vhsub.s8	q12, <illegal reg q3.5>, <illegal reg q1.5>
     bb8:	vmla.f<illegal width 8>	d16, d0, d0[5]
     bbc:	addmi	r0, sl, #-1073741797	; 0xc000001b
     bc0:	addhi	pc, lr, #0
     bc4:	msrpl	(UNDEF: 102), r7
     bc8:	msreq	(UNDEF: 97), r0
     bcc:			; <UNDEFINED> instruction: 0xf000428a
     bd0:			; <UNDEFINED> instruction: 0xf8df828f
     bd4:	strtmi	r1, [r8], -r4, asr #23
     bd8:			; <UNDEFINED> instruction: 0xf7ff4479
     bdc:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     be0:	adchi	pc, pc, #0
     be4:	blne	fed3ef68 <sg_chk_n_print3@plt+0xfed3e4ec>
     be8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     bec:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     bf0:			; <UNDEFINED> instruction: 0xf0002800
     bf4:			; <UNDEFINED> instruction: 0xf8df82f0
     bf8:	strtmi	r1, [r8], -r8, lsr #23
     bfc:			; <UNDEFINED> instruction: 0xf7ff4479
     c00:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
     c04:	adcshi	pc, ip, #0
     c08:	blne	fe63ef8c <sg_chk_n_print3@plt+0xfe63e510>
     c0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     c10:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c14:			; <UNDEFINED> instruction: 0xf0002800
     c18:			; <UNDEFINED> instruction: 0xf8df8362
     c1c:	strtmi	r1, [r8], -ip, lsl #23
     c20:			; <UNDEFINED> instruction: 0xf7ff4479
     c24:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
     c28:	ldrthi	pc, [r2], #0	; <UNPREDICTABLE>
     c2c:	blne	1f3efb0 <sg_chk_n_print3@plt+0x1f3e534>
     c30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     c34:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c38:			; <UNDEFINED> instruction: 0xf0002800
     c3c:			; <UNDEFINED> instruction: 0xf8df8726
     c40:			; <UNDEFINED> instruction: 0x46281b70
     c44:			; <UNDEFINED> instruction: 0xf7ff4479
     c48:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
     c4c:	cmphi	r8, #0	; <UNPREDICTABLE>
     c50:	blne	183efd4 <sg_chk_n_print3@plt+0x183e558>
     c54:	strtmi	r2, [r8], -r4, lsl #4
     c58:			; <UNDEFINED> instruction: 0xf7ff4479
     c5c:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c60:	strbhi	pc, [sp, #-0]!	; <UNPREDICTABLE>
     c64:	blne	143efe8 <sg_chk_n_print3@plt+0x143e56c>
     c68:	strtmi	r2, [r8], -r6, lsl #4
     c6c:			; <UNDEFINED> instruction: 0xf7ff4479
     c70:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c74:	strhi	pc, [r3, r0]!
     c78:	blne	103effc <sg_chk_n_print3@plt+0x103e580>
     c7c:	strtmi	r2, [r8], -r6, lsl #4
     c80:			; <UNDEFINED> instruction: 0xf7ff4479
     c84:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c88:	strbhi	pc, [ip, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
     c8c:	blne	c3f010 <sg_chk_n_print3@plt+0xc3e594>
     c90:	tstls	fp, #67108864	; 0x4000000
     c94:	stmibvs	sl, {r0, r3, r4, r5, r6, sl, lr}^
     c98:	bicvs	r4, sl, sl, lsl r4
     c9c:			; <UNDEFINED> instruction: 0xf8dde74c
     ca0:	blls	30ace8 <sg_chk_n_print3@plt+0x30a26c>
     ca4:			; <UNDEFINED> instruction: 0xf47f429a
     ca8:			; <UNDEFINED> instruction: 0xf89daf6d
     cac:	bcs	ad04 <sg_chk_n_print3@plt+0xa288>
     cb0:	svcge	0x0068f47f
     cb4:	strcc	r4, [r1], -r0, lsr #12
     cb8:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     cbc:	svclt	0x00181e03
     cc0:	adcsmi	r2, r7, #67108864	; 0x4000000
     cc4:			; <UNDEFINED> instruction: 0xf47f9318
     cc8:	blls	6ec9bc <sg_chk_n_print3@plt+0x6ebf40>
     ccc:			; <UNDEFINED> instruction: 0xf8cd9a17
     cd0:	andsmi	sl, r3, ip, lsr r0
     cd4:	ldrdge	pc, [r0], sp
     cd8:	svceq	0x00fff013
     cdc:	andshi	pc, r0, #64	; 0x40
     ce0:	blcs	27944 <sg_chk_n_print3@plt+0x26ec8>
     ce4:	andshi	pc, r1, #64	; 0x40
     ce8:	blcs	27928 <sg_chk_n_print3@plt+0x26eac>
     cec:	bichi	pc, r6, r0, asr #6
     cf0:	blcs	27944 <sg_chk_n_print3@plt+0x26ec8>
     cf4:	subshi	pc, lr, #0
     cf8:	ldrcc	lr, [r0], #-2525	; 0xfffff623
     cfc:			; <UNDEFINED> instruction: 0xf1742b00
     d00:	vsubw.s8	q8, q0, d0
     d04:	blls	3e15e4 <sg_chk_n_print3@plt+0x3e0b68>
     d08:	vqrdmulh.s<illegal width 8>	d18, d0, d0
     d0c:	blls	561618 <sg_chk_n_print3@plt+0x560b9c>
     d10:	blls	5ad184 <sg_chk_n_print3@plt+0x5ac708>
     d14:			; <UNDEFINED> instruction: 0xf0402b00
     d18:	blls	7218c8 <sg_chk_n_print3@plt+0x720e4c>
     d1c:	blls	56d210 <sg_chk_n_print3@plt+0x56c794>
     d20:			; <UNDEFINED> instruction: 0xf0402b00
     d24:	blls	5a20bc <sg_chk_n_print3@plt+0x5a1640>
     d28:			; <UNDEFINED> instruction: 0xf0402b00
     d2c:			; <UNDEFINED> instruction: 0xf8df84e0
     d30:	mulcs	r2, r4, sl
     d34:	tstls	fp, r9, ror r4
     d38:			; <UNDEFINED> instruction: 0xf8faf001
     d3c:	andcs	r9, r3, fp, lsl #18
     d40:			; <UNDEFINED> instruction: 0xf8f6f001
     d44:	andcs	r9, sp, fp, lsl #18
     d48:			; <UNDEFINED> instruction: 0xf8f2f001
     d4c:	bne	1e3f0d0 <sg_chk_n_print3@plt+0x1e3e654>
     d50:	ldrbtmi	r2, [r9], #-10
     d54:			; <UNDEFINED> instruction: 0xf8ecf001
     d58:	ldmdavc	fp, {r2, r4, r8, r9, fp, ip, pc}
     d5c:			; <UNDEFINED> instruction: 0xf0002b00
     d60:			; <UNDEFINED> instruction: 0xf8df82ad
     d64:	ldmdbls	r4, {r3, r5, r6, r9, fp}
     d68:			; <UNDEFINED> instruction: 0xf7ff4478
     d6c:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     d70:	mvnhi	pc, r0
     d74:	ldmdbls	r4, {r3, r5, r8, r9, fp, sp, pc}
     d78:	tstls	fp, #3
     d7c:			; <UNDEFINED> instruction: 0xf7ff461a
     d80:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
     d84:	strthi	pc, [ip], #704	; 0x2c0
     d88:	ldmdbvs	fp, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
     d8c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     d90:	svcpl	0x0000f5b3
     d94:	mvnhi	pc, #0
     d98:	svcmi	0x00c0f5b3
     d9c:	eorhi	pc, r3, #0
     da0:	blls	54a1ac <sg_chk_n_print3@plt+0x549730>
     da4:			; <UNDEFINED> instruction: 0xf0402b00
     da8:			; <UNDEFINED> instruction: 0xf8df84b7
     dac:	ldrbtmi	r3, [fp], #-2596	; 0xfffff5dc
     db0:	movwcs	lr, #2515	; 0x9d3
     db4:			; <UNDEFINED> instruction: 0xf1732a00
     db8:	vsubw.s8	q8, q0, d0
     dbc:	blls	76293c <sg_chk_n_print3@plt+0x761ec0>
     dc0:	ldreq	r9, [sl], #-2068	; 0xfffff7ec
     dc4:	ldrmi	r9, [r1], -fp, lsl #4
     dc8:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     dcc:	vmlane.f32	s18, s8, s22
     dd0:	strbhi	pc, [r4], -r0, asr #5	; <UNPREDICTABLE>
     dd4:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     dd8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     ddc:			; <UNDEFINED> instruction: 0xf0402b00
     de0:	ldmib	sp, {r1, r5, r6, r7, r9, pc}^
     de4:			; <UNDEFINED> instruction: 0x26007810
     de8:	movweq	lr, #35415	; 0x8a57
     dec:	adchi	pc, ip, #64	; 0x40
     df0:	stmibvc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     df4:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
     df8:	b	1489a00 <sg_chk_n_print3@plt+0x1488f84>
     dfc:			; <UNDEFINED> instruction: 0xf0000103
     e00:			; <UNDEFINED> instruction: 0xf8df847c
     e04:	bcs	4756c <sg_chk_n_print3@plt+0x46af0>
     e08:	andeq	pc, r0, r3, ror r1	; <UNPREDICTABLE>
     e0c:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
     e10:	vsubw.s8	q1, q0, d0
     e14:	stmdage	r6!, {r1, r3, r4, r5, r6, r9, pc}
     e18:			; <UNDEFINED> instruction: 0xc01cf8d1
     e1c:	andsls	r2, r7, r0, lsl #10
     e20:	strls	r6, [r7, #-5]!
     e24:	svceq	0x0000f1bc
     e28:	ldrbhi	pc, [r5, #64]	; 0x40	; <UNPREDICTABLE>
     e2c:			; <UNDEFINED> instruction: 0xf8cd4665
     e30:			; <UNDEFINED> instruction: 0xf8dfc048
     e34:	ldrbtmi	r3, [fp], #-2476	; 0xfffff654
     e38:	movwcs	lr, #2515	; 0x9d3
     e3c:	movwcs	lr, #51661	; 0xc9cd
     e40:	vmla.f32	s18, s16, s28
     e44:	ldmdbls	r1, {r4, r9, fp, lr}
     e48:	ldmiblt	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e4c:	stmiavc	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
     e50:	eorge	pc, ip, sp, asr #17
     e54:	vqrdmulh.s<illegal width 8>	d15, d1, d2
     e58:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e5c:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
     e60:			; <UNDEFINED> instruction: 0x4641911d
     e64:	ldmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
     e68:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e6c:	subls	pc, ip, sp, asr #17
     e70:	blx	2129a2 <sg_chk_n_print3@plt+0x211f26>
     e74:			; <UNDEFINED> instruction: 0xf8df3301
     e78:	ldrbtmi	r1, [r9], #-2420	; 0xfffff68c
     e7c:	bne	fe43c6a4 <sg_chk_n_print3@plt+0xfe43bc28>
     e80:	smlatbeq	r8, r2, fp, pc	; <UNPREDICTABLE>
     e84:	ldmib	sp, {r0, r1, r2, r3, r9, fp, ip, pc}^
     e88:	strmi	r8, [fp], #-2316	; 0xfffff6f4
     e8c:	andsls	r9, r4, #12, 12	; 0xc00000
     e90:	tsteq	r8, sp, asr #19
     e94:	blls	2e5b00 <sg_chk_n_print3@plt+0x2e5084>
     e98:	vstrle	d2, [r3, #-0]
     e9c:	ldrbmi	r3, [r3, #-2817]	; 0xfffff4ff
     ea0:	msrhi	CPSR_c, #0
     ea4:	svceq	0x0000f1b8
     ea8:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
     eac:			; <UNDEFINED> instruction: 0x2600bfb8
     eb0:	blls	537ad8 <sg_chk_n_print3@plt+0x53705c>
     eb4:	b	13d251c <sg_chk_n_print3@plt+0x13d1aa0>
     eb8:	ldrmi	r7, [lr], -r3, ror #15
     ebc:	movweq	lr, #31609	; 0x7b79
     ec0:			; <UNDEFINED> instruction: 0x4646bfb8
     ec4:	blcs	27afc <sg_chk_n_print3@plt+0x27080>
     ec8:	addhi	pc, r0, #64	; 0x40
     ecc:	svceq	0x0000f1ba
     ed0:	rschi	pc, r9, #64	; 0x40
     ed4:	vnmls.f64	d9, d8, d14
     ed8:	blx	193722 <sg_chk_n_print3@plt+0x192ca6>
     edc:	and	pc, r5, r3, lsl #14
     ee0:	stc	7, cr15, [r4, #1020]	; 0x3fc
     ee4:	blcs	11aef8 <sg_chk_n_print3@plt+0x11a47c>
     ee8:	sbchi	pc, r4, #64	; 0x40
     eec:			; <UNDEFINED> instruction: 0x4629463a
     ef0:			; <UNDEFINED> instruction: 0xf7ff4620
     ef4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
     ef8:	addmi	sp, r7, #247808	; 0x3c800
     efc:	bmi	43c724 <sg_chk_n_print3@plt+0x43bca8>
     f00:	ldrhi	pc, [r5, #-768]	; 0xfffffd00
     f04:			; <UNDEFINED> instruction: 0x3010f8db
     f08:			; <UNDEFINED> instruction: 0xf8db17f1
     f0c:			; <UNDEFINED> instruction: 0x46302014
     f10:			; <UNDEFINED> instruction: 0xf8cb199b
     f14:	bl	104cf5c <sg_chk_n_print3@plt+0x104c4e0>
     f18:			; <UNDEFINED> instruction: 0xf8cb0202
     f1c:			; <UNDEFINED> instruction: 0xf8df2014
     f20:	ldrbtmi	r6, [lr], #-2256	; 0xfffff730
     f24:	movwcs	lr, #2518	; 0x9d6
     f28:			; <UNDEFINED> instruction: 0xf1732a01
     f2c:	vaddhn.i16	d16, q0, q0
     f30:	bl	feca183c <sg_chk_n_print3@plt+0xfeca0dc0>
     f34:	bl	18c2f3c <sg_chk_n_print3@plt+0x18c24c0>
     f38:	stmib	r6, {r0, r8, fp}^
     f3c:	b	1623344 <sg_chk_n_print3@plt+0x16228c8>
     f40:			; <UNDEFINED> instruction: 0xf10a0309
     f44:			; <UNDEFINED> instruction: 0xd1a60a01
     f48:	bmi	43c7b0 <sg_chk_n_print3@plt+0x43bd34>
     f4c:	ldmib	sp, {r0, r4, r6, r7, r9, sl, lr}^
     f50:	cfmadd32cs	mvax0, mvfx10, mvfx0, mvfx11
     f54:	strhi	pc, [sp, #0]!
     f58:	ldmpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f5c:	ldrbtmi	r2, [sp], #-1536	; 0xfffffa00
     f60:	svceq	0x0000f1ba
     f64:	msrhi	CPSR_sc, #0, 6
     f68:	tstlt	r3, r2, lsl fp
     f6c:			; <UNDEFINED> instruction: 0xf7ff4618
     f70:	strtmi	lr, [r0], -r4, asr #25
     f74:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     f78:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f7c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
     f80:	tstmi	r3, #0, 6
     f84:	ldrhi	pc, [lr, #-64]	; 0xffffffc0
     f88:	strbmi	r4, [r8], -r9, lsr #12
     f8c:			; <UNDEFINED> instruction: 0xf800f001
     f90:	blcs	27be4 <sg_chk_n_print3@plt+0x27168>
     f94:	ldrbthi	pc, [sl], #64	; 0x40	; <UNPREDICTABLE>
     f98:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f9c:	bvs	652190 <sg_chk_n_print3@plt+0x651714>
     fa0:			; <UNDEFINED> instruction: 0xf0002900
     fa4:			; <UNDEFINED> instruction: 0xf8df80bb
     fa8:	ldrbtmi	r0, [r8], #-2136	; 0xfffff7a8
     fac:	ldc	7, cr15, [lr], #1020	; 0x3fc
     fb0:			; <UNDEFINED> instruction: 0x4620e0b4
     fb4:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     fb8:	svccc	0x00fff1b0
     fbc:			; <UNDEFINED> instruction: 0xf47f4682
     fc0:			; <UNDEFINED> instruction: 0xf8dfadbb
     fc4:	strcs	r0, [r1], -r0, asr #16
     fc8:			; <UNDEFINED> instruction: 0xf7ff4478
     fcc:	strht	lr, [r5], r0
     fd0:	bcs	1f280 <sg_chk_n_print3@plt+0x1e804>
     fd4:	cfstrdge	mvd15, [r0, #508]!	; 0x1fc
     fd8:			; <UNDEFINED> instruction: 0xf7ff4620
     fdc:	strmi	lr, [r3], -ip, lsr #26
     fe0:	andls	r3, lr, r1, lsl #6
     fe4:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
     fe8:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     fec:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
     ff0:	ldc	7, cr15, [ip], {255}	; 0xff
     ff4:	stmiahi	sl!, {r1, r4, r7, sp, lr, pc}
     ff8:			; <UNDEFINED> instruction: 0xf47f2a7a
     ffc:			; <UNDEFINED> instruction: 0x4620add2
    1000:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1004:	ldr	r9, [r7, #26]
    1008:	bcs	1d232b8 <sg_chk_n_print3@plt+0x1d2283c>
    100c:	cfstrdge	mvd15, [lr, #508]	; 0x1fc
    1010:	bcs	b5f0a0 <sg_chk_n_print3@plt+0xb5e624>
    1014:	strtmi	sp, [r0], -sp, asr #32
    1018:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    101c:	ubfxcs	pc, pc, #17, #13
    1020:			; <UNDEFINED> instruction: 0x460d447a
    1024:	stmib	r2, {r2, r9, sl, lr}^
    1028:	strcc	r4, [r1, #-1280]	; 0xfffffb00
    102c:			; <UNDEFINED> instruction: 0xf1b0bf08
    1030:			; <UNDEFINED> instruction: 0xf0003fff
    1034:	movwcs	r8, #4943	; 0x134f
    1038:	ldrb	r9, [sp, #-787]!	; 0xfffffced
    103c:			; <UNDEFINED> instruction: 0xf7ff4620
    1040:	mcrne	12, 0, lr, cr3, cr10, {7}
    1044:	movwcs	fp, #7960	; 0x1f18
    1048:	ldrb	r9, [r5, #-790]!	; 0xfffffcea
    104c:	andcs	r2, r0, #0, 6
    1050:	rsbsge	pc, r4, sp, asr #17
    1054:	tstcs	r0, #3358720	; 0x334000
    1058:			; <UNDEFINED> instruction: 0xf8cd230a
    105c:	tstls	sl, #124	; 0x7c
    1060:			; <UNDEFINED> instruction: 0xf8cd2380
    1064:			; <UNDEFINED> instruction: 0xf8cda058
    1068:			; <UNDEFINED> instruction: 0xf8cda078
    106c:			; <UNDEFINED> instruction: 0xf8cda054
    1070:			; <UNDEFINED> instruction: 0xf8cda04c
    1074:			; <UNDEFINED> instruction: 0xf8cda070
    1078:	movwls	sl, #61536	; 0xf060
    107c:			; <UNDEFINED> instruction: 0x3790f8df
    1080:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1084:	bcs	49c8c <sg_chk_n_print3@plt+0x49210>
    1088:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    108c:	blls	3f7cc8 <sg_chk_n_print3@plt+0x3f724c>
    1090:	vstrle	d2, [sl, #-0]
    1094:			; <UNDEFINED> instruction: 0x077cf8df
    1098:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    109c:			; <UNDEFINED> instruction: 0xf7ff4478
    10a0:			; <UNDEFINED> instruction: 0xf44fec46
    10a4:	movwls	r7, #58112	; 0xe300
    10a8:	vst1.8	{d30-d32}, [pc :128], r2
    10ac:	movwls	r7, #58112	; 0xe300
    10b0:	stclne	6, cr14, [r0], #-120	; 0xffffff88
    10b4:	stc	7, cr15, [ip], #1020	; 0x3fc
    10b8:	strmi	r1, [r4], -sl, asr #24
    10bc:			; <UNDEFINED> instruction: 0xf1b0bf08
    10c0:			; <UNDEFINED> instruction: 0x460d3fff
    10c4:	movwhi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    10c8:			; <UNDEFINED> instruction: 0x274cf8df
    10cc:			; <UNDEFINED> instruction: 0xf04f4244
    10d0:	tstls	r3, #67108864	; 0x4000000
    10d4:	bl	18522c4 <sg_chk_n_print3@plt+0x1851848>
    10d8:	stmib	r2, {r0, r6, r8, sl}^
    10dc:	str	r4, [fp, #-1280]!	; 0xfffffb00
    10e0:			; <UNDEFINED> instruction: 0xf7ff4620
    10e4:	cdpne	12, 0, cr14, cr3, cr8, {5}
    10e8:	movwcs	fp, #7960	; 0x1f18
    10ec:	str	r9, [r3, #-798]!	; 0xfffffce2
    10f0:			; <UNDEFINED> instruction: 0xf7ff4620
    10f4:	cdpne	12, 0, cr14, cr3, cr0, {5}
    10f8:	movwcs	fp, #7960	; 0x1f18
    10fc:	ldr	r9, [fp, #-799]	; 0xfffffce1
    1100:			; <UNDEFINED> instruction: 0x0718f8df
    1104:			; <UNDEFINED> instruction: 0xf7ff4478
    1108:			; <UNDEFINED> instruction: 0xf8dfec12
    110c:			; <UNDEFINED> instruction: 0x26001714
    1110:			; <UNDEFINED> instruction: 0x0710f8df
    1114:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1118:	stc	7, cr15, [r8], {255}	; 0xff
    111c:			; <UNDEFINED> instruction: 0x2708f8df
    1120:			; <UNDEFINED> instruction: 0x3670f8df
    1124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1128:			; <UNDEFINED> instruction: 0xf8dd681a
    112c:	subsmi	r3, sl, ip, lsl #24
    1130:	ldrbhi	pc, [r3, #64]!	; 0x40	; <UNPREDICTABLE>
    1134:			; <UNDEFINED> instruction: 0xf60d4630
    1138:	ldc	13, cr4, [sp], #80	; 0x50
    113c:	pop	{r2, r8, r9, fp, pc}
    1140:	ldmdals	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1144:	vmax.s8	d20, d0, d17
    1148:			; <UNDEFINED> instruction: 0xf7ff12ff
    114c:	ldrbt	lr, [r3], #3164	; 0xc5c
    1150:			; <UNDEFINED> instruction: 0x06d8f8df
    1154:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    1158:	bl	ffa3f15c <sg_chk_n_print3@plt+0xffa3e6e0>
    115c:			; <UNDEFINED> instruction: 0x06d0f8df
    1160:			; <UNDEFINED> instruction: 0xf7ff4478
    1164:			; <UNDEFINED> instruction: 0xf8dfebe4
    1168:	ldrbtmi	r0, [r8], #-1740	; 0xfffff934
    116c:	bl	ff7bf170 <sg_chk_n_print3@plt+0xff7be6f4>
    1170:			; <UNDEFINED> instruction: 0xf8dfe7d4
    1174:	strcs	r0, [r1], -r4, asr #13
    1178:			; <UNDEFINED> instruction: 0xf7ff4478
    117c:			; <UNDEFINED> instruction: 0xe7cdebd8
    1180:			; <UNDEFINED> instruction: 0xf7ff4620
    1184:	mcrne	12, 0, lr, cr3, cr8, {2}
    1188:	movwcs	fp, #7960	; 0x1f18
    118c:	ldrb	r9, [r3], #796	; 0x31c
    1190:	mvnshi	pc, r0, asr #32
    1194:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    1198:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    119c:	bcs	49da4 <sg_chk_n_print3@plt+0x49328>
    11a0:	andeq	pc, r0, r3, ror r1	; <UNPREDICTABLE>
    11a4:	ldcge	6, cr15, [r3, #1020]!	; 0x3fc
    11a8:	bl	18d1af8 <sg_chk_n_print3@plt+0x18d107c>
    11ac:	stmib	r1, {r0, r1, r6, r8, r9}^
    11b0:	str	r2, [ip, #768]!	; 0x300
    11b4:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    11b8:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    11bc:	bl	fedbf1c0 <sg_chk_n_print3@plt+0xfedbe744>
    11c0:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    11c4:			; <UNDEFINED> instruction: 0xf7ff4478
    11c8:			; <UNDEFINED> instruction: 0xf8dfebb2
    11cc:	ldrbtmi	r0, [r8], #-1660	; 0xfffff984
    11d0:	bl	feb3f1d4 <sg_chk_n_print3@plt+0xfeb3e758>
    11d4:	strtmi	lr, [r0], -r2, lsr #15
    11d8:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    11dc:	svclt	0x00181e03
    11e0:	tstls	r5, #67108864	; 0x4000000
    11e4:	blls	63a48c <sg_chk_n_print3@plt+0x639a10>
    11e8:			; <UNDEFINED> instruction: 0xf0002b00
    11ec:	strcs	r8, [sl, #-135]	; 0xffffff79
    11f0:			; <UNDEFINED> instruction: 0x3658f8df
    11f4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    11f8:	ble	cbe00 <sg_chk_n_print3@plt+0xcb384>
    11fc:	blcs	1a7e6c <sg_chk_n_print3@plt+0x1a73f0>
    1200:	ldrthi	pc, [r4], #0	; <UNPREDICTABLE>
    1204:	blcs	27e80 <sg_chk_n_print3@plt+0x27404>
    1208:	bichi	pc, sl, r0
    120c:	tstcs	r2, r4, lsl r8
    1210:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
    1214:	bl	ff93f218 <sg_chk_n_print3@plt+0xff93e79c>
    1218:	vmull.p8	<illegal reg q8.5>, d0, d4
    121c:			; <UNDEFINED> instruction: 0x260283f3
    1220:	streq	pc, [r1], -r0, asr #5
    1224:			; <UNDEFINED> instruction: 0x3628f8df
    1228:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    122c:			; <UNDEFINED> instruction: 0xf0402b00
    1230:			; <UNDEFINED> instruction: 0xf8df83e2
    1234:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    1238:	movwcs	lr, #2515	; 0x9d3
    123c:			; <UNDEFINED> instruction: 0xf1732a01
    1240:	blle	e41648 <sg_chk_n_print3@plt+0xe40bcc>
    1244:			; <UNDEFINED> instruction: 0xf1000729
    1248:			; <UNDEFINED> instruction: 0xf8df83e0
    124c:	cfmadda32ge	mvax0, mvax3, mvfx4, mvfx12
    1250:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1254:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1258:	ldmib	sp, {r1, r2, r3, r4, r7, sl, pc}^
    125c:	blx	c9e9e <sg_chk_n_print3@plt+0xc9422>
    1260:	blls	57d270 <sg_chk_n_print3@plt+0x57c7f4>
    1264:	teqlt	fp, r0, lsr r0
    1268:	ldrtmi	r9, [r9], -r1, lsr #30
    126c:	blx	fe4bd278 <sg_chk_n_print3@plt+0xfe4bc7fc>
    1270:	blx	2d6be <sg_chk_n_print3@plt+0x2cc42>
    1274:	eorsvs	r7, r0, r7
    1278:	vmin.s8	d20, d2, d18
    127c:			; <UNDEFINED> instruction: 0x46202175
    1280:	bl	1b3f284 <sg_chk_n_print3@plt+0x1b3e808>
    1284:	vmlal.s8	q9, d0, d0
    1288:	ldrtmi	r8, [r2], -r4, lsr #8
    128c:	orrcs	pc, r2, r2, asr #4
    1290:			; <UNDEFINED> instruction: 0xf7ff4620
    1294:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    1298:	ldrhi	pc, [r4], #-704	; 0xfffffd40
    129c:	vtst.8	d22, d7, d19
    12a0:	addsmi	r5, r3, #-268435454	; 0xf0000002
    12a4:	strhi	pc, [lr], #-832	; 0xfffffcc0
    12a8:	adcpl	pc, r9, #1879048196	; 0x70000004
    12ac:	sfmle	f4, 4, [r3], {147}	; 0x93
    12b0:	blcs	27f0c <sg_chk_n_print3@plt+0x27490>
    12b4:	strbhi	pc, [lr, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    12b8:	ldr	r2, [r9, #1538]	; 0x602
    12bc:	ldreq	pc, [ip, #2271]	; 0x8df
    12c0:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    12c4:	bl	cbf2c8 <sg_chk_n_print3@plt+0xcbe84c>
    12c8:	ldreq	pc, [r4, #2271]	; 0x8df
    12cc:			; <UNDEFINED> instruction: 0xf7ff4478
    12d0:			; <UNDEFINED> instruction: 0xf8dfeb2e
    12d4:	ldrbtmi	r0, [r8], #-1424	; 0xfffffa70
    12d8:	bl	a3f2dc <sg_chk_n_print3@plt+0xa3e860>
    12dc:			; <UNDEFINED> instruction: 0x4620e71e
    12e0:	bl	fea3f2e4 <sg_chk_n_print3@plt+0xfea3e868>
    12e4:	svclt	0x00181e03
    12e8:	tstls	sp, #67108864	; 0x4000000
    12ec:			; <UNDEFINED> instruction: 0xf8dfe424
    12f0:			; <UNDEFINED> instruction: 0x261f0578
    12f4:			; <UNDEFINED> instruction: 0xf7ff4478
    12f8:	smlad	pc, sl, fp, lr	; <UNPREDICTABLE>
    12fc:	ldrb	r2, [r0, #-1288]	; 0xfffffaf8
    1300:			; <UNDEFINED> instruction: 0xf7ff4620
    1304:	mlals	r0, r8, fp, lr
    1308:	ldmib	sp, {r1, r2, r4, sl, sp, lr, pc}^
    130c:	blx	c9f4e <sg_chk_n_print3@plt+0xc94d2>
    1310:	blls	5bd320 <sg_chk_n_print3@plt+0x5bc8a4>
    1314:	blls	76f7a8 <sg_chk_n_print3@plt+0x76ed2c>
    1318:			; <UNDEFINED> instruction: 0x076ab913
    131c:	orrhi	pc, r6, #64, 2
    1320:	ldrmi	r9, [r8], #-2849	; 0xfffff4df
    1324:	bl	cbf328 <sg_chk_n_print3@plt+0xcbe8ac>
    1328:	stmdacs	r0, {r1, r4, ip, pc}
    132c:	strthi	pc, [ip], #-0
    1330:	bls	4a7fbc <sg_chk_n_print3@plt+0x4a7540>
    1334:	subsmi	r1, fp, #1488	; 0x5d0
    1338:	andsmi	r4, sp, r5, lsl r4
    133c:	movwcs	sl, #2598	; 0xa26
    1340:	stmib	sp, {r0, r1, r2, r4, r9, ip, pc}^
    1344:	ldrb	r3, [r4, #-806]!	; 0xfffffcda
    1348:	strtmi	r9, [r0], -lr, lsl #20
    134c:	b	13e6b54 <sg_chk_n_print3@plt+0x13e60d8>
    1350:	blx	a06e2 <sg_chk_n_print3@plt+0x9fc66>
    1354:	blx	fe8bdf7e <sg_chk_n_print3@plt+0xfe8bd502>
    1358:	blx	1e377e <sg_chk_n_print3@plt+0x1e2d02>
    135c:	ldrmi	r3, [r9], #780	; 0x30c
    1360:	strbmi	r4, [fp], -r2, asr #12
    1364:	bl	3f368 <sg_chk_n_print3@plt+0x3e8ec>
    1368:			; <UNDEFINED> instruction: 0xf1712800
    136c:			; <UNDEFINED> instruction: 0xf6bf0300
    1370:			; <UNDEFINED> instruction: 0xf7ffad3f
    1374:			; <UNDEFINED> instruction: 0xf8dfeb3c
    1378:	ldrbtmi	r2, [sl], #-1268	; 0xfffffb0c
    137c:	vmul.i8	d9, d13, d4
    1380:	stmdavs	r5, {r2, r3, sl, ip, lr}
    1384:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1388:	stmib	sp, {r5, r9, sl, lr}^
    138c:	ldrmi	r2, [r9], -r0, lsl #2
    1390:			; <UNDEFINED> instruction: 0xf7ff2201
    1394:	strtmi	lr, [r0], -lr, ror #22
    1398:	b	ff53f39c <sg_chk_n_print3@plt+0xff53e920>
    139c:			; <UNDEFINED> instruction: 0xf7ff4628
    13a0:			; <UNDEFINED> instruction: 0x4606eb3e
    13a4:			; <UNDEFINED> instruction: 0xf8dfe6ba
    13a8:	ldmdbls	r4, {r3, r6, r7, sl}
    13ac:			; <UNDEFINED> instruction: 0xf7ff4478
    13b0:	ldr	lr, [r6, #-2750]	; 0xfffff542
    13b4:	tsteq	r3, r2, asr sl
    13b8:	addhi	pc, lr, r0, asr #32
    13bc:	mrc	6, 0, r4, cr8, cr1, {6}
    13c0:	ldmib	sp, {r4, r9, fp, lr}^
    13c4:			; <UNDEFINED> instruction: 0xf109a60b
    13c8:	strb	r0, [r2, #2305]	; 0x901
    13cc:			; <UNDEFINED> instruction: 0xf10d9b1c
    13d0:	cdp	7, 1, cr0, cr8, cr14, {4}
    13d4:			; <UNDEFINED> instruction: 0x46320a10
    13d8:	strtmi	r9, [r9], -r6, lsl #14
    13dc:	blls	566004 <sg_chk_n_print3@plt+0x565588>
    13e0:	blls	7a6004 <sg_chk_n_print3@plt+0x7a5588>
    13e4:	blls	7e6000 <sg_chk_n_print3@plt+0x7e5584>
    13e8:	blls	6a6000 <sg_chk_n_print3@plt+0x6a5584>
    13ec:	blls	3a6000 <sg_chk_n_print3@plt+0x3a5584>
    13f0:	ldmib	sp, {r1, r8, r9, ip, pc}^
    13f4:	stmib	sp, {r4, sl, ip, sp}^
    13f8:	blls	58e400 <sg_chk_n_print3@plt+0x58d984>
    13fc:			; <UNDEFINED> instruction: 0xf000703b
    1400:	stmdacs	r1, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    1404:	stmdacs	r2, {r2, r4, r5, r6, ip, lr, pc}
    1408:	stmdacs	r0, {r3, r4, ip, lr, pc}
    140c:	msrhi	CPSR_fxc, #64	; 0x40
    1410:			; <UNDEFINED> instruction: 0x17f19c1d
    1414:	ldmib	r4, {r4, r5, r9, sl, lr}^
    1418:	ldmibne	r2, {r2, r8, r9, sp}
    141c:	mvnvc	lr, #68608	; 0x10c00
    1420:	movwcs	lr, #18884	; 0x49c4
    1424:	blcs	28084 <sg_chk_n_print3@plt+0x27608>
    1428:	cfldrdge	mvd15, [r9, #-252]!	; 0xffffff04
    142c:	blcs	1f520 <sg_chk_n_print3@plt+0x1eaa4>
    1430:	cfldrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    1434:	movwcc	r9, #6931	; 0x1b13
    1438:	ldrb	r9, [r0, #-787]!	; 0xfffffced
    143c:	beq	fe43cca4 <sg_chk_n_print3@plt+0xfe43c228>
    1440:	b	1d3f444 <sg_chk_n_print3@plt+0x1d3e9c8>
    1444:	vmov.32	r9, d8[0]
    1448:			; <UNDEFINED> instruction: 0x46320a10
    144c:	strls	r4, [r6, -r9, lsr #12]
    1450:	blls	566078 <sg_chk_n_print3@plt+0x5655fc>
    1454:	blls	7a6078 <sg_chk_n_print3@plt+0x7a55fc>
    1458:	blls	7e6074 <sg_chk_n_print3@plt+0x7e55f8>
    145c:	blls	6a6074 <sg_chk_n_print3@plt+0x6a55f8>
    1460:	blls	3a6074 <sg_chk_n_print3@plt+0x3a55f8>
    1464:	ldmib	sp, {r1, r8, r9, ip, pc}^
    1468:	stmib	sp, {r4, sl, ip, sp}^
    146c:			; <UNDEFINED> instruction: 0xf0003400
    1470:			; <UNDEFINED> instruction: 0xe7cafe33
    1474:			; <UNDEFINED> instruction: 0x0110e9dd
    1478:	strpl	pc, [ip, #-525]	; 0xfffffdf3
    147c:	vst1.64	{d20-d21}, [pc :256]!
    1480:	ldrbmi	r7, [r1], r0, asr #6
    1484:			; <UNDEFINED> instruction: 0xa60be9dd
    1488:	smlabteq	r2, sp, r9, lr
    148c:			; <UNDEFINED> instruction: 0x4628447a
    1490:	andls	r4, r0, #26214400	; 0x1900000
    1494:			; <UNDEFINED> instruction: 0xf7ff2201
    1498:	strtmi	lr, [r8], -ip, ror #21
    149c:			; <UNDEFINED> instruction: 0xf7ff4df6
    14a0:	ldrbtmi	lr, [sp], #-2642	; 0xfffff5ae
    14a4:	blls	33aa1c <sg_chk_n_print3@plt+0x339fa0>
    14a8:	beq	43cd10 <sg_chk_n_print3@plt+0x43c294>
    14ac:	ldmib	sp, {r8, r9, ip, pc}^
    14b0:			; <UNDEFINED> instruction: 0xf7ff2318
    14b4:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    14b8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    14bc:	stcge	6, cr15, [sl, #-764]	; 0xfffffd04
    14c0:	ldrbmi	r4, [r1], lr, ror #17
    14c4:	ldrbtmi	r4, [r8], #-3566	; 0xfffff212
    14c8:			; <UNDEFINED> instruction: 0xa60be9dd
    14cc:	bmi	43cd34 <sg_chk_n_print3@plt+0x43c2b8>
    14d0:	b	e3f4d4 <sg_chk_n_print3@plt+0xe3ea58>
    14d4:	strb	r4, [r3, #-1149]	; 0xfffffb83
    14d8:	stmdaeq	r1, {r1, r4, r8, ip, sp, lr, pc}
    14dc:	stmdbeq	r0, {r0, r1, r6, r8, ip, sp, lr, pc}
    14e0:	stmdbhi	r0, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    14e4:	ldmdals	r7, {r0, r1, r3, r5, r8, sl, sp, lr, pc}
    14e8:			; <UNDEFINED> instruction: 0xf7ff2100
    14ec:	ldrb	lr, [r9], #2628	; 0xa44
    14f0:	cdp	14, 1, cr10, cr8, cr5, {1}
    14f4:	vpmin.s8	d16, d2, d0
    14f8:			; <UNDEFINED> instruction: 0x46322172
    14fc:	b	bbf500 <sg_chk_n_print3@plt+0xbbea84>
    1500:	vmlal.s8	q9, d0, d0
    1504:	ldmdavs	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    1508:	svcpl	0x0000f5b3
    150c:			; <UNDEFINED> instruction: 0xf44fbfbc
    1510:	eorsvs	r5, r3, r0, lsl #6
    1514:	ldmdavs	r0!, {r1, r2, r3, r8, r9, fp, ip, pc}
    1518:			; <UNDEFINED> instruction: 0x46194418
    151c:	ldrmi	r3, [ip], -r1, lsl #16
    1520:			; <UNDEFINED> instruction: 0xf946f001
    1524:	ldmmi	r7, {r1, r2, r9, sl, lr}^
    1528:			; <UNDEFINED> instruction: 0x96144631
    152c:			; <UNDEFINED> instruction: 0xf7ff4478
    1530:	blls	7fbd30 <sg_chk_n_print3@plt+0x7fb2b4>
    1534:			; <UNDEFINED> instruction: 0x46299a1c
    1538:	movwls	r9, #18462	; 0x481e
    153c:	andls	r9, r8, #26624	; 0x6800
    1540:	bls	566550 <sg_chk_n_print3@plt+0x565ad4>
    1544:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    1548:	andls	r3, r7, #16, 8	; 0x10000000
    154c:	andls	r4, r5, r2, lsr r6
    1550:	cdp	7, 1, cr9, cr8, cr6, {0}
    1554:	stmib	sp, {r4, r9, fp}^
    1558:			; <UNDEFINED> instruction: 0xf0003400
    155c:			; <UNDEFINED> instruction: 0xe754fdbd
    1560:	bvs	14e7dd4 <sg_chk_n_print3@plt+0x14e7358>
    1564:	vld1.8	{d6-d7}, [r3 :64], r2
    1568:			; <UNDEFINED> instruction: 0xf023637f
    156c:	vsubw.u8	q8, q1, d15
    1570:	tstmi	r3, #-1342177280	; 0xb0000000
    1574:			; <UNDEFINED> instruction: 0xf0002ba2
    1578:	blcs	562130 <sg_chk_n_print3@plt+0x5616b4>
    157c:	cfldrsge	mvf15, [r0], {127}	; 0x7f
    1580:	ldrt	r2, [r5], -r2, lsl #10
    1584:	strcs	r4, [r1], -r0, asr #17
    1588:			; <UNDEFINED> instruction: 0xf7ff4478
    158c:	strb	lr, [r5, #2512]	; 0x9d0
    1590:	strtmi	sl, [r1], -r3, asr #17
    1594:	rscsne	pc, pc, #64, 4
    1598:	b	d3f59c <sg_chk_n_print3@plt+0xd3eb20>
    159c:	blt	ff33f5a0 <sg_chk_n_print3@plt+0xff33eb24>
    15a0:	tstcs	r2, r4, lsl r8
    15a4:	b	73f5a8 <sg_chk_n_print3@plt+0x73eb2c>
    15a8:	vmull.p8	<illegal reg q8.5>, d0, d4
    15ac:	strcs	r8, [r2], -r8, lsr #1
    15b0:	svcls	0x001be638
    15b4:	ldrtmi	r2, [r8], -r0, lsl #2
    15b8:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15bc:	ldmib	r3, {r0, r1, r2, r4, r8, r9, fp, ip, pc}^
    15c0:	b	14461c8 <sg_chk_n_print3@plt+0x144574c>
    15c4:			; <UNDEFINED> instruction: 0xf43f0203
    15c8:	ldmib	r7, {r0, r1, r2, r3, r6, r7, sl, fp, sp, pc}^
    15cc:	lfm	f7, 4, [pc]	; 15d4 <sg_chk_n_print3@plt+0xb58>
    15d0:	bl	feca0380 <sg_chk_n_print3@plt+0xfec9f904>
    15d4:	bl	fe9c35e8 <sg_chk_n_print3@plt+0xfe9c2b6c>
    15d8:	svclt	0x00420701
    15dc:	ldmdacs	r4!, {r3, r8, sl, ip, sp, lr, pc}^
    15e0:	ldrbcc	pc, [pc, r7, lsl #2]!	; <UNPREDICTABLE>
    15e4:	ldmdavc	r0, {r3, r8, sl, ip, sp, lr, pc}
    15e8:	vmla.f64	d4, d21, d24
    15ec:	vmov	s13, r7
    15f0:	ldrbtmi	r8, [fp], #-2704	; 0xfffff570
    15f4:	blhi	ff97d0dc <sg_chk_n_print3@plt+0xff97c660>
    15f8:	movwcs	lr, #2515	; 0x9d3
    15fc:			; <UNDEFINED> instruction: 0xf1732a01
    1600:	frde	f0, f0, f0
    1604:	vmls.f64	d6, d22, d22
    1608:	vqdmlsl.s<illegal width 8>	q12, d0, d7
    160c:	stmibmi	r0!, {r0, r2, r3, r4, r6, r8, pc}
    1610:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    1614:	bne	401a1c <sg_chk_n_print3@plt+0x400fa0>
    1618:	tsteq	r1, r3, ror #22
    161c:	blx	febbd62a <sg_chk_n_print3@plt+0xfebbcbae>
    1620:	bvc	3bcd9c <sg_chk_n_print3@plt+0x3bc320>
    1624:	svceq	0x0001f1ba
    1628:	blvs	ff9fd110 <sg_chk_n_print3@plt+0xff9fc694>
    162c:	bleq	5fc738 <sg_chk_n_print3@plt+0x5fbcbc>
    1630:	blls	1bced4 <sg_chk_n_print3@plt+0x1bc458>
    1634:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    1638:	bge	fe43ce5c <sg_chk_n_print3@plt+0xfe43c3e0>
    163c:	blpl	3d120 <sg_chk_n_print3@plt+0x3c6a4>
    1640:	blvc	ff9fd128 <sg_chk_n_print3@plt+0xff9fc6ac>
    1644:	blvc	117cf28 <sg_chk_n_print3@plt+0x117c4ac>
    1648:	bpl	3fcdc4 <sg_chk_n_print3@plt+0x3fc348>
    164c:	blpl	ff97d134 <sg_chk_n_print3@plt+0xff97c6b8>
    1650:	blvc	17cef4 <sg_chk_n_print3@plt+0x17c478>
    1654:	blls	11bce78 <sg_chk_n_print3@plt+0x11bc3fc>
    1658:	svceq	0x0002f1ba
    165c:	subhi	pc, ip, #0
    1660:	ldrtmi	r4, [fp], -ip, lsl #17
    1664:			; <UNDEFINED> instruction: 0x46294652
    1668:			; <UNDEFINED> instruction: 0xf8cd4478
    166c:			; <UNDEFINED> instruction: 0xf7ff8000
    1670:	blmi	fe27bbf0 <sg_chk_n_print3@plt+0xfe27b174>
    1674:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1678:	bcs	4a280 <sg_chk_n_print3@plt+0x49804>
    167c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    1680:	vldr	d13, [pc, #412]	; 1824 <sg_chk_n_print3@plt+0xda8>
    1684:	vmov.u16	r7, d4[2]
    1688:	vsqrt.f64	d24, d7
    168c:	vstmdble	r0!, {s31-s46}
    1690:	blvc	f7cd14 <sg_chk_n_print3@plt+0xf7c298>
    1694:	blls	ff1fd16c <sg_chk_n_print3@plt+0xff1fc6f0>
    1698:	blx	43d264 <sg_chk_n_print3@plt+0x43c7e8>
    169c:	andshi	pc, pc, #0, 6
    16a0:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    16a4:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a8:	svceq	0x0000f1b9
    16ac:	cfldrdge	mvd15, [ip], {63}	; 0x3f
    16b0:	bls	fe43ced4 <sg_chk_n_print3@plt+0xfe43c458>
    16b4:			; <UNDEFINED> instruction: 0x4629487a
    16b8:	blvc	ff9fd1a0 <sg_chk_n_print3@plt+0xff9fc724>
    16bc:	mcr	4, 4, r4, cr7, cr8, {3}
    16c0:	mrrc	11, 0, r7, r3, cr8
    16c4:			; <UNDEFINED> instruction: 0xf7ff2b17
    16c8:	strb	lr, [sp], #-2354	; 0xfffff6ce
    16cc:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
    16d0:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    16d4:			; <UNDEFINED> instruction: 0x26014874
    16d8:			; <UNDEFINED> instruction: 0xf7ff4478
    16dc:	ldr	lr, [sp, #-2344]	; 0xfffff6d8
    16e0:			; <UNDEFINED> instruction: 0x260f4872
    16e4:	ldrbtmi	r9, [r8], #-2324	; 0xfffff6ec
    16e8:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16ec:	ldmdami	r0!, {r1, r2, r4, r8, sl, sp, lr, pc}^
    16f0:	ldrbtmi	r2, [r8], #-1567	; 0xfffff9e1
    16f4:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16f8:			; <UNDEFINED> instruction: 0x2600e510
    16fc:	cfmul32ls	mvfx14, mvfx13, mvfx14
    1700:			; <UNDEFINED> instruction: 0x46319814
    1704:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1708:			; <UNDEFINED> instruction: 0xf6bf1e04
    170c:			; <UNDEFINED> instruction: 0xf7ffad8b
    1710:	bmi	1a3bcd0 <sg_chk_n_print3@plt+0x1a3b254>
    1714:			; <UNDEFINED> instruction: 0xe631447a
    1718:	strbtcs	r4, [r3], -r7, ror #16
    171c:			; <UNDEFINED> instruction: 0xf7ff4478
    1720:	ldrbt	lr, [fp], #2310	; 0x906
    1724:	andcs	r4, r6, #1654784	; 0x194000
    1728:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    172c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1730:			; <UNDEFINED> instruction: 0xf0402800
    1734:	movwcs	r8, #4765	; 0x129d
    1738:			; <UNDEFINED> instruction: 0xf7ff9317
    173c:			; <UNDEFINED> instruction: 0x4620b9fd
    1740:	tstls	fp, #67108864	; 0x4000000
    1744:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1748:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    174c:			; <UNDEFINED> instruction: 0xf7ff61d0
    1750:	ldmdami	ip, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    1754:			; <UNDEFINED> instruction: 0xf7ff4478
    1758:			; <UNDEFINED> instruction: 0xf1b9e8ea
    175c:			; <UNDEFINED> instruction: 0xf43f0f00
    1760:	ldc	12, cr10, [pc, #12]	; 1774 <sg_chk_n_print3@plt+0xcf8>
    1764:	vmov.f64	d7, #71	; 0x3e380000  0.1796875
    1768:	vsqrt.f64	d24, d7
    176c:			; <UNDEFINED> instruction: 0xf77ffa10
    1770:			; <UNDEFINED> instruction: 0xe79dabfb
    1774:	andhi	pc, r0, pc, lsr #7
    1778:	adcsge	lr, r5, sp, lsl #27
    177c:	mrccc	6, 5, ip, cr0, cr7, {7}
    1780:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    1784:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1788:	andeq	r0, r0, r0
    178c:	rsbsmi	pc, pc, r0
    1790:	muleq	r1, sl, r4
    1794:	andeq	r0, r0, ip, lsr #1
    1798:	andeq	r2, r0, r4, lsl #11
    179c:	andeq	r2, r0, r6, ror r5
    17a0:	andeq	r2, r0, ip, ror #10
    17a4:	andeq	r2, r0, r6, ror #10
    17a8:	andeq	r2, r0, ip, asr r5
    17ac:	andeq	r2, r0, lr, asr #10
    17b0:	andeq	r2, r0, r8, ror #10
    17b4:	andeq	r2, r0, ip, asr r5
    17b8:	andeq	r2, r0, r0, asr r5
    17bc:	ldrdeq	r2, [r0], -r8
    17c0:	andeq	r4, r1, r0, lsl #7
    17c4:	andeq	r1, r0, r1, lsr r3
    17c8:	strdeq	r1, [r0], -fp
    17cc:	muleq	r0, r4, ip
    17d0:	andeq	r4, r1, r6, asr r2
    17d4:	andeq	r4, r1, ip, lsr r2
    17d8:	andeq	r4, r1, r0, lsl r2
    17dc:	andeq	r4, r1, r8, lsl #4
    17e0:	andeq	r4, r1, lr, asr #3
    17e4:			; <UNDEFINED> instruction: 0x000141b8
    17e8:			; <UNDEFINED> instruction: 0x000141b6
    17ec:			; <UNDEFINED> instruction: 0x00002eb6
    17f0:	andeq	r4, r1, r2, ror #1
    17f4:	andeq	r2, r0, r2, ror #2
    17f8:	andeq	r4, r1, r8, lsl #1
    17fc:	andeq	r4, r1, r8, ror r0
    1800:	andeq	r3, r0, sl, lsr #32
    1804:	andeq	r2, r0, r4, lsl r1
    1808:	andeq	r2, r0, r2, lsl r1
    180c:	andeq	r3, r1, r4, ror #31
    1810:	andeq	r3, r1, r4, lsl #31
    1814:	andeq	r2, r0, r0, ror r8
    1818:	andeq	r3, r1, r0, lsr pc
    181c:			; <UNDEFINED> instruction: 0x000027b4
    1820:	ldrdeq	r2, [r0], -r8
    1824:	andeq	r2, r0, r6, ror #15
    1828:	andeq	r3, r1, r8, lsl lr
    182c:	andeq	r2, r0, sl, lsr #17
    1830:	andeq	r2, r0, r4, rrx
    1834:			; <UNDEFINED> instruction: 0x000023b6
    1838:	ldrdeq	r2, [r0], -ip
    183c:	andeq	r3, r1, ip, ror #28
    1840:	andeq	r2, r0, r2, lsl #15
    1844:	andeq	r2, r0, r0
    1848:	andeq	r2, r0, r2, asr r3
    184c:	andeq	r3, r1, r0, lsl lr
    1850:	andeq	r3, r1, ip, ror #27
    1854:	andeq	r3, r1, lr, asr #27
    1858:	andeq	r3, r1, r4, asr #27
    185c:	andeq	r2, r0, sl, lsl r7
    1860:	strdeq	r1, [r0], -r8
    1864:	andeq	r2, r0, sl, asr #4
    1868:	muleq	r0, r8, r6
    186c:			; <UNDEFINED> instruction: 0x000028b2
    1870:	andeq	r2, r0, r4, asr r8
    1874:	andeq	r2, r0, r0, ror fp
    1878:	andeq	r1, r0, r6, lsl ip
    187c:	andeq	r2, r0, r6, lsr r9
    1880:	andeq	r1, r0, r4, ror #23
    1884:	ldrdeq	r2, [r0], -ip
    1888:	andeq	r2, r0, r8, ror #7
    188c:	andeq	r3, r1, r2, lsr #20
    1890:	strdeq	r3, [r1], -r4
    1894:	andeq	r2, r0, r0, ror #16
    1898:	andeq	r3, r1, r0, lsr #19
    189c:	andeq	r2, r0, r6, asr r3
    18a0:	andeq	r2, r0, r8, asr #16
    18a4:	andeq	r3, r1, r6, lsr r9
    18a8:	andeq	r1, r0, r8, asr sl
    18ac:	andeq	r2, r0, lr, lsr r3
    18b0:			; <UNDEFINED> instruction: 0x000022be
    18b4:	andeq	r2, r0, ip, asr r3
    18b8:	andeq	r2, r0, r0, asr r4
    18bc:	andeq	r2, r0, r6, lsr r1
    18c0:	andeq	r3, r1, sl, asr #17
    18c4:	andeq	r2, r0, r4, lsr #5
    18c8:	svceq	0x0001f1ba
    18cc:	blls	ff0bcf50 <sg_chk_n_print3@plt+0xff0bc4d4>
    18d0:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    18d4:	strbmi	r4, [r3], -r8, asr #17
    18d8:			; <UNDEFINED> instruction: 0x4629463a
    18dc:			; <UNDEFINED> instruction: 0xf7ff4478
    18e0:	blmi	ff1bb980 <sg_chk_n_print3@plt+0xff1baf04>
    18e4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18e8:	bcs	4a4f0 <sg_chk_n_print3@plt+0x49a74>
    18ec:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    18f0:	svcge	0x002ff6ff
    18f4:	blvc	feebcf78 <sg_chk_n_print3@plt+0xfeebc4fc>
    18f8:	blhi	ff1fd3d0 <sg_chk_n_print3@plt+0xff1fc954>
    18fc:	blx	43d4c8 <sg_chk_n_print3@plt+0x43ca4c>
    1900:	svcge	0x0027f77f
    1904:	blvc	fee3cf88 <sg_chk_n_print3@plt+0xfee3c50c>
    1908:	blls	ff1fd3e0 <sg_chk_n_print3@plt+0xff1fc964>
    190c:	blx	43d4d8 <sg_chk_n_print3@plt+0x43ca5c>
    1910:	mcrge	7, 6, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    1914:	blvc	fedbcf98 <sg_chk_n_print3@plt+0xfedbc51c>
    1918:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    191c:	blvc	1fd1c4 <sg_chk_n_print3@plt+0x1fc748>
    1920:	blvc	1fd34c <sg_chk_n_print3@plt+0x1fc8d0>
    1924:	blcs	5fca78 <sg_chk_n_print3@plt+0x5fbffc>
    1928:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    192c:			; <UNDEFINED> instruction: 0x4602e6bc
    1930:			; <UNDEFINED> instruction: 0xf8dd46d1
    1934:	ldrtmi	sl, [r9], -ip, lsr #32
    1938:	ldmmi	r2!, {r0, r1, r3, ip, pc}
    193c:	ldrbtmi	r9, [r8], #-3596	; 0xfffff1f4
    1940:	bmi	43d1a8 <sg_chk_n_print3@plt+0x43c72c>
    1944:	svc	0x00f2f7fe
    1948:	stmdbls	lr, {r0, r1, r3, r9, fp, ip, pc}
    194c:			; <UNDEFINED> instruction: 0xf0014610
    1950:	msrlt	CPSR_fc, r9, ror r8
    1954:	andcc	r4, r1, ip, lsr #21
    1958:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    195c:	addsvs	r3, r3, r1, lsl #6
    1960:	stmibmi	fp!, {r1, r3, r5, r7, r8, sl, fp, lr}
    1964:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    1968:	movwcs	lr, #2517	; 0x9d5
    196c:	bl	18c81bc <sg_chk_n_print3@plt+0x18c7740>
    1970:	stmib	r5, {r5, r6, r7, r8, r9, ip, sp, lr}^
    1974:	ldmib	r1, {r8, r9, sp}^
    1978:	stcmi	3, cr2, [r6, #16]!
    197c:	bl	10c79cc <sg_chk_n_print3@plt+0x10c6f50>
    1980:	ldrbtmi	r7, [sp], #-992	; 0xfffffc20
    1984:	movwcs	lr, #18881	; 0x49c1
    1988:	blt	ffabf98c <sg_chk_n_print3@plt+0xffabef10>
    198c:	ldrmi	r4, [r9], -r2, lsr #27
    1990:	ldrbtmi	r4, [sp], #-2210	; 0xfffff75e
    1994:			; <UNDEFINED> instruction: 0xf7fe4478
    1998:	smlabtcs	r0, sl, pc, lr	; <UNPREDICTABLE>
    199c:			; <UNDEFINED> instruction: 0xf7fe4628
    19a0:	mcrne	15, 0, lr, cr4, cr0, {7}
    19a4:	bge	ffe3f5a8 <sg_chk_n_print3@plt+0xffe3eb2c>
    19a8:	streq	pc, [pc, sp, lsl #2]
    19ac:	ldrtmi	r2, [r9], -r1, lsl #4
    19b0:	svc	0x009cf7fe
    19b4:			; <UNDEFINED> instruction: 0xf0002801
    19b8:	strtmi	r8, [r0], -pc, asr #1
    19bc:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19c0:	blt	ffabf9c4 <sg_chk_n_print3@plt+0xffabef48>
    19c4:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
    19c8:	svc	0x00b0f7fe
    19cc:	svclt	0x00082e00
    19d0:			; <UNDEFINED> instruction: 0xf7ff2663
    19d4:	subsmi	fp, r2, #888832	; 0xd9000
    19d8:	bl	18d3c28 <sg_chk_n_print3@plt+0x18d31ac>
    19dc:	ldrbtmi	r0, [r8], #-835	; 0xfffffcbd
    19e0:	svc	0x00a4f7fe
    19e4:	movwcs	lr, #2519	; 0x9d7
    19e8:	movwcs	lr, #51661	; 0xc9cd
    19ec:	rsble	r4, r4, r3, lsl r3
    19f0:			; <UNDEFINED> instruction: 0xf7ff9512
    19f4:	stmmi	ip, {r0, r2, r5, r9, fp, ip, sp, pc}
    19f8:	ldmdbls	r4, {r1, r4, r5, r9, sl, lr}
    19fc:			; <UNDEFINED> instruction: 0xf7fe4478
    1a00:	ldr	lr, [r6], #-3990	; 0xfffff06a
    1a04:	strcc	pc, [r0], pc, asr #8
    1a08:	stmibmi	r8, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    1a0c:	ldmib	sp, {r1, r9, sl, sp}^
    1a10:	ldrbtmi	r5, [r9], #-14
    1a14:	movwcs	lr, #2497	; 0x9c1
    1a18:	blx	2867a <sg_chk_n_print3@plt+0x27bfe>
    1a1c:	blcs	3da38 <sg_chk_n_print3@plt+0x3cfbc>
    1a20:	cfldrdge	mvd15, [lr], #-508	; 0xfffffe04
    1a24:	blcs	286a0 <sg_chk_n_print3@plt+0x27c24>
    1a28:	cfldrdge	mvd15, [sl], #-508	; 0xfffffe04
    1a2c:	blcs	28688 <sg_chk_n_print3@plt+0x27c0c>
    1a30:	bichi	pc, r0, r0
    1a34:	movwcs	r4, #5633	; 0x1601
    1a38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a3c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a40:	andcs	r2, r0, r3, lsl #4
    1a44:	stmib	sp, {sl, ip, pc}^
    1a48:			; <UNDEFINED> instruction: 0xf7fe8902
    1a4c:	mcrrne	15, 6, lr, r3, cr2
    1a50:			; <UNDEFINED> instruction: 0xf0004605
    1a54:	movwcs	r8, #372	; 0x174
    1a58:	strbt	r9, [pc], #-786	; 1a60 <sg_chk_n_print3@plt+0xfe4>
    1a5c:	svc	0x00c6f7fe
    1a60:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
    1a64:	andcc	lr, r3, sl, lsl #9
    1a68:	mrc	6, 0, r4, cr8, cr1, {6}
    1a6c:			; <UNDEFINED> instruction: 0xf8dd4a10
    1a70:	stmdacs	r6, {r2, r3, r5, sp, pc}
    1a74:	orrhi	pc, r5, r0, lsl #4
    1a78:			; <UNDEFINED> instruction: 0xf010e8df
    1a7c:	cmneq	r1, sl, ror r1
    1a80:	orreq	r0, r3, r3, lsl #3
    1a84:	smulbbeq	r8, r3, r1
    1a88:			; <UNDEFINED> instruction: 0x46200193
    1a8c:	svc	0x00c0f7fe
    1a90:	tsteq	r0, sp, asr #19
    1a94:	ldrcc	lr, [r0], #-2525	; 0xfffff623
    1a98:	svclt	0x00083401
    1a9c:	svccc	0x00fff1b3
    1aa0:	stmdage	sl, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    1aa4:	strcs	r4, [r1], -r3, ror #16
    1aa8:			; <UNDEFINED> instruction: 0xf7fe4478
    1aac:			; <UNDEFINED> instruction: 0xf7ffef40
    1ab0:	fstmdbxmi	r1!, {d27-d52}	;@ Deprecated
    1ab4:			; <UNDEFINED> instruction: 0xf7ff447d
    1ab8:	ssatmi	fp, #10, r3, asr #20
    1abc:	ldrls	r9, [r3, #-1298]	; 0xfffffaee
    1ac0:	blt	11ffac4 <sg_chk_n_print3@plt+0x11ff048>
    1ac4:			; <UNDEFINED> instruction: 0x2663485d
    1ac8:			; <UNDEFINED> instruction: 0xf7fe4478
    1acc:			; <UNDEFINED> instruction: 0xf7ffef30
    1ad0:	ldmdami	fp, {r0, r2, r5, r8, r9, fp, ip, sp, pc}^
    1ad4:			; <UNDEFINED> instruction: 0xf7fe4478
    1ad8:			; <UNDEFINED> instruction: 0xf7ffef36
    1adc:	vldr	d11, [pc, #856]	; 1e3c <sg_chk_n_print3@plt+0x13c0>
    1ae0:	ldmdami	r8, {r2, r6, r8, r9, fp, ip, sp, lr}^
    1ae4:	mcr	4, 1, r4, cr8, cr8, {3}
    1ae8:	vdiv.f64	d7, d9, d7
    1aec:	mrrc	11, 0, r7, r3, cr7
    1af0:			; <UNDEFINED> instruction: 0xf7fe2b17
    1af4:	ldrb	lr, [r7, #3868]	; 0xf1c
    1af8:			; <UNDEFINED> instruction: 0x46434853
    1afc:			; <UNDEFINED> instruction: 0x4629463a
    1b00:			; <UNDEFINED> instruction: 0xf7fe4478
    1b04:	blmi	147d75c <sg_chk_n_print3@plt+0x147cce0>
    1b08:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1b0c:	bcs	4a714 <sg_chk_n_print3@plt+0x49c98>
    1b10:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    1b14:	mrcge	6, 0, APSR_nzcv, cr13, cr15, {7}
    1b18:	blvc	c7d19c <sg_chk_n_print3@plt+0xc7c720>
    1b1c:	blhi	ff1fd5f4 <sg_chk_n_print3@plt+0xff1fcb78>
    1b20:	blx	43d6ec <sg_chk_n_print3@plt+0x43cc70>
    1b24:	mrcge	7, 0, APSR_nzcv, cr5, cr15, {3}
    1b28:	blvc	bfd1ac <sg_chk_n_print3@plt+0xbfc730>
    1b2c:	blls	ff1fd604 <sg_chk_n_print3@plt+0xff1fcb88>
    1b30:	blx	43d6fc <sg_chk_n_print3@plt+0x43cc80>
    1b34:	ldcge	7, cr15, [r4, #508]!	; 0x1fc
    1b38:	blvc	b7d1bc <sg_chk_n_print3@plt+0xb7c740>
    1b3c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    1b40:	blvc	1fd3e8 <sg_chk_n_print3@plt+0x1fc96c>
    1b44:	blvc	1fd570 <sg_chk_n_print3@plt+0x1fcaf4>
    1b48:	blcs	5fcc9c <sg_chk_n_print3@plt+0x5fc220>
    1b4c:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1b50:	strcs	lr, [r4, #-1450]	; 0xfffffa56
    1b54:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b58:	blcs	c1fc4c <sg_chk_n_print3@plt+0xc1f1d0>
    1b5c:	svcge	0x002df47f
    1b60:			; <UNDEFINED> instruction: 0x4629483c
    1b64:			; <UNDEFINED> instruction: 0xf7fe4478
    1b68:	str	lr, [r6, -r2, ror #29]!
    1b6c:			; <UNDEFINED> instruction: 0x2601483a
    1b70:			; <UNDEFINED> instruction: 0xf7fe4478
    1b74:			; <UNDEFINED> instruction: 0xf7ffeedc
    1b78:	ldmdami	r8!, {r0, r4, r6, r7, r9, fp, ip, sp, pc}
    1b7c:	ldrbtmi	r2, [r8], #-1635	; 0xfffff99d
    1b80:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    1b84:	blt	ff2bfb88 <sg_chk_n_print3@plt+0xff2bf10c>
    1b88:			; <UNDEFINED> instruction: 0x26634835
    1b8c:			; <UNDEFINED> instruction: 0xf7fe4478
    1b90:			; <UNDEFINED> instruction: 0xf7ffeece
    1b94:	vpmax.s8	<illegal reg q13.5>, q9, <illegal reg q1.5>
    1b98:			; <UNDEFINED> instruction: 0x46202172
    1b9c:			; <UNDEFINED> instruction: 0xf7fe4632
    1ba0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1ba4:	blge	167f7a8 <sg_chk_n_print3@plt+0x167ed2c>
    1ba8:	ldmdavs	r1!, {r1, r2, r3, r5, fp, lr}
    1bac:			; <UNDEFINED> instruction: 0xf7fe4478
    1bb0:			; <UNDEFINED> instruction: 0xf7ffeebe
    1bb4:	mcrrne	11, 5, fp, r3, cr2
    1bb8:	andeq	pc, r1, #-2147483648	; 0x80000000
    1bbc:	stmdami	sl!, {r3, r5, r6, r8, ip, lr, pc}
    1bc0:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    1bc4:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    1bc8:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    1bcc:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1bd0:	blt	fe93fbd4 <sg_chk_n_print3@plt+0xfe93f158>
    1bd4:	andhi	pc, r0, pc, lsr #7
	...
    1be0:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    1be4:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1be8:	andeq	r0, r0, r0
    1bec:	rsbsmi	pc, pc, r0
    1bf0:	andeq	r0, r0, r0
    1bf4:	smlawbmi	lr, r0, r4, r8
    1bf8:	andeq	r2, r0, ip, ror r5
    1bfc:	andeq	r3, r1, r0, lsr r7
    1c00:	andeq	r2, r0, sl, ror #10
    1c04:	andeq	r2, r0, r6, ror #9
    1c08:			; <UNDEFINED> instruction: 0x000136bc
    1c0c:	andeq	r3, r1, r0, lsr #13
    1c10:	andeq	r3, r1, lr, lsr #13
    1c14:	andeq	r1, r0, r6, lsr r7
    1c18:	andeq	r2, r0, lr, ror #11
    1c1c:			; <UNDEFINED> instruction: 0x000025bc
    1c20:	andeq	r2, r0, r2, ror r5
    1c24:	andeq	r2, r0, r2, ror #5
    1c28:	andeq	r2, r0, r0, lsr #1
    1c2c:	andeq	r3, r1, r2, lsl #12
    1c30:	andeq	r2, r0, r6, ror r1
    1c34:	andeq	r1, r0, r0, ror #13
    1c38:	andeq	r1, r0, r4, lsl #12
    1c3c:	andeq	r2, r0, r4, asr #32
    1c40:	andeq	r2, r0, r4, lsl r0
    1c44:	andeq	r2, r0, r0, lsr #7
    1c48:	muleq	r0, r4, r3
    1c4c:	andeq	r3, r1, ip, lsl #10
    1c50:	andeq	r2, r0, r6, asr #6
    1c54:	andeq	r2, r0, r4, lsr r4
    1c58:	andeq	r1, r0, ip, asr #29
    1c5c:	andeq	r2, r0, lr, lsl r0
    1c60:	ldrdeq	r2, [r0], -r4
    1c64:	andeq	r1, r0, r8, lsl pc
    1c68:	andeq	r1, r0, r2, lsl #12
    1c6c:	andeq	r1, r0, r6, asr r9
    1c70:			; <UNDEFINED> instruction: 0xf7fe4628
    1c74:	stmdacs	r1, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    1c78:	stmdavc	sl!, {r0, r4, r6, r8, fp, ip, lr, pc}
    1c7c:	cmple	lr, sp, lsr #20
    1c80:	bcs	b5fe30 <sg_chk_n_print3@plt+0xb5f3b4>
    1c84:	cdpne	0, 8, cr13, cr1, cr11, {2}
    1c88:	nrmcce	f7, f0
    1c8c:	strmi	r2, [r8], -r0, lsl #4
    1c90:	stmdacc	r1, {r0, r1, r3, r5, fp, ip}
    1c94:	blcs	1a1fe08 <sg_chk_n_print3@plt+0x1a1f38c>
    1c98:	mcrrne	0, 8, sp, r4, cr13
    1c9c:	bcs	36484 <sg_chk_n_print3@plt+0x35a08>
    1ca0:	ldrmi	sp, [r4], -sp, lsl #3
    1ca4:	stmdane	fp!, {r3, r9, sl, lr}
    1ca8:	blcs	1d9fe1c <sg_chk_n_print3@plt+0x1d9f3a0>
    1cac:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    1cb0:	rscsle	r3, r8, #65536	; 0x10000
    1cb4:			; <UNDEFINED> instruction: 0xc118f8df
    1cb8:	blls	6cccc0 <sg_chk_n_print3@plt+0x6cc244>
    1cbc:	svclt	0x001844fc
    1cc0:			; <UNDEFINED> instruction: 0xf8dc2301
    1cc4:	tstls	fp, #28
    1cc8:			; <UNDEFINED> instruction: 0xf8cc4420
    1ccc:	stmdane	fp!, {r2, r3, r4}^
    1cd0:	blcs	159fe44 <sg_chk_n_print3@plt+0x159f3c8>
    1cd4:	andcc	fp, r1, #8, 30
    1cd8:	rscsle	r3, r8, #16384	; 0x4000
    1cdc:	blls	5cc4e4 <sg_chk_n_print3@plt+0x5cba68>
    1ce0:	svclt	0x00184422
    1ce4:	ldrmi	r2, [r6, #769]	; 0x301
    1ce8:			; <UNDEFINED> instruction: 0xf77e9317
    1cec:	ldmdami	r9!, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    1cf0:	strcs	r4, [r1], -r9, lsr #12
    1cf4:			; <UNDEFINED> instruction: 0xf7fe4478
    1cf8:			; <UNDEFINED> instruction: 0xf7ffee1a
    1cfc:	ldmdami	r6!, {r0, r1, r2, r3, r9, fp, ip, sp, pc}
    1d00:	ldcmi	6, cr4, [r6, #-836]!	; 0xfffffcbc
    1d04:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    1d08:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
    1d0c:	bmi	43d574 <sg_chk_n_print3@plt+0x43caf8>
    1d10:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    1d14:			; <UNDEFINED> instruction: 0xf7ff447d
    1d18:			; <UNDEFINED> instruction: 0xf7feb923
    1d1c:	ldmdami	r0!, {r9, sl, fp, sp, lr, pc}
    1d20:	strcs	r4, [r1], -r9, lsr #12
    1d24:			; <UNDEFINED> instruction: 0xf7fe4478
    1d28:	stmdami	lr!, {r1, r9, sl, fp, sp, lr, pc}
    1d2c:			; <UNDEFINED> instruction: 0xf7fe4478
    1d30:	stmdami	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1d34:			; <UNDEFINED> instruction: 0xf7fe4478
    1d38:			; <UNDEFINED> instruction: 0xf7ffedfa
    1d3c:	stmdami	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    1d40:	ldrbtmi	r2, [r8], #-1635	; 0xfffff99d
    1d44:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    1d48:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d4c:	strcs	r4, [r6], -r8, lsr #16
    1d50:	ldrbtmi	r4, [r8], #-3368	; 0xfffff2d8
    1d54:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    1d58:			; <UNDEFINED> instruction: 0xf7ff447d
    1d5c:	stmdami	r6!, {r0, r8, fp, ip, sp, pc}
    1d60:	stcmi	6, cr2, [r6, #-8]!
    1d64:			; <UNDEFINED> instruction: 0xf7fe4478
    1d68:	ldrbtmi	lr, [sp], #-3554	; 0xfffff21e
    1d6c:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d70:	strcs	r4, [r3], -r3, lsr #16
    1d74:	ldrbtmi	r4, [r8], #-3363	; 0xfffff2dd
    1d78:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    1d7c:			; <UNDEFINED> instruction: 0xf7ff447d
    1d80:	stmdami	r1!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, pc}
    1d84:	stcmi	6, cr2, [r1, #-396]!	; 0xfffffe74
    1d88:			; <UNDEFINED> instruction: 0xf7fe4478
    1d8c:	ldrbtmi	lr, [sp], #-3536	; 0xfffff230
    1d90:	stmialt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d94:			; <UNDEFINED> instruction: 0x2663481e
    1d98:			; <UNDEFINED> instruction: 0xf7fe4478
    1d9c:			; <UNDEFINED> instruction: 0xf7ffedc8
    1da0:	ldmdami	ip, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    1da4:	ldcmi	6, cr2, [ip, #-44]	; 0xffffffd4
    1da8:			; <UNDEFINED> instruction: 0xf7fe4478
    1dac:	ldrbtmi	lr, [sp], #-3520	; 0xfffff240
    1db0:	ldmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1db4:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    1db8:	ldcls	0, cr9, [r2, #-72]	; 0xffffffb8
    1dbc:			; <UNDEFINED> instruction: 0xf47f2800
    1dc0:	ldmdami	r6, {r0, r2, r3, r4, r5, r7, r9, fp, sp, pc}
    1dc4:	ldrbtmi	r2, [r8], #-1635	; 0xfffff99d
    1dc8:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    1dcc:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd0:	andeq	r3, r1, r8, asr r3
    1dd4:	andeq	r1, r0, r4, ror fp
    1dd8:	andeq	r1, r0, r6, ror #31
    1ddc:	andeq	r1, r0, ip, lsr #7
    1de0:	andeq	r1, r0, r8, ror fp
    1de4:	muleq	r0, r8, r4
    1de8:	andeq	r1, r0, ip, ror #15
    1dec:	andeq	r1, r0, sl, asr #30
    1df0:	andeq	r2, r0, r6, asr #32
    1df4:	andeq	r1, r0, r8, ror #6
    1df8:	andeq	r2, r0, r8, lsl r0
    1dfc:	andeq	r1, r0, r6, asr r3
    1e00:	ldrdeq	r1, [r0], -sl
    1e04:	andeq	r1, r0, r4, asr #6
    1e08:	andeq	r2, r0, r8, asr r0
    1e0c:	andeq	r1, r0, r2, lsr r3
    1e10:	muleq	r0, r8, sp
    1e14:	andeq	r2, r0, r4, lsl r0
    1e18:	andeq	r1, r0, r2, lsl r3
    1e1c:	andeq	r1, r0, r2, ror #29
    1e20:	bleq	3df64 <sg_chk_n_print3@plt+0x3d4e8>
    1e24:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1e28:	strbtmi	fp, [sl], -r2, lsl #24
    1e2c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1e30:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1e34:	ldrmi	sl, [sl], #776	; 0x308
    1e38:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e3c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e40:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e44:			; <UNDEFINED> instruction: 0xf85a4b06
    1e48:	stmdami	r6, {r0, r1, ip, sp}
    1e4c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e50:	stc	7, cr15, [r2, #1016]!	; 0x3f8
    1e54:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1e58:	andeq	r3, r1, r8, ror #1
    1e5c:	andeq	r0, r0, r0, lsr #1
    1e60:	strheq	r0, [r0], -r4
    1e64:	strheq	r0, [r0], -r8
    1e68:	ldr	r3, [pc, #20]	; 1e84 <sg_chk_n_print3@plt+0x1408>
    1e6c:	ldr	r2, [pc, #20]	; 1e88 <sg_chk_n_print3@plt+0x140c>
    1e70:	add	r3, pc, r3
    1e74:	ldr	r2, [r3, r2]
    1e78:	cmp	r2, #0
    1e7c:	bxeq	lr
    1e80:	b	9a4 <__gmon_start__@plt>
    1e84:	andeq	r3, r1, r8, asr #1
    1e88:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e8c:	blmi	1d3eac <sg_chk_n_print3@plt+0x1d3430>
    1e90:	bmi	1d3078 <sg_chk_n_print3@plt+0x1d25fc>
    1e94:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e98:	andle	r4, r3, sl, ror r4
    1e9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ea0:	ldrmi	fp, [r8, -r3, lsl #2]
    1ea4:	svclt	0x00004770
    1ea8:	andeq	r3, r1, ip, ror r1
    1eac:	andeq	r3, r1, r8, ror r1
    1eb0:	andeq	r3, r1, r4, lsr #1
    1eb4:	andeq	r0, r0, r8, lsr #1
    1eb8:	stmdbmi	r9, {r3, fp, lr}
    1ebc:	bmi	2530a4 <sg_chk_n_print3@plt+0x252628>
    1ec0:	bne	2530ac <sg_chk_n_print3@plt+0x252630>
    1ec4:	svceq	0x00cb447a
    1ec8:			; <UNDEFINED> instruction: 0x01a1eb03
    1ecc:	andle	r1, r3, r9, asr #32
    1ed0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ed4:	ldrmi	fp, [r8, -r3, lsl #2]
    1ed8:	svclt	0x00004770
    1edc:	andeq	r3, r1, r0, asr r1
    1ee0:	andeq	r3, r1, ip, asr #2
    1ee4:	andeq	r3, r1, r8, ror r0
    1ee8:	strheq	r0, [r0], -ip
    1eec:	blmi	2af314 <sg_chk_n_print3@plt+0x2ae898>
    1ef0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ef4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ef8:	blmi	2704ac <sg_chk_n_print3@plt+0x26fa30>
    1efc:	ldrdlt	r5, [r3, -r3]!
    1f00:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1f04:			; <UNDEFINED> instruction: 0xf7fe6818
    1f08:			; <UNDEFINED> instruction: 0xf7ffecec
    1f0c:	blmi	1c1e10 <sg_chk_n_print3@plt+0x1c1394>
    1f10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f14:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1f18:	andeq	r3, r1, sl, lsl r1
    1f1c:	andeq	r3, r1, r8, asr #32
    1f20:	andeq	r0, r0, r4, lsr #1
    1f24:	strdeq	r3, [r1], -lr
    1f28:	strdeq	r3, [r1], -sl
    1f2c:	svclt	0x0000e7c4
    1f30:	adclt	fp, r4, r0, ror r5
    1f34:			; <UNDEFINED> instruction: 0x460d4c13
    1f38:			; <UNDEFINED> instruction: 0x466e4b13
    1f3c:	tstcs	r0, ip, ror r4
    1f40:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    1f44:	ldmdavs	fp, {r2, r9, sl, lr}
    1f48:			; <UNDEFINED> instruction: 0xf04f9323
    1f4c:			; <UNDEFINED> instruction: 0xf7fe0300
    1f50:	blls	3d358 <sg_chk_n_print3@plt+0x3c8dc>
    1f54:	andle	r2, r9, r1, lsl #22
    1f58:	strls	sl, [r0, #-2049]	; 0xfffff7ff
    1f5c:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    1f60:	ldrtmi	r2, [r1], -r0, lsl #4
    1f64:	eorls	r4, r1, #32, 12	; 0x2000000
    1f68:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    1f6c:	blmi	194790 <sg_chk_n_print3@plt+0x193d14>
    1f70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f74:	blls	8dbfe4 <sg_chk_n_print3@plt+0x8db568>
    1f78:	qaddle	r4, sl, r1
    1f7c:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    1f80:	stcl	7, cr15, [ip], {254}	; 0xfe
    1f84:	andeq	r3, r1, r0
    1f88:	andeq	r0, r0, ip, lsr #1
    1f8c:	andeq	r2, r1, ip, asr #31
    1f90:	ldrblt	r4, [r0, #2853]!	; 0xb25
    1f94:	addlt	r4, r3, fp, ror r4
    1f98:	ldmib	r3, {r2, r9, sl, lr}^
    1f9c:	strmi	r2, [sp], -r0, lsl #6
    1fa0:			; <UNDEFINED> instruction: 0xf1732a01
    1fa4:	blle	7c2bac <sg_chk_n_print3@plt+0x7c2130>
    1fa8:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    1fac:	movwcs	lr, #2515	; 0x9d3
    1fb0:	tsteq	r3, r2, asr sl
    1fb4:	blmi	7b6448 <sg_chk_n_print3@plt+0x7b59cc>
    1fb8:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    1fbc:	ldmvs	sl, {r3, r4, r5, r6, sl, lr}
    1fc0:			; <UNDEFINED> instruction: 0x6704e9d3
    1fc4:	andls	r4, r0, #17825792	; 0x1100000
    1fc8:	bl	19c8a98 <sg_chk_n_print3@plt+0x19c801c>
    1fcc:			; <UNDEFINED> instruction: 0xf7fe73e1
    1fd0:	biclt	lr, ip, lr, lsr #25
    1fd4:	ldmdami	r8, {r0, r2, r5, r8, r9, ip, sp, pc}
    1fd8:	strtmi	r4, [r9], -r2, lsr #12
    1fdc:	andlt	r4, r3, r8, ror r4
    1fe0:	ldrhtmi	lr, [r0], #141	; 0x8d
    1fe4:	stclt	7, cr15, [r0], #1016	; 0x3f8
    1fe8:			; <UNDEFINED> instruction: 0xb1a1b1c0
    1fec:			; <UNDEFINED> instruction: 0x46224813
    1ff0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1ff4:	pop	{r0, r1, ip, sp, pc}
    1ff8:			; <UNDEFINED> instruction: 0xf7fe40f0
    1ffc:	ldmdami	r0, {r0, r2, r4, r7, sl, fp, ip, sp, pc}
    2000:			; <UNDEFINED> instruction: 0xf7fe4478
    2004:	bfi	lr, r4, (invalid: 25:22)
    2008:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    200c:	pop	{r0, r1, ip, sp, pc}
    2010:			; <UNDEFINED> instruction: 0xf7fe40f0
    2014:	stcmi	12, cr11, [ip, #-548]	; 0xfffffddc
    2018:			; <UNDEFINED> instruction: 0xe7e7447d
    201c:	ldcllt	0, cr11, [r0, #12]!
    2020:	ldrbtmi	r4, [sp], #-3338	; 0xfffff2f6
    2024:	svclt	0x0000e7d7
    2028:	andeq	r3, r1, r0, lsl #1
    202c:	andeq	r3, r1, sl, asr r0
    2030:	andeq	r3, r1, sl, asr r0
    2034:	muleq	r0, r4, lr
    2038:	andeq	r0, r0, r8, lsl #29
    203c:	andeq	r0, r0, lr, lsl #29
    2040:	andeq	r0, r0, r0, lsr lr
    2044:	andeq	r1, r0, lr, ror #19
    2048:	muleq	r0, r0, r1
    204c:	andeq	r1, r0, r6, lsl #3
    2050:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2054:			; <UNDEFINED> instruction: 0xf7fe4478
    2058:	tstcs	r0, sl, ror #24
    205c:			; <UNDEFINED> instruction: 0x4008e8bd
    2060:	ldr	r4, [r5, r8, lsl #12]
    2064:	andeq	r0, r0, r4, asr #28
    2068:	blmi	6148cc <sg_chk_n_print3@plt+0x613e50>
    206c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2070:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    2074:	strmi	r2, [r4], -r0, lsl #10
    2078:	ldmdavs	fp, {r0, fp, sp, pc}
    207c:			; <UNDEFINED> instruction: 0xf04f9323
    2080:	strls	r0, [r0, #-768]	; 0xfffffd00
    2084:	ldcl	7, cr15, [r0], {254}	; 0xfe
    2088:	strbtmi	r4, [r9], -sl, lsr #12
    208c:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
    2090:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2094:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    2098:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    209c:	strtmi	r4, [r8], -r9, lsr #12
    20a0:			; <UNDEFINED> instruction: 0xff76f7ff
    20a4:	stc	7, cr15, [sl], {254}	; 0xfe
    20a8:			; <UNDEFINED> instruction: 0xf7fe4621
    20ac:	bmi	27d2bc <sg_chk_n_print3@plt+0x27c840>
    20b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    20b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20b8:	subsmi	r9, sl, r3, lsr #22
    20bc:	eorlt	sp, r5, r1, lsl #2
    20c0:			; <UNDEFINED> instruction: 0xf7febd30
    20c4:	svclt	0x0000ec2c
    20c8:	ldrdeq	r2, [r1], -r0
    20cc:	andeq	r0, r0, ip, lsr #1
    20d0:	andeq	r0, r0, r6, lsr #28
    20d4:	andeq	r2, r1, sl, lsl #29
    20d8:	svcmi	0x00f0e92d
    20dc:	strmi	fp, [r7], -sp, lsr #1
    20e0:	stmib	sp, {r2, r3, r7, r9, sl, lr}^
    20e4:	ldcge	12, cr7, [r7], {2}
    20e8:	bicsgt	pc, r8, #14614528	; 0xdf0000
    20ec:	svcmi	0x00f64616
    20f0:	ldrbtmi	r4, [ip], #1568	; 0x620
    20f4:			; <UNDEFINED> instruction: 0xf89d9d39
    20f8:	tstcs	r0, #236	; 0xec
    20fc:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    2100:	strtmi	r2, [sl], -r0, lsl #2
    2104:	smlalhi	pc, r8, sp, r8	; <UNPREDICTABLE>
    2108:			; <UNDEFINED> instruction: 0x972b683f
    210c:	streq	pc, [r0, -pc, asr #32]
    2110:	ldrsbtge	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    2114:	smlalslt	pc, r4, sp, r8	; <UNPREDICTABLE>
    2118:	smlalsvc	pc, r8, sp, r8	; <UNPREDICTABLE>
    211c:	bl	ffcc011c <sg_chk_n_print3@plt+0xffcbf6a0>
    2120:	svceq	0x0000f1b9
    2124:			; <UNDEFINED> instruction: 0xf89dd005
    2128:			; <UNDEFINED> instruction: 0xf043305d
    212c:			; <UNDEFINED> instruction: 0xf88d0310
    2130:			; <UNDEFINED> instruction: 0xf1b8305d
    2134:	andle	r0, r5, r0, lsl #30
    2138:			; <UNDEFINED> instruction: 0x305df89d
    213c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    2140:	subscc	pc, sp, sp, lsl #17
    2144:	blcs	289ff8 <sg_chk_n_print3@plt+0x28957c>
    2148:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    214c:	ldrteq	pc, [r6], r3	; <UNPREDICTABLE>
    2150:	ldreq	r0, [r7], r6, lsl #12
    2154:	streq	r0, [r6], -r9, lsr #13
    2158:	ldmmi	ip, {r5}^
    215c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2160:	bl	ff940160 <sg_chk_n_print3@plt+0xff93f6e4>
    2164:	ldmib	sp, {r1, r3, r4, r6, r7, fp, lr}^
    2168:	ldrbtmi	r2, [r8], #-822	; 0xfffffcca
    216c:			; <UNDEFINED> instruction: 0xf7fe9600
    2170:			; <UNDEFINED> instruction: 0xf04febde
    2174:	bmi	ff5ce578 <sg_chk_n_print3@plt+0xff5cdafc>
    2178:	ldrbtmi	r4, [sl], #-3027	; 0xfffff42d
    217c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2180:	subsmi	r9, sl, fp, lsr #22
    2184:	orrshi	pc, ip, r0, asr #32
    2188:	pop	{r0, r2, r3, r5, ip, sp, pc}
    218c:	blls	da6154 <sg_chk_n_print3@plt+0xda56d8>
    2190:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2194:	blt	6e8a78 <sg_chk_n_print3@plt+0x6e7ffc>
    2198:	strbmi	r9, [r3], -r7, lsl #6
    219c:	andls	fp, r6, #73728	; 0x12000
    21a0:	blgt	cabc8 <sg_chk_n_print3@plt+0xca14c>
    21a4:			; <UNDEFINED> instruction: 0xf88dba33
    21a8:			; <UNDEFINED> instruction: 0xf8cd205c
    21ac:			; <UNDEFINED> instruction: 0xf8cd3066
    21b0:			; <UNDEFINED> instruction: 0xf8cd005e
    21b4:	stmdage	r7, {r1, r5, r6, ip}
    21b8:	tstcs	r0, ip, lsr r2
    21bc:	ldc	7, cr15, [ip], {254}	; 0xfe
    21c0:			; <UNDEFINED> instruction: 0xf04f2e00
    21c4:			; <UNDEFINED> instruction: 0xf88d0353
    21c8:	movwls	r5, #24608	; 0x6020
    21cc:			; <UNDEFINED> instruction: 0xf04fbfd8
    21d0:	strls	r3, [fp], #-1023	; 0xfffffc01
    21d4:	movwls	fp, #32728	; 0x7fd8
    21d8:	blls	e39624 <sg_chk_n_print3@plt+0xe38ba8>
    21dc:	andeq	pc, r2, #111	; 0x6f
    21e0:			; <UNDEFINED> instruction: 0xf89a9207
    21e4:	blx	ca1ee <sg_chk_n_print3@plt+0xc9772>
    21e8:	movwls	pc, #37638	; 0x9306	; <UNPREDICTABLE>
    21ec:	svceq	0x0000f1bb
    21f0:	adcshi	pc, fp, r0
    21f4:			; <UNDEFINED> instruction: 0xf0002a00
    21f8:	movwcs	r8, #4421	; 0x1145
    21fc:	blmi	feda6e3c <sg_chk_n_print3@plt+0xfeda63c0>
    2200:	cmpmi	r0, r9, asr #12	; <UNPREDICTABLE>
    2204:	subcs	r9, r0, #1073741827	; 0x40000003
    2208:			; <UNDEFINED> instruction: 0xf88d447b
    220c:	bge	6ca298 <sg_chk_n_print3@plt+0x6c981c>
    2210:	ldmibvs	r9, {r2, r3, r9, ip, pc}^
    2214:	stmdbcs	r1, {r1, r3, r4, r7, r8, fp, sp, lr}
    2218:	andeq	pc, r1, r2, lsl #2
    221c:	andls	r6, pc, #152, 2	; 0x26
    2220:	stmdals	r2, {r2, r3, r4, r5, r6, sl, fp, ip, lr, pc}
    2224:	vmax.s8	q10, q1, q1
    2228:			; <UNDEFINED> instruction: 0xf7fe2185
    222c:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    2230:	addhi	pc, ip, r0, asr #5
    2234:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    2238:	blcs	9c9ac <sg_chk_n_print3@plt+0x9bf30>
    223c:	msrhi	SP_abt, r0
    2240:			; <UNDEFINED> instruction: 0xf7fe4640
    2244:	ldmdacs	r5, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    2248:	addshi	pc, fp, r0, lsl #4
    224c:			; <UNDEFINED> instruction: 0xf010e8df
    2250:	ldrheq	r0, [r9], r6
    2254:	rscseq	r0, r4, lr, asr #1
    2258:	umullseq	r0, r9, r9, r0
    225c:	addseq	r0, r9, r2, ror #1
    2260:	umullseq	r0, r9, r9, r0
    2264:	swpeq	r0, r9, [r8]
    2268:	umullseq	r0, r9, r9, r0
    226c:	umullseq	r0, r9, r9, r0
    2270:	umullseq	r0, r9, r9, r0
    2274:	umullseq	r0, r9, r9, r0
    2278:	umlaleq	r0, fp, r9, r0
    227c:	eorcs	r0, r8, #13056	; 0x3300
    2280:	subscs	pc, ip, sp, lsl #17
    2284:	bls	d832f8 <sg_chk_n_print3@plt+0xd8287c>
    2288:			; <UNDEFINED> instruction: 0xf8cdba12
    228c:	blt	1c8a40c <sg_chk_n_print3@plt+0x1c89990>
    2290:	rsbcs	pc, r3, sp, lsr #17
    2294:			; <UNDEFINED> instruction: 0xf0402b00
    2298:			; <UNDEFINED> instruction: 0xf10d80fe
    229c:	usada8	sl, r8, r8, r0
    22a0:	adccs	r9, r8, #55296	; 0xd800
    22a4:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    22a8:	subscs	pc, ip, sp, lsl #17
    22ac:			; <UNDEFINED> instruction: 0xf8cdba1b
    22b0:	blt	cce430 <sg_chk_n_print3@plt+0xccd9b4>
    22b4:	rsbcc	pc, r2, sp, asr #17
    22b8:	blls	dbc0b4 <sg_chk_n_print3@plt+0xdbb638>
    22bc:	svcvc	0x0080f5b6
    22c0:	andeq	pc, r8, #79	; 0x4f
    22c4:	subscs	pc, ip, sp, lsl #17
    22c8:	tsteq	r4, #201326595	; 0xc000003	; <UNPREDICTABLE>
    22cc:			; <UNDEFINED> instruction: 0xf8adba5b
    22d0:	blls	d8e450 <sg_chk_n_print3@plt+0xd8d9d4>
    22d4:	movwmi	pc, #17347	; 0x43c3	; <UNPREDICTABLE>
    22d8:	subscc	pc, sp, sp, lsl #17
    22dc:			; <UNDEFINED> instruction: 0xf88dd05f
    22e0:	vhadd.s8	q3, q0, q8
    22e4:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, pc}^
    22e8:	stmibne	r0, {r1, r2, r4, r5, r8}
    22ec:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    22f0:	smlabteq	r4, sp, r9, lr
    22f4:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    22f8:	b	13e8714 <sg_chk_n_print3@plt+0x13e7c98>
    22fc:			; <UNDEFINED> instruction: 0xf1415250
    2300:	ldrbeq	r3, [r2, #-511]	; 0xfffffe01
    2304:	tstmi	r3, #11534336	; 0xb00000
    2308:	sbcshi	pc, r1, r0, asr #32
    230c:	movweq	lr, #39512	; 0x9a58
    2310:	ldmdami	r3!, {r0, r1, r6, r7, ip, lr, pc}^
    2314:			; <UNDEFINED> instruction: 0xf7fe4478
    2318:	str	lr, [r3, -sl, lsl #22]!
    231c:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    2320:	bl	140320 <sg_chk_n_print3@plt+0x13f8a4>
    2324:	stcle	13, cr2, [ip, #-0]
    2328:			; <UNDEFINED> instruction: 0x91bcf8df
    232c:	svcls	0x00024425
    2330:			; <UNDEFINED> instruction: 0xf81444f9
    2334:	strbmi	r1, [r8], -r1, lsl #22
    2338:	b	ffe40338 <sg_chk_n_print3@plt+0xffe3f8bc>
    233c:	mvnsle	r4, ip, lsr #5
    2340:	stmdami	sl!, {r1, r8, r9, sl, ip, pc}^
    2344:			; <UNDEFINED> instruction: 0xf7fe4478
    2348:			; <UNDEFINED> instruction: 0xe76aeaf2
    234c:	bl	13c034c <sg_chk_n_print3@plt+0x13bf8d0>
    2350:	blcs	31c364 <sg_chk_n_print3@plt+0x31b8e8>
    2354:	andcs	fp, r1, r8, lsl #30
    2358:	svcge	0x000df43f
    235c:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    2360:	b	ffc40360 <sg_chk_n_print3@plt+0xffc3f8e4>
    2364:	rscscc	pc, pc, pc, asr #32
    2368:	blls	fbf84 <sg_chk_n_print3@plt+0xfb508>
    236c:	bcs	26f9c <sg_chk_n_print3@plt+0x26520>
    2370:	svcge	0x0043f47f
    2374:			; <UNDEFINED> instruction: 0xf43f2f00
    2378:			; <UNDEFINED> instruction: 0xf44faf42
    237c:	movwls	r3, #58240	; 0xe380
    2380:	blmi	173c07c <sg_chk_n_print3@plt+0x173b600>
    2384:	ldmdami	ip, {r0, r6, r9, sl, lr}^
    2388:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    238c:	bcc	1cafc <sg_chk_n_print3@plt+0x1c080>
    2390:	andcs	fp, r1, #24, 30	; 0x60
    2394:	bl	1cc0394 <sg_chk_n_print3@plt+0x1cbf918>
    2398:	rscscc	pc, pc, pc, asr #32
    239c:	movwcs	lr, #1771	; 0x6eb
    23a0:	rsbcc	pc, r0, sp, lsl #17
    23a4:	blmi	157c228 <sg_chk_n_print3@plt+0x157b7ac>
    23a8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23ac:	vstrle	d2, [r5, #-4]
    23b0:			; <UNDEFINED> instruction: 0x46414853
    23b4:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    23b8:	bl	18403b8 <sg_chk_n_print3@plt+0x183f93c>
    23bc:	svclt	0x00d82e00
    23c0:			; <UNDEFINED> instruction: 0xf77f2000
    23c4:			; <UNDEFINED> instruction: 0xf89aaed8
    23c8:	teqlt	fp, r0
    23cc:			; <UNDEFINED> instruction: 0xf0039b15
    23d0:	blcs	82ff0 <sg_chk_n_print3@plt+0x82574>
    23d4:	movwcs	fp, #3868	; 0xf1c
    23d8:	andcc	pc, r0, sl, lsl #17
    23dc:	andcs	r4, r0, r9, asr #20
    23e0:	ldrbtmi	r9, [sl], #-2835	; 0xfffff4ed
    23e4:	strmi	r6, [fp], #-2577	; 0xfffff5ef
    23e8:			; <UNDEFINED> instruction: 0xe6c46213
    23ec:			; <UNDEFINED> instruction: 0xf06f4b46
    23f0:	ldrbtmi	r0, [fp], #-1
    23f4:	bcs	1cb64 <sg_chk_n_print3@plt+0x1c0e8>
    23f8:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {1}
    23fc:	stmdami	r3, {r0, r9, fp, sp}^
    2400:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    2404:	andcs	fp, r0, #212, 30	; 0x350
    2408:			; <UNDEFINED> instruction: 0xf7fe2201
    240c:			; <UNDEFINED> instruction: 0xf06feb38
    2410:	ldrt	r0, [r0], r1
    2414:	andcs	r4, r2, lr, lsr fp
    2418:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    241c:			; <UNDEFINED> instruction: 0xf43f2a00
    2420:	bcs	6ded0 <sg_chk_n_print3@plt+0x6d454>
    2424:			; <UNDEFINED> instruction: 0x4641483b
    2428:	svclt	0x00d44478
    242c:	andcs	r2, r1, #0, 4
    2430:	bl	940430 <sg_chk_n_print3@plt+0x93f9b4>
    2434:	ldr	r2, [lr], r2
    2438:			; <UNDEFINED> instruction: 0xf06f4b37
    243c:	ldrbtmi	r0, [fp], #-2
    2440:	bcs	1cbb0 <sg_chk_n_print3@plt+0x1c134>
    2444:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
    2448:	ldmdami	r4!, {r0, r9, fp, sp}
    244c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    2450:	andcs	fp, r0, #212, 30	; 0x350
    2454:			; <UNDEFINED> instruction: 0xf7fe2201
    2458:			; <UNDEFINED> instruction: 0xf06feb12
    245c:	str	r0, [sl], r2
    2460:	andcs	r4, r3, pc, lsr #22
    2464:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2468:			; <UNDEFINED> instruction: 0xf43f2a00
    246c:	bcs	6de84 <sg_chk_n_print3@plt+0x6d408>
    2470:	strbmi	r4, [r1], -ip, lsr #16
    2474:	svclt	0x00d44478
    2478:	andcs	r2, r1, #0, 4
    247c:	b	fffc047c <sg_chk_n_print3@plt+0xfffbfa00>
    2480:	ldrbt	r2, [r8], -r3
    2484:	movwls	r2, #58116	; 0xe304
    2488:	stmdami	r7!, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    248c:	ldrbtmi	r9, [r8], #-2324	; 0xfffff6ec
    2490:	b	1340490 <sg_chk_n_print3@plt+0x133fa14>
    2494:	stmdami	r5!, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
    2498:	mvnsvc	pc, pc, asr #12
    249c:			; <UNDEFINED> instruction: 0xf7fe4478
    24a0:	ldrb	lr, [pc], -r6, asr #20
    24a4:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    24a8:	b	10404a8 <sg_chk_n_print3@plt+0x103fa2c>
    24ac:	stmdami	r1!, {r1, r3, r4, r6, r9, sl, sp, lr, pc}
    24b0:	mvnsvc	pc, pc, asr #12
    24b4:	tsteq	pc, r0, asr #5	; <UNPREDICTABLE>
    24b8:			; <UNDEFINED> instruction: 0xf7fe4478
    24bc:			; <UNDEFINED> instruction: 0xe651ea38
    24c0:	b	b404c0 <sg_chk_n_print3@plt+0xb3fa44>
    24c4:	andeq	r2, r1, sl, asr #28
    24c8:	andeq	r0, r0, ip, lsr #1
    24cc:	andeq	r0, r0, sl, ror lr
    24d0:	andeq	r0, r0, sl, lsr #29
    24d4:	andeq	r2, r1, r2, asr #27
    24d8:	andeq	r2, r1, ip, lsl #28
    24dc:	ldrdeq	r2, [r1], -lr
    24e0:	andeq	r0, r0, r0, asr #24
    24e4:	andeq	r0, r0, sl, lsr #26
    24e8:	andeq	r0, r0, r8, lsr #26
    24ec:			; <UNDEFINED> instruction: 0x000016b4
    24f0:	andeq	r0, r0, r2, lsl #26
    24f4:	andeq	r2, r1, ip, lsl #25
    24f8:	andeq	r0, r0, r6, lsr #26
    24fc:	andeq	r2, r1, ip, ror #24
    2500:	andeq	r0, r0, r6, ror #25
    2504:	andeq	r2, r1, r2, lsr ip
    2508:	andeq	r2, r1, r2, lsr #24
    250c:	andeq	r0, r0, lr, lsr #25
    2510:	strdeq	r2, [r1], -ip
    2514:	andeq	r0, r0, r8, lsl #25
    2518:	ldrdeq	r2, [r1], -r6
    251c:	andeq	r0, r0, r2, ror #24
    2520:			; <UNDEFINED> instruction: 0x00012bb0
    2524:	andeq	r0, r0, ip, lsr ip
    2528:	strdeq	r0, [r0], -r6
    252c:	strdeq	r0, [r0], -ip
    2530:	andeq	r0, r0, lr, lsr #20
    2534:	andeq	r0, r0, ip, asr sl
    2538:	svclt	0x00081e4a
    253c:			; <UNDEFINED> instruction: 0xf0c04770
    2540:	addmi	r8, r8, #36, 2
    2544:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    2548:			; <UNDEFINED> instruction: 0xf0004211
    254c:	blx	fec229b0 <sg_chk_n_print3@plt+0xfec21f34>
    2550:	blx	fec7f358 <sg_chk_n_print3@plt+0xfec7e8dc>
    2554:	bl	fe8bef60 <sg_chk_n_print3@plt+0xfe8be4e4>
    2558:			; <UNDEFINED> instruction: 0xf1c30303
    255c:	andge	r0, r4, #2080374784	; 0x7c000000
    2560:	movwne	lr, #15106	; 0x3b02
    2564:	andeq	pc, r0, #79	; 0x4f
    2568:	svclt	0x0000469f
    256c:	andhi	pc, r0, pc, lsr #7
    2570:	svcvc	0x00c1ebb0
    2574:	bl	10b217c <sg_chk_n_print3@plt+0x10b1700>
    2578:	svclt	0x00280202
    257c:	sbcvc	lr, r1, r0, lsr #23
    2580:	svcvc	0x0081ebb0
    2584:	bl	10b218c <sg_chk_n_print3@plt+0x10b1710>
    2588:	svclt	0x00280202
    258c:	addvc	lr, r1, r0, lsr #23
    2590:	svcvc	0x0041ebb0
    2594:	bl	10b219c <sg_chk_n_print3@plt+0x10b1720>
    2598:	svclt	0x00280202
    259c:	subvc	lr, r1, r0, lsr #23
    25a0:	svcvc	0x0001ebb0
    25a4:	bl	10b21ac <sg_chk_n_print3@plt+0x10b1730>
    25a8:	svclt	0x00280202
    25ac:	andvc	lr, r1, r0, lsr #23
    25b0:	svcvs	0x00c1ebb0
    25b4:	bl	10b21bc <sg_chk_n_print3@plt+0x10b1740>
    25b8:	svclt	0x00280202
    25bc:	sbcvs	lr, r1, r0, lsr #23
    25c0:	svcvs	0x0081ebb0
    25c4:	bl	10b21cc <sg_chk_n_print3@plt+0x10b1750>
    25c8:	svclt	0x00280202
    25cc:	addvs	lr, r1, r0, lsr #23
    25d0:	svcvs	0x0041ebb0
    25d4:	bl	10b21dc <sg_chk_n_print3@plt+0x10b1760>
    25d8:	svclt	0x00280202
    25dc:	subvs	lr, r1, r0, lsr #23
    25e0:	svcvs	0x0001ebb0
    25e4:	bl	10b21ec <sg_chk_n_print3@plt+0x10b1770>
    25e8:	svclt	0x00280202
    25ec:	andvs	lr, r1, r0, lsr #23
    25f0:	svcpl	0x00c1ebb0
    25f4:	bl	10b21fc <sg_chk_n_print3@plt+0x10b1780>
    25f8:	svclt	0x00280202
    25fc:	sbcpl	lr, r1, r0, lsr #23
    2600:	svcpl	0x0081ebb0
    2604:	bl	10b220c <sg_chk_n_print3@plt+0x10b1790>
    2608:	svclt	0x00280202
    260c:	addpl	lr, r1, r0, lsr #23
    2610:	svcpl	0x0041ebb0
    2614:	bl	10b221c <sg_chk_n_print3@plt+0x10b17a0>
    2618:	svclt	0x00280202
    261c:	subpl	lr, r1, r0, lsr #23
    2620:	svcpl	0x0001ebb0
    2624:	bl	10b222c <sg_chk_n_print3@plt+0x10b17b0>
    2628:	svclt	0x00280202
    262c:	andpl	lr, r1, r0, lsr #23
    2630:	svcmi	0x00c1ebb0
    2634:	bl	10b223c <sg_chk_n_print3@plt+0x10b17c0>
    2638:	svclt	0x00280202
    263c:	sbcmi	lr, r1, r0, lsr #23
    2640:	svcmi	0x0081ebb0
    2644:	bl	10b224c <sg_chk_n_print3@plt+0x10b17d0>
    2648:	svclt	0x00280202
    264c:	addmi	lr, r1, r0, lsr #23
    2650:	svcmi	0x0041ebb0
    2654:	bl	10b225c <sg_chk_n_print3@plt+0x10b17e0>
    2658:	svclt	0x00280202
    265c:	submi	lr, r1, r0, lsr #23
    2660:	svcmi	0x0001ebb0
    2664:	bl	10b226c <sg_chk_n_print3@plt+0x10b17f0>
    2668:	svclt	0x00280202
    266c:	andmi	lr, r1, r0, lsr #23
    2670:	svccc	0x00c1ebb0
    2674:	bl	10b227c <sg_chk_n_print3@plt+0x10b1800>
    2678:	svclt	0x00280202
    267c:	sbccc	lr, r1, r0, lsr #23
    2680:	svccc	0x0081ebb0
    2684:	bl	10b228c <sg_chk_n_print3@plt+0x10b1810>
    2688:	svclt	0x00280202
    268c:	addcc	lr, r1, r0, lsr #23
    2690:	svccc	0x0041ebb0
    2694:	bl	10b229c <sg_chk_n_print3@plt+0x10b1820>
    2698:	svclt	0x00280202
    269c:	subcc	lr, r1, r0, lsr #23
    26a0:	svccc	0x0001ebb0
    26a4:	bl	10b22ac <sg_chk_n_print3@plt+0x10b1830>
    26a8:	svclt	0x00280202
    26ac:	andcc	lr, r1, r0, lsr #23
    26b0:	svccs	0x00c1ebb0
    26b4:	bl	10b22bc <sg_chk_n_print3@plt+0x10b1840>
    26b8:	svclt	0x00280202
    26bc:	sbccs	lr, r1, r0, lsr #23
    26c0:	svccs	0x0081ebb0
    26c4:	bl	10b22cc <sg_chk_n_print3@plt+0x10b1850>
    26c8:	svclt	0x00280202
    26cc:	addcs	lr, r1, r0, lsr #23
    26d0:	svccs	0x0041ebb0
    26d4:	bl	10b22dc <sg_chk_n_print3@plt+0x10b1860>
    26d8:	svclt	0x00280202
    26dc:	subcs	lr, r1, r0, lsr #23
    26e0:	svccs	0x0001ebb0
    26e4:	bl	10b22ec <sg_chk_n_print3@plt+0x10b1870>
    26e8:	svclt	0x00280202
    26ec:	andcs	lr, r1, r0, lsr #23
    26f0:	svcne	0x00c1ebb0
    26f4:	bl	10b22fc <sg_chk_n_print3@plt+0x10b1880>
    26f8:	svclt	0x00280202
    26fc:	sbcne	lr, r1, r0, lsr #23
    2700:	svcne	0x0081ebb0
    2704:	bl	10b230c <sg_chk_n_print3@plt+0x10b1890>
    2708:	svclt	0x00280202
    270c:	addne	lr, r1, r0, lsr #23
    2710:	svcne	0x0041ebb0
    2714:	bl	10b231c <sg_chk_n_print3@plt+0x10b18a0>
    2718:	svclt	0x00280202
    271c:	subne	lr, r1, r0, lsr #23
    2720:	svcne	0x0001ebb0
    2724:	bl	10b232c <sg_chk_n_print3@plt+0x10b18b0>
    2728:	svclt	0x00280202
    272c:	andne	lr, r1, r0, lsr #23
    2730:	svceq	0x00c1ebb0
    2734:	bl	10b233c <sg_chk_n_print3@plt+0x10b18c0>
    2738:	svclt	0x00280202
    273c:	sbceq	lr, r1, r0, lsr #23
    2740:	svceq	0x0081ebb0
    2744:	bl	10b234c <sg_chk_n_print3@plt+0x10b18d0>
    2748:	svclt	0x00280202
    274c:	addeq	lr, r1, r0, lsr #23
    2750:	svceq	0x0041ebb0
    2754:	bl	10b235c <sg_chk_n_print3@plt+0x10b18e0>
    2758:	svclt	0x00280202
    275c:	subeq	lr, r1, r0, lsr #23
    2760:	svceq	0x0001ebb0
    2764:	bl	10b236c <sg_chk_n_print3@plt+0x10b18f0>
    2768:	svclt	0x00280202
    276c:	andeq	lr, r1, r0, lsr #23
    2770:			; <UNDEFINED> instruction: 0x47704610
    2774:	andcs	fp, r1, ip, lsl #30
    2778:	ldrbmi	r2, [r0, -r0]!
    277c:			; <UNDEFINED> instruction: 0xf281fab1
    2780:	andseq	pc, pc, #-2147483600	; 0x80000030
    2784:			; <UNDEFINED> instruction: 0xf002fa20
    2788:	tstlt	r8, r0, ror r7
    278c:	rscscc	pc, pc, pc, asr #32
    2790:	bllt	8be798 <sg_chk_n_print3@plt+0x8bdd1c>
    2794:	rscsle	r2, r8, r0, lsl #18
    2798:	andmi	lr, r3, sp, lsr #18
    279c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    27a0:			; <UNDEFINED> instruction: 0x4006e8bd
    27a4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    27a8:	smlatbeq	r3, r1, fp, lr
    27ac:	svclt	0x00004770
    27b0:			; <UNDEFINED> instruction: 0xf0002900
    27b4:	b	fe022cb4 <sg_chk_n_print3@plt+0xfe022238>
    27b8:	svclt	0x00480c01
    27bc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    27c0:	tsthi	pc, r0	; <UNPREDICTABLE>
    27c4:	svclt	0x00480003
    27c8:	addmi	r4, fp, #805306372	; 0x30000004
    27cc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    27d0:			; <UNDEFINED> instruction: 0xf0004211
    27d4:	blx	fece2c68 <sg_chk_n_print3@plt+0xfece21ec>
    27d8:	blx	fec7f1ec <sg_chk_n_print3@plt+0xfec7e770>
    27dc:	bl	fe83e9e8 <sg_chk_n_print3@plt+0xfe83df6c>
    27e0:			; <UNDEFINED> instruction: 0xf1c20202
    27e4:	andge	r0, r4, pc, lsl r2
    27e8:	andne	lr, r2, #0, 22
    27ec:	andeq	pc, r0, pc, asr #32
    27f0:	svclt	0x00004697
    27f4:	andhi	pc, r0, pc, lsr #7
    27f8:	svcvc	0x00c1ebb3
    27fc:	bl	1032404 <sg_chk_n_print3@plt+0x1031988>
    2800:	svclt	0x00280000
    2804:	bicvc	lr, r1, #166912	; 0x28c00
    2808:	svcvc	0x0081ebb3
    280c:	bl	1032414 <sg_chk_n_print3@plt+0x1031998>
    2810:	svclt	0x00280000
    2814:	orrvc	lr, r1, #166912	; 0x28c00
    2818:	svcvc	0x0041ebb3
    281c:	bl	1032424 <sg_chk_n_print3@plt+0x10319a8>
    2820:	svclt	0x00280000
    2824:	movtvc	lr, #7075	; 0x1ba3
    2828:	svcvc	0x0001ebb3
    282c:	bl	1032434 <sg_chk_n_print3@plt+0x10319b8>
    2830:	svclt	0x00280000
    2834:	movwvc	lr, #7075	; 0x1ba3
    2838:	svcvs	0x00c1ebb3
    283c:	bl	1032444 <sg_chk_n_print3@plt+0x10319c8>
    2840:	svclt	0x00280000
    2844:	bicvs	lr, r1, #166912	; 0x28c00
    2848:	svcvs	0x0081ebb3
    284c:	bl	1032454 <sg_chk_n_print3@plt+0x10319d8>
    2850:	svclt	0x00280000
    2854:	orrvs	lr, r1, #166912	; 0x28c00
    2858:	svcvs	0x0041ebb3
    285c:	bl	1032464 <sg_chk_n_print3@plt+0x10319e8>
    2860:	svclt	0x00280000
    2864:	movtvs	lr, #7075	; 0x1ba3
    2868:	svcvs	0x0001ebb3
    286c:	bl	1032474 <sg_chk_n_print3@plt+0x10319f8>
    2870:	svclt	0x00280000
    2874:	movwvs	lr, #7075	; 0x1ba3
    2878:	svcpl	0x00c1ebb3
    287c:	bl	1032484 <sg_chk_n_print3@plt+0x1031a08>
    2880:	svclt	0x00280000
    2884:	bicpl	lr, r1, #166912	; 0x28c00
    2888:	svcpl	0x0081ebb3
    288c:	bl	1032494 <sg_chk_n_print3@plt+0x1031a18>
    2890:	svclt	0x00280000
    2894:	orrpl	lr, r1, #166912	; 0x28c00
    2898:	svcpl	0x0041ebb3
    289c:	bl	10324a4 <sg_chk_n_print3@plt+0x1031a28>
    28a0:	svclt	0x00280000
    28a4:	movtpl	lr, #7075	; 0x1ba3
    28a8:	svcpl	0x0001ebb3
    28ac:	bl	10324b4 <sg_chk_n_print3@plt+0x1031a38>
    28b0:	svclt	0x00280000
    28b4:	movwpl	lr, #7075	; 0x1ba3
    28b8:	svcmi	0x00c1ebb3
    28bc:	bl	10324c4 <sg_chk_n_print3@plt+0x1031a48>
    28c0:	svclt	0x00280000
    28c4:	bicmi	lr, r1, #166912	; 0x28c00
    28c8:	svcmi	0x0081ebb3
    28cc:	bl	10324d4 <sg_chk_n_print3@plt+0x1031a58>
    28d0:	svclt	0x00280000
    28d4:	orrmi	lr, r1, #166912	; 0x28c00
    28d8:	svcmi	0x0041ebb3
    28dc:	bl	10324e4 <sg_chk_n_print3@plt+0x1031a68>
    28e0:	svclt	0x00280000
    28e4:	movtmi	lr, #7075	; 0x1ba3
    28e8:	svcmi	0x0001ebb3
    28ec:	bl	10324f4 <sg_chk_n_print3@plt+0x1031a78>
    28f0:	svclt	0x00280000
    28f4:	movwmi	lr, #7075	; 0x1ba3
    28f8:	svccc	0x00c1ebb3
    28fc:	bl	1032504 <sg_chk_n_print3@plt+0x1031a88>
    2900:	svclt	0x00280000
    2904:	biccc	lr, r1, #166912	; 0x28c00
    2908:	svccc	0x0081ebb3
    290c:	bl	1032514 <sg_chk_n_print3@plt+0x1031a98>
    2910:	svclt	0x00280000
    2914:	orrcc	lr, r1, #166912	; 0x28c00
    2918:	svccc	0x0041ebb3
    291c:	bl	1032524 <sg_chk_n_print3@plt+0x1031aa8>
    2920:	svclt	0x00280000
    2924:	movtcc	lr, #7075	; 0x1ba3
    2928:	svccc	0x0001ebb3
    292c:	bl	1032534 <sg_chk_n_print3@plt+0x1031ab8>
    2930:	svclt	0x00280000
    2934:	movwcc	lr, #7075	; 0x1ba3
    2938:	svccs	0x00c1ebb3
    293c:	bl	1032544 <sg_chk_n_print3@plt+0x1031ac8>
    2940:	svclt	0x00280000
    2944:	biccs	lr, r1, #166912	; 0x28c00
    2948:	svccs	0x0081ebb3
    294c:	bl	1032554 <sg_chk_n_print3@plt+0x1031ad8>
    2950:	svclt	0x00280000
    2954:	orrcs	lr, r1, #166912	; 0x28c00
    2958:	svccs	0x0041ebb3
    295c:	bl	1032564 <sg_chk_n_print3@plt+0x1031ae8>
    2960:	svclt	0x00280000
    2964:	movtcs	lr, #7075	; 0x1ba3
    2968:	svccs	0x0001ebb3
    296c:	bl	1032574 <sg_chk_n_print3@plt+0x1031af8>
    2970:	svclt	0x00280000
    2974:	movwcs	lr, #7075	; 0x1ba3
    2978:	svcne	0x00c1ebb3
    297c:	bl	1032584 <sg_chk_n_print3@plt+0x1031b08>
    2980:	svclt	0x00280000
    2984:	bicne	lr, r1, #166912	; 0x28c00
    2988:	svcne	0x0081ebb3
    298c:	bl	1032594 <sg_chk_n_print3@plt+0x1031b18>
    2990:	svclt	0x00280000
    2994:	orrne	lr, r1, #166912	; 0x28c00
    2998:	svcne	0x0041ebb3
    299c:	bl	10325a4 <sg_chk_n_print3@plt+0x1031b28>
    29a0:	svclt	0x00280000
    29a4:	movtne	lr, #7075	; 0x1ba3
    29a8:	svcne	0x0001ebb3
    29ac:	bl	10325b4 <sg_chk_n_print3@plt+0x1031b38>
    29b0:	svclt	0x00280000
    29b4:	movwne	lr, #7075	; 0x1ba3
    29b8:	svceq	0x00c1ebb3
    29bc:	bl	10325c4 <sg_chk_n_print3@plt+0x1031b48>
    29c0:	svclt	0x00280000
    29c4:	biceq	lr, r1, #166912	; 0x28c00
    29c8:	svceq	0x0081ebb3
    29cc:	bl	10325d4 <sg_chk_n_print3@plt+0x1031b58>
    29d0:	svclt	0x00280000
    29d4:	orreq	lr, r1, #166912	; 0x28c00
    29d8:	svceq	0x0041ebb3
    29dc:	bl	10325e4 <sg_chk_n_print3@plt+0x1031b68>
    29e0:	svclt	0x00280000
    29e4:	movteq	lr, #7075	; 0x1ba3
    29e8:	svceq	0x0001ebb3
    29ec:	bl	10325f4 <sg_chk_n_print3@plt+0x1031b78>
    29f0:	svclt	0x00280000
    29f4:	movweq	lr, #7075	; 0x1ba3
    29f8:	svceq	0x0000f1bc
    29fc:	submi	fp, r0, #72, 30	; 0x120
    2a00:	b	fe7147c8 <sg_chk_n_print3@plt+0xfe713d4c>
    2a04:	svclt	0x00480f00
    2a08:	ldrbmi	r4, [r0, -r0, asr #4]!
    2a0c:	andcs	fp, r0, r8, lsr pc
    2a10:	b	13f2628 <sg_chk_n_print3@plt+0x13f1bac>
    2a14:			; <UNDEFINED> instruction: 0xf04070ec
    2a18:	ldrbmi	r0, [r0, -r1]!
    2a1c:			; <UNDEFINED> instruction: 0xf281fab1
    2a20:	andseq	pc, pc, #-2147483600	; 0x80000030
    2a24:	svceq	0x0000f1bc
    2a28:			; <UNDEFINED> instruction: 0xf002fa23
    2a2c:	submi	fp, r0, #72, 30	; 0x120
    2a30:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    2a34:			; <UNDEFINED> instruction: 0xf06fbfc8
    2a38:	svclt	0x00b84000
    2a3c:	andmi	pc, r0, pc, asr #32
    2a40:	stmiblt	sl, {ip, sp, lr, pc}^
    2a44:	rscsle	r2, r4, r0, lsl #18
    2a48:	andmi	lr, r3, sp, lsr #18
    2a4c:	mrc2	7, 5, pc, cr3, cr15, {7}
    2a50:			; <UNDEFINED> instruction: 0x4006e8bd
    2a54:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    2a58:	smlatbeq	r3, r1, fp, lr
    2a5c:	svclt	0x00004770
    2a60:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    2a64:	svclt	0x0000e002
    2a68:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    2a6c:	b	13eff34 <sg_chk_n_print3@plt+0x13ef4b8>
    2a70:	b	13c3b7c <sg_chk_n_print3@plt+0x13c3100>
    2a74:	b	fe503f88 <sg_chk_n_print3@plt+0xfe50350c>
    2a78:	svclt	0x00080f05
    2a7c:	svceq	0x0002ea90
    2a80:	b	1532704 <sg_chk_n_print3@plt+0x1531c88>
    2a84:	b	1545a8c <sg_chk_n_print3@plt+0x1545010>
    2a88:	b	1fc5a98 <sg_chk_n_print3@plt+0x1fc501c>
    2a8c:	b	1fd9c24 <sg_chk_n_print3@plt+0x1fd91a8>
    2a90:			; <UNDEFINED> instruction: 0xf0005c65
    2a94:	b	13e2e24 <sg_chk_n_print3@plt+0x13e23a8>
    2a98:	bl	ff517bf0 <sg_chk_n_print3@plt+0xff517174>
    2a9c:	svclt	0x00b85555
    2aa0:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    2aa4:	b	fe013b5c <sg_chk_n_print3@plt+0xfe0130e0>
    2aa8:	b	fe0432b8 <sg_chk_n_print3@plt+0xfe04283c>
    2aac:	b	fe0836c0 <sg_chk_n_print3@plt+0xfe082c44>
    2ab0:	b	fe0c2ab8 <sg_chk_n_print3@plt+0xfe0c203c>
    2ab4:	b	fe002ec0 <sg_chk_n_print3@plt+0xfe002444>
    2ab8:	b	fe0432c8 <sg_chk_n_print3@plt+0xfe04284c>
    2abc:	ldccs	3, cr0, [r6, #-12]!
    2ac0:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    2ac4:	svcmi	0x0000f011
    2ac8:	tstcc	r1, pc, asr #20
    2acc:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    2ad0:	tstcc	r1, ip, asr #20
    2ad4:	submi	sp, r0, #2
    2ad8:	cmpeq	r1, r1, ror #22
    2adc:	svcmi	0x0000f013
    2ae0:	movwcc	lr, #14927	; 0x3a4f
    2ae4:	tstcc	r3, #76, 20	; 0x4c000
    2ae8:	subsmi	sp, r2, #2
    2aec:	movteq	lr, #15203	; 0x3b63
    2af0:	svceq	0x0005ea94
    2af4:	adchi	pc, r7, r0
    2af8:	streq	pc, [r1], #-420	; 0xfffffe5c
    2afc:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    2b00:	blx	b973c <sg_chk_n_print3@plt+0xb8cc0>
    2b04:	blx	8c1b44 <sg_chk_n_print3@plt+0x8c10c8>
    2b08:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    2b0c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2b10:	vpmax.s8	d15, d14, d3
    2b14:	blx	10c8d1c <sg_chk_n_print3@plt+0x10c82a0>
    2b18:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    2b1c:			; <UNDEFINED> instruction: 0xf1a5e00e
    2b20:			; <UNDEFINED> instruction: 0xf10e0520
    2b24:	bcs	463ac <sg_chk_n_print3@plt+0x45930>
    2b28:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    2b2c:			; <UNDEFINED> instruction: 0xf04cbf28
    2b30:	blx	10c5b40 <sg_chk_n_print3@plt+0x10c50c4>
    2b34:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    2b38:	mvnvc	lr, r1, asr fp
    2b3c:	strmi	pc, [r0, #-1]
    2b40:			; <UNDEFINED> instruction: 0xf04fd507
    2b44:			; <UNDEFINED> instruction: 0xf1dc0e00
    2b48:	bl	1f85b50 <sg_chk_n_print3@plt+0x1f850d4>
    2b4c:	bl	1b82b54 <sg_chk_n_print3@plt+0x1b820d8>
    2b50:			; <UNDEFINED> instruction: 0xf5b10101
    2b54:	tstle	fp, #128, 30	; 0x200
    2b58:	svcne	0x0000f5b1
    2b5c:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    2b60:	eorseq	lr, r0, pc, asr sl
    2b64:			; <UNDEFINED> instruction: 0x0c3cea4f
    2b68:	streq	pc, [r1], #-260	; 0xfffffefc
    2b6c:	subpl	lr, r4, #323584	; 0x4f000
    2b70:	svceq	0x0080f512
    2b74:	addshi	pc, sl, r0, lsl #1
    2b78:	svcmi	0x0000f1bc
    2b7c:	b	17f27a4 <sg_chk_n_print3@plt+0x17f1d28>
    2b80:			; <UNDEFINED> instruction: 0xf1500c50
    2b84:	bl	1042b8c <sg_chk_n_print3@plt+0x1042110>
    2b88:	b	1056fa0 <sg_chk_n_print3@plt+0x1056524>
    2b8c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    2b90:	mcrreq	10, 5, lr, ip, cr15
    2b94:	bl	105309c <sg_chk_n_print3@plt+0x1052620>
    2b98:	stfccs	f0, [r1], {1}
    2b9c:			; <UNDEFINED> instruction: 0xf5b1bf28
    2ba0:	rscle	r1, r9, #128, 30	; 0x200
    2ba4:	svceq	0x0000f091
    2ba8:	strmi	fp, [r1], -r4, lsl #30
    2bac:	blx	fec4abb4 <sg_chk_n_print3@plt+0xfec4a138>
    2bb0:	svclt	0x0008f381
    2bb4:			; <UNDEFINED> instruction: 0xf1a33320
    2bb8:			; <UNDEFINED> instruction: 0xf1b3030b
    2bbc:	ble	303444 <sg_chk_n_print3@plt+0x3029c8>
    2bc0:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    2bc4:	ldfeqd	f7, [r4], {2}
    2bc8:	andeq	pc, ip, #-2147483600	; 0x80000030
    2bcc:			; <UNDEFINED> instruction: 0xf00cfa01
    2bd0:			; <UNDEFINED> instruction: 0xf102fa21
    2bd4:			; <UNDEFINED> instruction: 0xf102e00c
    2bd8:	svclt	0x00d80214
    2bdc:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    2be0:			; <UNDEFINED> instruction: 0xf102fa01
    2be4:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    2be8:	b	1072b60 <sg_chk_n_print3@plt+0x10720e4>
    2bec:	addsmi	r0, r0, ip, lsl #2
    2bf0:	svclt	0x00a21ae4
    2bf4:	tstpl	r4, r1, lsl #22
    2bf8:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    2bfc:	streq	lr, [r4], #-2671	; 0xfffff591
    2c00:	ble	711c84 <sg_chk_n_print3@plt+0x711208>
    2c04:	cfstrsle	mvf3, [lr], {12}
    2c08:	ldreq	pc, [r4], #-260	; 0xfffffefc
    2c0c:	eoreq	pc, r0, #196, 2	; 0x31
    2c10:			; <UNDEFINED> instruction: 0xf004fa20
    2c14:	vpmax.u8	d15, d2, d1
    2c18:	andeq	lr, r3, r0, asr #20
    2c1c:	vpmax.u8	d15, d4, d17
    2c20:	tsteq	r3, r5, asr #20
    2c24:			; <UNDEFINED> instruction: 0xf1c4bd30
    2c28:			; <UNDEFINED> instruction: 0xf1c4040c
    2c2c:	blx	8034b4 <sg_chk_n_print3@plt+0x802a38>
    2c30:	blx	7ec40 <sg_chk_n_print3@plt+0x7e1c4>
    2c34:	b	103f84c <sg_chk_n_print3@plt+0x103edd0>
    2c38:	strtmi	r0, [r9], -r3
    2c3c:	blx	872104 <sg_chk_n_print3@plt+0x871688>
    2c40:	strtmi	pc, [r9], -r4
    2c44:			; <UNDEFINED> instruction: 0xf094bd30
    2c48:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    2c4c:	svclt	0x00061380
    2c50:	orrne	pc, r0, r1, lsl #9
    2c54:	cfstrscc	mvf3, [r1, #-4]
    2c58:	b	1ffc998 <sg_chk_n_print3@plt+0x1ffbf1c>
    2c5c:	svclt	0x00185c64
    2c60:			; <UNDEFINED> instruction: 0x5c65ea7f
    2c64:	b	fe536d10 <sg_chk_n_print3@plt+0xfe536294>
    2c68:	svclt	0x00080f05
    2c6c:	svceq	0x0002ea90
    2c70:	b	1536c8c <sg_chk_n_print3@plt+0x1536210>
    2c74:	svclt	0x00040c00
    2c78:			; <UNDEFINED> instruction: 0x46104619
    2c7c:	b	fe472144 <sg_chk_n_print3@plt+0xfe4716c8>
    2c80:	svclt	0x001e0f03
    2c84:	andcs	r2, r0, r0, lsl #2
    2c88:	b	17f2150 <sg_chk_n_print3@plt+0x17f16d4>
    2c8c:	tstle	r5, r4, asr ip
    2c90:	cmpmi	r9, r0, asr #32
    2c94:			; <UNDEFINED> instruction: 0xf041bf28
    2c98:	ldflts	f4, [r0, #-0]
    2c9c:	streq	pc, [r0], #1300	; 0x514
    2ca0:			; <UNDEFINED> instruction: 0xf501bf3c
    2ca4:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    2ca8:	strmi	pc, [r0, #-1]
    2cac:	mvnsmi	pc, r5, asr #32
    2cb0:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    2cb4:	andeq	pc, r0, pc, asr #32
    2cb8:	b	1ff2180 <sg_chk_n_print3@plt+0x1ff1704>
    2cbc:	svclt	0x001a5c64
    2cc0:			; <UNDEFINED> instruction: 0x46104619
    2cc4:			; <UNDEFINED> instruction: 0x5c65ea7f
    2cc8:			; <UNDEFINED> instruction: 0x460bbf1c
    2ccc:	b	14144dc <sg_chk_n_print3@plt+0x1413a60>
    2cd0:	svclt	0x00063401
    2cd4:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    2cd8:	svceq	0x0003ea91
    2cdc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2ce0:	svclt	0x0000bd30
    2ce4:	svceq	0x0000f090
    2ce8:	tstcs	r0, r4, lsl #30
    2cec:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2cf0:	strvs	pc, [r0], #1103	; 0x44f
    2cf4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2cf8:	streq	pc, [r0, #-79]	; 0xffffffb1
    2cfc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2d00:	svclt	0x0000e750
    2d04:	svceq	0x0000f090
    2d08:	tstcs	r0, r4, lsl #30
    2d0c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2d10:	strvs	pc, [r0], #1103	; 0x44f
    2d14:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2d18:	strmi	pc, [r0, #-16]
    2d1c:	submi	fp, r0, #72, 30	; 0x120
    2d20:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2d24:	svclt	0x0000e73e
    2d28:	b	13c2e38 <sg_chk_n_print3@plt+0x13c23bc>
    2d2c:	b	13c34bc <sg_chk_n_print3@plt+0x13c2a40>
    2d30:	b	13c31fc <sg_chk_n_print3@plt+0x13c2780>
    2d34:	svclt	0x001f7002
    2d38:	cmnmi	pc, #18	; <UNPREDICTABLE>
    2d3c:	svcmi	0x007ff093
    2d40:	msrpl	SPSR_, r1, lsl #1
    2d44:			; <UNDEFINED> instruction: 0xf0324770
    2d48:	svclt	0x0008427f
    2d4c:			; <UNDEFINED> instruction: 0xf0934770
    2d50:	svclt	0x00044f7f
    2d54:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2d58:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2d5c:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    2d60:	strmi	pc, [r0, #-1]
    2d64:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    2d68:	svclt	0x0000e71c
    2d6c:	andeq	lr, r1, #80, 20	; 0x50000
    2d70:	ldrbmi	fp, [r0, -r8, lsl #30]!
    2d74:			; <UNDEFINED> instruction: 0xf04fb530
    2d78:	and	r0, sl, r0, lsl #10
    2d7c:	andeq	lr, r1, #80, 20	; 0x50000
    2d80:	ldrbmi	fp, [r0, -r8, lsl #30]!
    2d84:			; <UNDEFINED> instruction: 0xf011b530
    2d88:	strle	r4, [r2, #-1280]	; 0xfffffb00
    2d8c:	bl	1853694 <sg_chk_n_print3@plt+0x1852c18>
    2d90:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    2d94:			; <UNDEFINED> instruction: 0xf1046480
    2d98:	b	17c3e68 <sg_chk_n_print3@plt+0x17c33ec>
    2d9c:			; <UNDEFINED> instruction: 0xf43f5c91
    2da0:			; <UNDEFINED> instruction: 0xf04faed8
    2da4:	b	17c35b8 <sg_chk_n_print3@plt+0x17c2b3c>
    2da8:	svclt	0x00180cdc
    2dac:	b	17cf5c0 <sg_chk_n_print3@plt+0x17ceb44>
    2db0:	svclt	0x00180cdc
    2db4:	bl	8f5c8 <sg_chk_n_print3@plt+0x8eb4c>
    2db8:			; <UNDEFINED> instruction: 0xf1c202dc
    2dbc:	blx	3a44 <sg_chk_n_print3@plt+0x2fc8>
    2dc0:	blx	841dd4 <sg_chk_n_print3@plt+0x841358>
    2dc4:	blx	7edd4 <sg_chk_n_print3@plt+0x7e358>
    2dc8:	b	10425dc <sg_chk_n_print3@plt+0x1041b60>
    2dcc:	blx	842e0c <sg_chk_n_print3@plt+0x842390>
    2dd0:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    2dd4:	svclt	0x0000e6bd
    2dd8:			; <UNDEFINED> instruction: 0xf04fb502
    2ddc:			; <UNDEFINED> instruction: 0xf7fd0008
    2de0:	stclt	13, cr14, [r2, #-464]	; 0xfffffe30
    2de4:	mvnsmi	lr, #737280	; 0xb4000
    2de8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2dec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2df0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2df4:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    2df8:	blne	1d93ff4 <sg_chk_n_print3@plt+0x1d93578>
    2dfc:	strhle	r1, [sl], -r6
    2e00:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2e04:	svccc	0x0004f855
    2e08:	strbmi	r3, [sl], -r1, lsl #8
    2e0c:	ldrtmi	r4, [r8], -r1, asr #12
    2e10:	adcmi	r4, r6, #152, 14	; 0x2600000
    2e14:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2e18:	svclt	0x000083f8
    2e1c:	andeq	r2, r1, lr, lsr r0
    2e20:	andeq	r2, r1, r4, lsr r0
    2e24:	svclt	0x00004770

Disassembly of section .fini:

00002e28 <.fini>:
    2e28:	push	{r3, lr}
    2e2c:	pop	{r3, pc}
