; or1k instruction bus master
[master or1k_i]
slaves = 
    mem32_ibus
    rom0

; or1k data bus master
[master or1k_d]
slaves = 
    mem32_dbus
    sdc
    uart0

;dbg master
[master dbg]
slaves = 
    mem32_dbus
    sdc
    uart0

[master sdc_master]
slaves = 
    mem32_sdc


;mem32 slave
[slave mem32_dbus]
offset=0
size=0x2000000

[slave mem32_ibus]
offset=0
size=0x2000000

[slave mem32_sdc]
offset=0
size=0x2000000

[slave rom0]
offset=0xf0000100
size=64

[slave uart0]
datawidth=8
offset=0x90000000
size=8

[slave sdc]
datawidth=32
offset=0x9e000000
size=128