verilog xil_defaultlib --include "../../../../HPPSI_cora.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HPPSI_cora.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../HPPSI_cora.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../HPPSI_cora.srcs/sources_1/bd/design_1/ip/design_1_PmodAD2_0_0/src/PmodAD2_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodAD2_0_0/src/PmodAD2_pmod_bridge_0_0/sim/PmodAD2_pmod_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodAD2_0_0/src/PmodAD2_xlconstant_0_0/sim/PmodAD2_xlconstant_0_0.v" \
"../../../../HPPSI_cora.srcs/sources_1/bd/design_1/ipshared/a66e/src/PmodAD2.v" \
"../../../bd/design_1/ip/design_1_PmodAD2_0_0/sim/design_1_PmodAD2_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodAD2_1_0/sim/design_1_PmodAD2_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
