# 基于LUT的8B/10B解码器

#### 代码介绍
    基于LUT的8B/10B解码器

* V1.0   2019.12.13
    * 一个时钟周期出结果。
    * 判断是否为控制信号；
    * 判断RD错误；
    * 判断解码错误。

仿真波形：

![wave](https://raw.githubusercontent.com/Verdvana/Dec8b10b/master/Simulation/enc8b10b_TB/wave.jpg)


| Flow Summary | Content |
| --- | --- |
| Flow Status | Successful - Sun Dec 15 20:42:26 2019 |
| Quartus Prime Version | 18.1.0 Build 625 09/12/2018 SJ Standard Edition |
| Revision Name | Dec8b10b |
| Top-level Entity Name | Dec8b10b |
| Family | Stratix IV |
| Device | EP4SGX230KF40C2 |
| Timing Models | Final |
| Logic utilization | < 1 % |
| Combinational ALUTs | 29 / 182,400 ( < 1 % ) |
| Memory ALUTs | 0 / 91,200 ( 0 % ) |
| Dedicated logic registers | 12 / 182,400 ( < 1 % ) |
| Total registers | 12 |
| Total pins | 28 / 888 ( 3 % ) |
| Total virtual pins | 0 |
| Total block memory bits | 0 / 14,625,792 ( 0 % ) |
| DSP block 18-bit elements | 0 / 1,288 ( 0 % ) |
| Total GXB Receiver Channel PCS | 0 / 24 ( 0 % ) |
| Total GXB Receiver Channel PMA | 0 / 36 ( 0 % ) |
| Total GXB Transmitter Channel PCS | 0 / 24 ( 0 % ) |




