{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 19:27:27 2021 " "Info: Processing started: Fri Apr 23 19:27:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off logicgates1 -c logicgates1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logicgates1 -c logicgates1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B andOutput 11.250 ns Longest " "Info: Longest tpd from source pin \"B\" to destination pin \"andOutput\" is 11.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B 1 PIN PIN_D19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_D19; Fanout = 3; PIN Node = 'B'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "logicgates1.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/1A - Logic Gates/Part 1/logicgates1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.452 ns) + CELL(0.178 ns) 7.494 ns andOutput~0 2 COMB LCCOMB_X1_Y25_N16 1 " "Info: 2: + IC(6.452 ns) + CELL(0.178 ns) = 7.494 ns; Loc. = LCCOMB_X1_Y25_N16; Fanout = 1; COMB Node = 'andOutput~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { B andOutput~0 } "NODE_NAME" } } { "logicgates1.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/1A - Logic Gates/Part 1/logicgates1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(3.015 ns) 11.250 ns andOutput 3 PIN PIN_D5 0 " "Info: 3: + IC(0.741 ns) + CELL(3.015 ns) = 11.250 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'andOutput'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.756 ns" { andOutput~0 andOutput } "NODE_NAME" } } { "logicgates1.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/1A - Logic Gates/Part 1/logicgates1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.057 ns ( 36.06 % ) " "Info: Total cell delay = 4.057 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.193 ns ( 63.94 % ) " "Info: Total interconnect delay = 7.193 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { B andOutput~0 andOutput } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { B {} B~combout {} andOutput~0 {} andOutput {} } { 0.000ns 0.000ns 6.452ns 0.741ns } { 0.000ns 0.864ns 0.178ns 3.015ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 19:27:27 2021 " "Info: Processing ended: Fri Apr 23 19:27:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
