#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 11:55:58 2025
# Process ID         : 29364
# Current directory  : D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.runs/synth_1
# Command line       : vivado.exe -log FloatAdd32.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FloatAdd32.tcl
# Log file           : D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.runs/synth_1/FloatAdd32.vds
# Journal file       : D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.runs/synth_1\vivado.jou
# Running On         : LAPTOP-6I7OJEUU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16779 MB
# Swap memory        : 7035 MB
# Total Virtual      : 23815 MB
# Available Virtual  : 9032 MB
#-----------------------------------------------------------
source FloatAdd32.tcl -notrace
Command: synth_design -top FloatAdd32 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 845.785 ; gain = 476.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FloatAdd32' [D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.srcs/sources_1/new/FloatAdd32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FloatAdd32' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.srcs/sources_1/new/FloatAdd32.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 958.984 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 958.984 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 958.984 ; gain = 589.898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'FloatAdd32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                 iSTATE0 |                        000001000 |                             0011
                  iSTATE |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE6 |                        100000000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'FloatAdd32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 958.984 ; gain = 589.898
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   5 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 6     
	   4 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 10    
	   2 Input   25 Bit        Muxes := 13    
	   4 Input   25 Bit        Muxes := 2     
	   6 Input   25 Bit        Muxes := 1     
	   9 Input   25 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1282.074 ; gain = 912.988
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1282.074 ; gain = 912.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1282.773 ; gain = 913.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    83|
|4     |LUT2   |    75|
|5     |LUT3   |    66|
|6     |LUT4   |    82|
|7     |LUT5   |   109|
|8     |LUT6   |   263|
|9     |FDRE   |   133|
|10    |FDSE   |     1|
|11    |IBUF   |    69|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   955|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.480 ; gain = 992.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1376.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1485.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6a20b7ca
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1485.570 ; gain = 1118.441
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1485.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/XilinxData/ComputerOrganization/Experiment_03/Experiment03_FloatAdd32/Experiment03_FloatAdd32.runs/synth_1/FloatAdd32.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FloatAdd32_utilization_synth.rpt -pb FloatAdd32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 11:56:30 2025...
