(footprint "CAPPRD500W65D1250H2200" (version 20221018) (generator pcbnew)
  (layer "F.Cu")
  (descr "12.5*20")
  (tags "Capacitor Polarised")
  (attr through_hole)
  (fp_text reference "C**" (at 0 -7.874) (layer "F.SilkS")
      (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp 00f40fea-2bc6-4b0f-a7e4-cb8b54acbff5)
  )
  (fp_text value "CAPPRD500W65D1250H2200" (at -2.527 0) (layer "F.SilkS") hide
      (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp d27b9a72-46ea-4c5b-822b-dc266b7302a0)
  )
  (fp_text user "+" (at -8.763 1.016 unlocked) (layer "F.SilkS")
      (effects (font (size 2 2) (thickness 0.15)) (justify left bottom))
    (tstamp e5f6d2e4-c7c7-4990-8fea-ad32d42c2a36)
  )
  (fp_text user "${REFERENCE}" (at -2.527 0) (layer "F.Fab")
      (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp 84c03cd9-fbec-43b9-b215-e22528207770)
  )
  (fp_circle (center -0.027 0) (end -0.027 6.25)
    (stroke (width 0.2) (type solid)) (fill none) (layer "F.SilkS") (tstamp 308686ac-bff5-4855-b3ae-357ea4f7a4f0))
  (fp_circle (center 0 0) (end 6.25 0)
    (stroke (width 0.1) (type default)) (fill none) (layer "F.CrtYd") (tstamp 81268fae-4a8c-4770-ba81-29f04f16fe2e))
  (fp_circle (center 0 0) (end 0 6.25)
    (stroke (width 0.1) (type solid)) (fill none) (layer "F.Fab") (tstamp 467eab64-48d3-4a53-a760-c95dafc8b766))
  (pad "1" thru_hole rect (at -2.413 0) (size 1.275 1.275) (drill 0.85) (layers "*.Cu" "*.Mask") (tstamp f6b65bbd-3a16-4b2c-9f43-9f3af99c54e3))
  (pad "2" thru_hole circle (at 2.54 0) (size 1.275 1.275) (drill 0.85) (layers "*.Cu" "*.Mask") (tstamp e2614826-29c6-46cc-9911-f8433dd3fd89))
  (model "${MODEL_3D}/EEU-FC1V681B.stp"
    (offset (xyz -2.65 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
