// Seed: 1031090814
module module_0;
  wire id_1, id_2;
  assign module_1.id_0 = 0;
  always_ff @(id_1 or negedge -1);
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    output logic id_11
);
  assign id_1 = id_3;
  initial begin : LABEL_0
    id_11 = -1;
  end
  module_0 modCall_1 ();
  localparam id_13 = -1;
  wire id_14;
endmodule
