INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
