v 20100214 1
C 1300 300 1 0 0 in_port_vector.sym   
{
T 1300 300 5 10 1 1 0 6 1 1
refdes=wdata[7:0]
}
C 1300 700 1 0 0 in_port_vector.sym   
{
T 1300 700 5 10 1 1 0 6 1 1
refdes=int_in[7:0]
}
C 1300 1100 1 0 0 in_port_vector.sym   
{
T 1300 1100 5 10 1 1 0 6 1 1
refdes=addr[3:0]
}
C 1300 1500 1 0 0 in_port.sym  
{
T 1300 1500 5 10 1 1 0 6 1 1 
refdes=wr
}
C 1300 1900 1 0 0 in_port.sym  
{
T 1300 1900 5 10 1 1 0 6 1 1 
refdes=reset
}
C 1300 2300 1 0 0 in_port.sym  
{
T 1300 2300 5 10 1 1 0 6 1 1 
refdes=rd
}
C 1300 2700 1 0 0 in_port.sym  
{
T 1300 2700 5 10 1 1 0 6 1 1 
refdes=enable
}
C 1300 3100 1 0 0 in_port.sym  
{
T 1300 3100 5 10 1 1 0 6 1 1 
refdes=cs
}
C 1300 3500 1 0 0 in_port.sym  
{
T 1300 3500 5 10 1 1 0 6 1 1 
refdes=clk
}
C 3700 300  1 0  0 out_port_vector.sym
{
T 4700 300 5  10 1 1 0 0 1 1 
refdes=vector[7:0]
}
C 3700 700  1 0  0 out_port_vector.sym
{
T 4700 700 5  10 1 1 0 0 1 1 
refdes=rdata[7:0]
}
C 3700 1100  1 0 0 out_port.sym
{
T 4700 1100 5  10 1 1 0 0 1 1
refdes=irq_out
}
