CKID0001:@|S:clkgen.G_pll_325.PLL.PLL_325.PLLInst_0@|E:f32c_soc_glue.R_simple_out[31]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
