=====
SETUP
-10.385
32.918
22.534
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
flashController/n553_s20
27.791
28.056
bu/data_read_31_s15
29.173
29.463
bu/data_read_26_s2
31.015
31.277
bu/data_read_26_s
32.457
32.918
cpu_1/MEMWB_DMemOut_26_s0
32.918
=====
SETUP
-10.375
32.942
22.567
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
flashController/n553_s20
27.791
28.056
bu/data_read_31_s15
29.173
29.438
bu/data_read_13_s2
31.907
32.423
bu/data_read_13_s
32.426
32.942
cpu_1/MEMWB_DMemOut_13_s0
32.942
=====
SETUP
-10.362
32.885
22.523
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
bu/data_read_31_s81
22.945
23.471
bu/data_read_31_s58
23.473
23.990
bu/data_read_31_s26
24.340
24.866
mem/data_mem_1_s15
25.486
26.002
mem/data_mem_1_s10
26.910
27.436
bu/data_read_17_s5
31.376
31.902
bu/data_read_17_s1
31.905
32.421
bu/data_read_17_s
32.423
32.885
cpu_1/MEMWB_DMemOut_17_s0
32.885
=====
SETUP
-10.361
32.671
22.310
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n58_s7
18.933
19.431
cpu_1/data_addr_Z_9_s31
22.216
22.742
cpu_1/data_addr_Z_9_s22
22.745
23.266
cpu_1/data_addr_Z_9_s17
23.268
23.730
cpu_1/data_addr_Z_9_s15
24.775
25.291
flashController/n7_s9
26.556
27.072
flashController/n7_s5
27.260
27.786
flashController/n7_s18
29.650
30.176
flashController/data_out_26_s0
32.671
=====
SETUP
-10.355
32.903
22.548
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.602
bu/data_read_3_s0
31.242
31.758
bu/data_read_3_s
32.641
32.903
cpu_1/MEMWB_DMemOut_3_s0
32.903
=====
SETUP
-10.344
32.883
22.540
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n57_s9
18.633
18.896
cpu_1/cpu_alu/n57_s7
19.036
19.298
cpu_1/data_addr_Z_12_s16
20.256
20.671
cpu_1/data_addr_Z_4_s23
21.713
21.976
cpu_1/data_addr_Z_4_s17
22.133
22.595
cpu_1/data_addr_Z_4_s16
23.710
23.972
cpu_1/data_addr_Z_4_s35
24.490
25.006
flashController/n1277_s4
26.028
26.545
bu/data_read_24_s18
27.672
27.937
mem/n355_s7
28.637
29.153
mem/data_mem_1_s9
30.006
30.532
mem/data_mem_1_s5
30.535
31.051
mem/data_mem_1_data_mem_1_0_0_s
32.883
=====
SETUP
-10.314
32.845
22.530
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n57_s9
18.633
18.896
cpu_1/cpu_alu/n57_s7
19.036
19.298
cpu_1/data_addr_Z_12_s16
20.256
20.671
cpu_1/data_addr_Z_4_s23
21.713
21.976
cpu_1/data_addr_Z_4_s17
22.133
22.595
cpu_1/data_addr_Z_4_s16
23.710
23.972
cpu_1/data_addr_Z_4_s35
24.490
25.006
flashController/n1277_s4
26.028
26.545
bu/data_read_24_s18
27.672
27.937
mem/n355_s7
28.637
29.153
mem/n355_s5
30.043
30.560
mem/data_mem_0_s5
30.570
30.832
mem/data_mem_0_data_mem_0_0_0_s
32.845
=====
SETUP
-10.308
32.875
22.567
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
flashController/n553_s20
27.791
28.056
bu/data_read_31_s15
29.173
29.438
bu/data_read_16_s1
31.996
32.411
bu/data_read_16_s
32.413
32.875
cpu_1/MEMWB_DMemOut_16_s0
32.875
=====
SETUP
-10.301
32.851
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.630
bu/data_read_23_s0
30.631
31.152
bu/data_read_23_s
32.325
32.851
cpu_1/MEMWB_DMemOut_23_s0
32.851
=====
SETUP
-10.300
32.836
22.536
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n57_s9
18.633
18.896
cpu_1/cpu_alu/n57_s7
19.036
19.298
cpu_1/data_addr_Z_12_s16
20.256
20.671
cpu_1/data_addr_Z_12_s8
21.333
21.623
cpu_1/data_addr_Z_12_s3
21.628
22.155
cpu_1/data_addr_Z_12_s1
23.596
23.858
bu/btn_ren_Z_s7
25.083
25.600
bu/btn_ren_Z_s11
26.301
26.716
bu/data_read_31_s29
27.608
28.070
bu/data_read_31_s8
30.515
31.041
bu/data_read_31_s1
31.413
31.875
bu/data_read_31_s
32.573
32.836
cpu_1/MEMWB_DMemOut_31_s0
32.836
=====
SETUP
-10.298
32.835
22.537
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.630
bu/data_read_30_s0
31.698
32.225
bu/data_read_30_s
32.572
32.835
cpu_1/MEMWB_DMemOut_30_s0
32.835
=====
SETUP
-10.297
32.855
22.558
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.630
bu/data_read_14_s0
31.058
31.556
bu/data_read_14_s
32.328
32.855
cpu_1/MEMWB_DMemOut_14_s0
32.855
=====
SETUP
-10.285
32.822
22.537
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
cpu_1/n10901_s15
21.545
21.960
cpu_1/n10901_s4
21.962
22.377
clint_inst/n676_s11
23.991
24.507
clint_inst/n676_s6
25.626
26.147
mem/cnt_4_s13
26.537
27.035
programMemory_inst/n427_s5
27.561
28.022
bu/data_read_4_s4
30.218
30.745
bu/data_read_4_s1
31.906
32.422
bu/data_read_4_s
32.560
32.822
cpu_1/MEMWB_DMemOut_4_s0
32.822
=====
SETUP
-10.283
32.831
22.548
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
flashController/n553_s20
27.791
28.056
bu/data_read_31_s15
29.173
29.438
bu/data_read_9_s2
31.110
31.571
bu/data_read_9_s
32.305
32.831
cpu_1/MEMWB_DMemOut_9_s0
32.831
=====
SETUP
-10.272
32.807
22.535
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_18_s1
12.598
12.861
cpu_1/ALUInA_18_s0
14.738
15.255
cpu_1/cpu_alu/n43_s8
17.347
17.873
cpu_1/cpu_alu/n43_s6
18.258
18.521
cpu_1/n10891_s23
20.045
20.561
cpu_1/n10891_s20
20.563
21.080
cpu_1/n10891_s12
21.237
21.500
cpu_1/n10891_s9
22.423
22.686
bu/data_read_31_s62
23.645
24.161
bu/data_read_31_s27
25.348
25.846
flashController/n7_s10
26.775
27.236
flashController/n7_s6
28.027
28.525
flashController/n7_s2
29.092
29.618
flashController/n542_s16
30.658
31.156
flashController/n561_s15
32.346
32.807
flashController/data_out_12_s0
32.807
=====
SETUP
-10.266
32.798
22.533
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.602
bu/data_read_12_s0
31.135
31.397
bu/data_read_12_s
32.282
32.798
cpu_1/MEMWB_DMemOut_12_s0
32.798
=====
SETUP
-10.236
32.786
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.630
bu/data_read_7_s0
30.631
31.152
bu/data_read_7_s
32.325
32.786
cpu_1/MEMWB_DMemOut_7_s0
32.786
=====
SETUP
-10.230
32.790
22.559
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_18_s1
12.598
12.861
cpu_1/ALUInA_18_s0
14.738
15.255
cpu_1/cpu_alu/n43_s8
17.347
17.873
cpu_1/cpu_alu/n43_s6
18.258
18.521
cpu_1/n10891_s23
20.045
20.561
cpu_1/n10891_s20
20.563
21.080
cpu_1/n10891_s12
21.237
21.500
cpu_1/n10891_s9
22.423
22.686
bu/data_read_31_s62
23.645
24.161
bu/data_read_31_s27
25.348
25.846
flashController/n7_s10
26.775
27.236
flashController/n7_s6
28.027
28.525
flashController/n7_s2
29.092
29.618
flashController/n542_s16
30.658
31.156
flashController/n543_s15
32.328
32.790
flashController/data_out_30_s0
32.790
=====
SETUP
-10.220
32.768
22.548
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n57_s9
18.633
18.896
cpu_1/cpu_alu/n57_s7
19.036
19.298
cpu_1/data_addr_Z_12_s16
20.256
20.671
cpu_1/data_addr_Z_12_s8
21.333
21.623
cpu_1/data_addr_Z_12_s3
21.628
22.155
cpu_1/data_addr_Z_12_s1
23.596
23.858
bu/btn_ren_Z_s7
25.083
25.600
bu/data_read_24_s14
26.335
26.796
bu/data_read_31_s38
27.690
28.206
bu/data_read_31_s10
28.363
28.890
bu/data_read_19_s1
31.977
32.503
bu/data_read_19_s
32.506
32.768
cpu_1/MEMWB_DMemOut_19_s0
32.768
=====
SETUP
-10.203
32.530
22.327
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
cpu_1/data_addr_Z_7_s27
22.848
23.138
cpu_1/data_addr_Z_7_s20
23.143
23.558
cpu_1/data_addr_Z_7_s17
23.716
24.232
cpu_1/data_addr_Z_7_s44
24.720
24.982
flashController/n575_s2
26.242
26.758
flashController/n1279_s1
28.495
28.757
clint_inst/n676_s1
29.728
30.018
clint_inst/n676_s0
30.230
30.691
clint_inst/mtimecmp_45_s0
32.530
=====
SETUP
-10.202
32.760
22.558
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.602
bu/data_read_5_s0
31.435
31.951
bu/data_read_5_s
32.298
32.760
cpu_1/MEMWB_DMemOut_5_s0
32.760
=====
SETUP
-10.196
32.753
22.558
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n413_s
18.813
19.376
cpu_1/cpu_alu/n412_s
19.376
19.426
cpu_1/cpu_alu/n411_s
19.426
19.476
cpu_1/cpu_alu/n410_s
19.476
19.526
cpu_1/cpu_alu/n409_s
19.526
19.576
cpu_1/cpu_alu/n408_s
19.576
19.820
cpu_1/n10886_s18
20.705
20.967
cpu_1/n10886_s16
21.470
21.732
cpu_1/n10886_s10
22.460
22.722
cpu_1/n10886_s4
22.725
22.987
bu/data_read_31_s19
24.337
24.627
bu/data_read_31_s11
26.605
26.867
bu/data_read_31_s121
28.688
29.205
bu/data_read_31_s9
29.367
29.602
bu/data_read_29_s0
31.536
31.826
bu/data_read_29_s
32.292
32.753
cpu_1/MEMWB_DMemOut_29_s0
32.753
=====
SETUP
-10.193
32.530
22.336
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
cpu_1/data_addr_Z_7_s27
22.848
23.138
cpu_1/data_addr_Z_7_s20
23.143
23.558
cpu_1/data_addr_Z_7_s17
23.716
24.232
cpu_1/data_addr_Z_7_s44
24.720
24.982
flashController/n575_s2
26.242
26.758
flashController/n1279_s1
28.495
28.757
clint_inst/n676_s1
29.728
30.018
clint_inst/n676_s0
30.230
30.691
clint_inst/mtimecmp_44_s0
32.530
=====
SETUP
-10.193
32.530
22.336
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
cpu_1/data_addr_Z_7_s27
22.848
23.138
cpu_1/data_addr_Z_7_s20
23.143
23.558
cpu_1/data_addr_Z_7_s17
23.716
24.232
cpu_1/data_addr_Z_7_s44
24.720
24.982
flashController/n575_s2
26.242
26.758
flashController/n1279_s1
28.495
28.757
clint_inst/n676_s1
29.728
30.018
clint_inst/n676_s0
30.230
30.691
clint_inst/mtimecmp_49_s0
32.530
=====
SETUP
-10.139
32.706
22.567
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.602
2.985
cpu_1/control_bypass_ex/n18_s0
5.741
6.303
cpu_1/control_bypass_ex/n19_s0
6.303
6.353
cpu_1/control_bypass_ex/n20_s0
6.353
6.403
cpu_1/control_bypass_ex/n21_s0
6.403
6.453
cpu_1/ALUInA_30_s12
7.433
7.848
cpu_1/ALUInA_24_s1
10.168
10.431
cpu_1/ALUInA_25_s1
13.345
13.607
cpu_1/ALUInA_25_s0
16.535
16.800
cpu_1/cpu_alu/n58_s9
18.633
18.923
cpu_1/cpu_alu/n56_s6
19.071
19.333
cpu_1/data_addr_Z_7_s34
21.082
21.345
cpu_1/n10901_s15
21.545
21.960
cpu_1/n10901_s4
21.962
22.377
clint_inst/n676_s11
23.991
24.507
clint_inst/n676_s6
25.626
26.147
mem/cnt_4_s13
26.537
27.035
programMemory_inst/n427_s5
27.561
28.022
bu/data_read_0_s4
29.618
30.135
bu/data_read_0_s1
31.915
32.177
bu/data_read_0_s
32.180
32.706
cpu_1/MEMWB_DMemOut_0_s0
32.706
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_7_s0
2.585
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_8_s0
2.585
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_9_s0
2.585
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_10_s0
2.585
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_11_s0
2.585
=====
HOLD
-0.093
2.585
2.679
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_12_s0
2.585
=====
HOLD
-0.093
2.587
2.680
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/ukprdy_s0
2.587
=====
HOLD
-0.093
2.587
2.680
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/save_s0
2.587
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_0_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_1_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_2_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_3_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_4_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_5_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_6_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_13_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_14_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_15_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_16_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_17_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_18_s0
2.585
=====
HOLD
-0.089
2.585
2.675
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/ukprdyd_s0
2.585
=====
HOLD
-0.089
2.587
2.676
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/interval_0_s0
2.587
=====
HOLD
-0.089
2.587
2.676
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/interval_1_s0
2.587
=====
HOLD
-0.089
2.587
2.676
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/interval_2_s0
2.587
