Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 14:24:00 2022
| Host         : JOHN-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.702        0.000                      0                  132        0.164        0.000                      0                  132        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.702        0.000                      0                  132        0.164        0.000                      0                  132        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.291ns (28.164%)  route 3.293ns (71.836%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.325     9.097 r  Clock_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.671     9.768    Clock_i/s_H1
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[0]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_R)       -0.636    14.469    Clock_i/s_H1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.291ns (28.164%)  route 3.293ns (71.836%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.325     9.097 r  Clock_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.671     9.768    Clock_i/s_H1
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[1]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_R)       -0.636    14.469    Clock_i/s_H1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.291ns (28.164%)  route 3.293ns (71.836%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.325     9.097 r  Clock_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.671     9.768    Clock_i/s_H1
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[2]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_R)       -0.636    14.469    Clock_i/s_H1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.291ns (28.164%)  route 3.293ns (71.836%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.325     9.097 r  Clock_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.671     9.768    Clock_i/s_H1
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[3]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_R)       -0.636    14.469    Clock_i/s_H1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Clock_i/s_M2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_M2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.316ns (31.316%)  route 2.886ns (68.684%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.626     5.178    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Clock_i/s_M2_reg[3]/Q
                         net (fo=3, routed)           1.017     6.651    Clock_i/s_M2_reg[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.152     6.803 r  Clock_i/s_H1[3]_i_4/O
                         net (fo=3, routed)           0.598     7.401    Clock_i/s_H1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.355     7.756 f  Clock_i/s_M2[3]_i_3/O
                         net (fo=2, routed)           0.602     8.358    Clock_i/s_M2[3]_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.353     8.711 r  Clock_i/s_M2[3]_i_1/O
                         net (fo=8, routed)           0.669     9.380    Clock_i/s_M2
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.509    14.881    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[0]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.631    14.486    Clock_i/s_M2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Clock_i/s_M2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_M2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.316ns (31.316%)  route 2.886ns (68.684%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.626     5.178    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Clock_i/s_M2_reg[3]/Q
                         net (fo=3, routed)           1.017     6.651    Clock_i/s_M2_reg[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.152     6.803 r  Clock_i/s_H1[3]_i_4/O
                         net (fo=3, routed)           0.598     7.401    Clock_i/s_H1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.355     7.756 f  Clock_i/s_M2[3]_i_3/O
                         net (fo=2, routed)           0.602     8.358    Clock_i/s_M2[3]_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.353     8.711 r  Clock_i/s_M2[3]_i_1/O
                         net (fo=8, routed)           0.669     9.380    Clock_i/s_M2
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.509    14.881    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[1]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.631    14.486    Clock_i/s_M2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Clock_i/s_M2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_M2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.316ns (31.316%)  route 2.886ns (68.684%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.626     5.178    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Clock_i/s_M2_reg[3]/Q
                         net (fo=3, routed)           1.017     6.651    Clock_i/s_M2_reg[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.152     6.803 r  Clock_i/s_H1[3]_i_4/O
                         net (fo=3, routed)           0.598     7.401    Clock_i/s_H1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.355     7.756 f  Clock_i/s_M2[3]_i_3/O
                         net (fo=2, routed)           0.602     8.358    Clock_i/s_M2[3]_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.353     8.711 r  Clock_i/s_M2[3]_i_1/O
                         net (fo=8, routed)           0.669     9.380    Clock_i/s_M2
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.509    14.881    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Clock_i/s_M2_reg[2]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.631    14.486    Clock_i/s_M2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Clock_i/s_M2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_M2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.316ns (31.341%)  route 2.883ns (68.659%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.626     5.178    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  Clock_i/s_M2_reg[3]/Q
                         net (fo=3, routed)           1.017     6.651    Clock_i/s_M2_reg[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.152     6.803 r  Clock_i/s_H1[3]_i_4/O
                         net (fo=3, routed)           0.598     7.401    Clock_i/s_H1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.355     7.756 f  Clock_i/s_M2[3]_i_3/O
                         net (fo=2, routed)           0.602     8.358    Clock_i/s_M2[3]_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.353     8.711 r  Clock_i/s_M2[3]_i_1/O
                         net (fo=8, routed)           0.666     9.377    Clock_i/s_M2
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  Clock_i/s_M2_reg[3]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.631    14.511    Clock_i/s_M2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.298ns (30.594%)  route 2.945ns (69.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I3_O)        0.332     9.104 r  Clock_i/s_H2[3]_i_2/O
                         net (fo=4, routed)           0.323     9.426    Clock_i/s_H2
    SLICE_X5Y31          FDRE                                         r  Clock_i/s_H2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  Clock_i/s_H2_reg[0]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.900    Clock_i/s_H2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Clock_i/s_S2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.298ns (30.594%)  route 2.945ns (69.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.632     5.184    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  Clock_i/s_S2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Clock_i/s_S2_reg[0]/Q
                         net (fo=7, routed)           1.329     6.969    Clock_i/s_cnt0[0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.150     7.119 r  Clock_i/s_M1[3]_i_4/O
                         net (fo=3, routed)           0.854     7.973    Clock_i/s_M1[3]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.360     8.333 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=2, routed)           0.439     8.772    Clock_i/s_H1[3]_i_3_n_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I3_O)        0.332     9.104 r  Clock_i/s_H2[3]_i_2/O
                         net (fo=4, routed)           0.323     9.426    Clock_i/s_H2
    SLICE_X5Y31          FDRE                                         r  Clock_i/s_H2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510    14.882    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  Clock_i/s_H2_reg[1]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.900    Clock_i/s_H2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.252%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.505    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_6_i/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.113     1.759    driver_seg_6_i/bin_cnt0/ce_o
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  driver_seg_6_i/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    driver_seg_6_i/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.640    driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.187ns (48.472%)  route 0.199ns (51.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.505    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_6_i/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.199     1.845    driver_seg_6_i/bin_cnt0/ce_o
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.046     1.891 r  driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.650    driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.591     1.504    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/Q
                         net (fo=3, routed)           0.169     1.814    driver_seg_6_i/clk_en0/s_cnt_local_reg[17]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  driver_seg_6_i/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.859    driver_seg_6_i/clk_en0/ce_o_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091     1.610    driver_seg_6_i/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.339%)  route 0.199ns (51.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.505    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_6_i/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.199     1.845    driver_seg_6_i/bin_cnt0/ce_o
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045     1.890 r  driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.639    driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Clock_i/s_H1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.383%)  route 0.181ns (49.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.501    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Clock_i/s_H1_reg[0]/Q
                         net (fo=7, routed)           0.181     1.824    Clock_i/s_cnt5[0]
    SLICE_X7Y31          LUT4 (Prop_lut4_I1_O)        0.043     1.867 r  Clock_i/s_H1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    Clock_i/plusOp__2[3]
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     2.015    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Clock_i/s_H1_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.107     1.608    Clock_i/s_H1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.505    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.117     1.763    driver_seg_6_i/clk_en0/s_cnt_local_reg[23]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    driver_seg_6_i/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    driver_seg_6_i/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_i/s_S1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.057%)  route 0.144ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.501    Clock_i/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  Clock_i/s_S1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.148     1.649 r  Clock_i/s_S1_reg[1]/Q
                         net (fo=5, routed)           0.144     1.794    Clock_i/s_S1_reg[1]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.098     1.892 r  Clock_i/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    driver_seg_6_i/D[1]
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.630    driver_seg_6_i/s_hex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.506    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.765    driver_seg_6_i/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    driver_seg_6_i/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.020    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    driver_seg_6_i/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.589     1.502    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.117     1.761    driver_seg_6_i/clk_en0/s_cnt_local_reg[11]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    driver_seg_6_i/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X1Y30          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     2.016    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    driver_seg_6_i/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.118     1.762    driver_seg_6_i/clk_en0/s_cnt_local_reg[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    driver_seg_6_i/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X1Y31          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    driver_seg_6_i/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Clock_i/s_H1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Clock_i/s_H1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Clock_i/s_H1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Clock_i/s_H1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     Clock_i/s_H2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     Clock_i/s_H2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     Clock_i/s_H2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     Clock_i/s_H2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     Clock_i/s_M1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     Clock_i/s_H2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     Clock_i/s_H2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31     Clock_i/s_H1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     Clock_i/s_H2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     Clock_i/s_H2_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.178ns (52.280%)  route 3.813ns (47.720%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.082     6.781    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.124     6.905 r  driver_seg_6_i/hex2seg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.731     9.636    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    13.172 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.172    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.378ns (55.618%)  route 3.493ns (44.382%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.082     6.781    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.150     6.931 r  driver_seg_6_i/hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.411     9.342    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.710    13.052 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    13.052    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.181ns (54.831%)  route 3.445ns (45.169%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.730     6.429    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.124     6.553 r  driver_seg_6_i/hex2seg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.715     9.267    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.807 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.807    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 4.178ns (55.871%)  route 3.300ns (44.129%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.823     6.522    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  driver_seg_6_i/hex2seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.476     9.122    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.658 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.658    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 4.178ns (55.933%)  route 3.292ns (44.067%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.815     6.514    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.638 r  driver_seg_6_i/hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.477     9.115    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    12.651 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.651    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 4.386ns (61.251%)  route 2.775ns (38.749%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 f  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.823     6.522    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.146     6.668 r  driver_seg_6_i/hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.952     8.619    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.722    12.341 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.341    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 4.432ns (61.907%)  route 2.727ns (38.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.629     5.181    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  driver_seg_6_i/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.815     6.514    driver_seg_6_i/hex2seg/Q[3]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.152     6.666 r  driver_seg_6_i/hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.912     8.578    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.762    12.341 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.341    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.501ns (70.982%)  route 0.614ns (29.018%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.176     1.821    driver_seg_6_i/hex2seg/Q[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.048     1.869 r  driver_seg_6_i/hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.437     2.306    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.312     3.618 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.474ns (69.430%)  route 0.649ns (30.570%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  driver_seg_6_i/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.172     1.817    driver_seg_6_i/hex2seg/Q[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.048     1.865 r  driver_seg_6_i/hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.477     2.341    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.285     3.626 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.626    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.462ns (66.112%)  route 0.749ns (33.888%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  driver_seg_6_i/s_hex_reg[0]/Q
                         net (fo=7, routed)           0.110     1.755    driver_seg_6_i/hex2seg/Q[0]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.048     1.803 r  driver_seg_6_i/hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.639     2.442    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.273     3.714 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.714    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.422ns (63.238%)  route 0.827ns (36.762%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.172     1.817    driver_seg_6_i/hex2seg/Q[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  driver_seg_6_i/hex2seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.654     2.516    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.753 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.753    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.423ns (62.271%)  route 0.862ns (37.729%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.176     1.821    driver_seg_6_i/hex2seg/Q[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  driver_seg_6_i/hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.686     2.552    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.789 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.789    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.426ns (62.189%)  route 0.867ns (37.811%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.077     1.722    driver_seg_6_i/hex2seg/Q[1]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.767 r  driver_seg_6_i/hex2seg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.790     2.557    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.797 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_6_i/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.422ns (61.374%)  route 0.895ns (38.626%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.590     1.503    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_6_i/s_hex_reg[0]/Q
                         net (fo=7, routed)           0.110     1.755    driver_seg_6_i/hex2seg/Q[0]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  driver_seg_6_i/hex2seg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.785     2.585    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.236     3.821 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.821    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.594ns (40.271%)  route 2.365ns (59.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.979     3.959    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510     4.882    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.594ns (40.271%)  route 2.365ns (59.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.979     3.959    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510     4.882    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.594ns (40.271%)  route 2.365ns (59.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.979     3.959    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510     4.882    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.594ns (40.271%)  route 2.365ns (59.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.979     3.959    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.510     4.882    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.594ns (41.757%)  route 2.224ns (58.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.838     3.818    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.511     4.883    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.594ns (41.757%)  route 2.224ns (58.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.838     3.818    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.511     4.883    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.594ns (41.757%)  route 2.224ns (58.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.838     3.818    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.511     4.883    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.594ns (41.757%)  route 2.224ns (58.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.838     3.818    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.511     4.883    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[7]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.682ns  (logic 1.594ns (43.298%)  route 2.088ns (56.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.702     3.682    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.515     4.887    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[20]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.682ns  (logic 1.594ns (43.298%)  route 2.088ns (56.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           1.386     2.856    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.702     3.682    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.515     4.887    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.283ns (35.940%)  route 0.505ns (64.060%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.505     0.743    Clock_i/BTNC_IBUF
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.788 r  Clock_i/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     0.788    driver_seg_6_i/D[2]
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.283ns (35.256%)  route 0.520ns (64.744%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.520     0.759    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.804 r  driver_seg_6_i/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     0.804    driver_seg_6_i/clk_en0/ce_o_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.283ns (33.359%)  route 0.566ns (66.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.566     0.804    Clock_i/BTNC_IBUF
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.849 r  Clock_i/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     0.849    driver_seg_6_i/D[1]
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.283ns (33.320%)  route 0.567ns (66.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.567     0.805    Clock_i/BTNC_IBUF
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.850 r  Clock_i/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    driver_seg_6_i/D[0]
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.283ns (33.203%)  route 0.570ns (66.797%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.570     0.808    Clock_i/BTNC_IBUF
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.853 r  Clock_i/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     0.853    driver_seg_6_i/D[3]
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     2.017    driver_seg_6_i/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_6_i/s_hex_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.283ns (30.738%)  route 0.638ns (69.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.638     0.877    driver_seg_6_i/bin_cnt0/BTNC_IBUF
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045     0.922 r  driver_seg_6_i/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.922    driver_seg_6_i/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.282ns (30.497%)  route 0.643ns (69.503%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.643     0.882    driver_seg_6_i/bin_cnt0/BTNC_IBUF
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.044     0.926 r  driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.283ns (30.572%)  route 0.643ns (69.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.643     0.882    driver_seg_6_i/bin_cnt0/BTNC_IBUF
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.927 r  driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     2.019    driver_seg_6_i/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.283ns (29.485%)  route 0.678ns (70.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.524     0.762    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.154     0.961    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.860     2.018    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.283ns (29.485%)  route 0.678ns (70.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=9, routed)           0.524     0.762    driver_seg_6_i/clk_en0/BTNC_IBUF
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.154     0.961    driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.860     2.018    driver_seg_6_i/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[17]/C





