<stg><name>subconv_1x1_16_p</name>


<trans_list>

<trans id="1496" from="1" to="2">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="2" to="5">
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="2" to="3">
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="3" to="4">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="4" to="2">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="5" to="6">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="6" to="7">
<condition id="414">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="6" to="17">
<condition id="433">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="7" to="8">
<condition id="416">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="7" to="6">
<condition id="431">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="8" to="9">
<condition id="418">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="8" to="7">
<condition id="429">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="9" to="10">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="10" to="11">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="11" to="12">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="12" to="13">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="13" to="14">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="14" to="15">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="15" to="16">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="16" to="8">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="17" to="21">
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="17" to="18">
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="18" to="19">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="19" to="20">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="20" to="17">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader66:0  %indvar_flatten7 = phi i13 [ 0, %.preheader68.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader66:1  %co = phi i5 [ 0, %.preheader68.preheader ], [ %co_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader66:2  %indvar_flatten = phi i10 [ 0, %.preheader68.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader66:3  %h = phi i5 [ 1, %.preheader68.preheader ], [ %h_cast_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader66:4  %w = phi i5 [ 1, %.preheader68.preheader ], [ %w_23, %0 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader66:5  %exitcond_flatten = icmp eq i13 %indvar_flatten7, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader66:6  %indvar_flatten_next1 = add i13 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:7  br i1 %exitcond_flatten, label %.preheader65.preheader, label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:2  %exitcond_flatten11 = icmp eq i10 %indvar_flatten, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten11"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten11, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader68:0  %co_21 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_21"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader68:3  %h_mid = select i1 %exitcond_flatten11, i5 1, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader68:4  %co_cast_mid2_v = select i1 %exitcond_flatten11, i5 %co_21, i5 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.preheader68:5  %co_cast_mid2 = zext i5 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader68:6  %not_exitcond_flatten = xor i1 %exitcond_flatten11, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader68:7  %exitcond = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader68:8  %exitcond42_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond42_mid"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader68:9  %h_19 = add i5 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_19"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader68:10  %tmp_407 = or i1 %exitcond42_mid, %exitcond_flatten11

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader68:11  %w_mid2 = select i1 %tmp_407, i5 1, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader68:12  %h_cast_mid2 = select i1 %exitcond42_mid, i5 %h_19, i5 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:47  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
.preheader68:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader68:49  switch i5 %co_cast_mid2_v, label %branch47 [
    i5 0, label %branch24
    i5 1, label %branch25
    i5 2, label %branch26
    i5 3, label %branch27
    i5 4, label %branch28
    i5 5, label %branch29
    i5 6, label %branch30
    i5 7, label %branch31
    i5 8, label %branch32
    i5 9, label %branch33
    i5 10, label %branch34
    i5 11, label %branch35
    i5 12, label %branch36
    i5 13, label %branch37
    i5 14, label %branch38
    i5 15, label %branch39
    i5 -16, label %branch40
    i5 -15, label %branch41
    i5 -14, label %branch42
    i5 -13, label %branch43
    i5 -12, label %branch44
    i5 -11, label %branch45
    i5 -10, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:1  %empty_305 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader68:13  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h_cast_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="9">
<![CDATA[
.preheader68:14  %p_shl_cast = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader68:15  %tmp_1333 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="6">
<![CDATA[
.preheader68:16  %p_shl1_cast = zext i6 %tmp_1333 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:17  %tmp_408 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="5">
<![CDATA[
.preheader68:18  %w_cast_cast = zext i5 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:19  %tmp_409 = add i10 %w_cast_cast, %tmp_408

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
.preheader68:20  %tmp_1327_cast = zext i10 %tmp_409 to i32

]]></Node>
<StgValue><ssdm name="tmp_1327_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:21  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:22  %buffer1_1_24_16x16_p_72 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_72"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:23  %buffer1_1_24_16x16_p_73 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_73"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:24  %buffer1_1_24_16x16_p_74 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_74"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:25  %buffer1_1_24_16x16_p_75 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_75"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:26  %buffer1_1_24_16x16_p_76 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_76"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:27  %buffer1_1_24_16x16_p_77 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_77"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:28  %buffer1_1_24_16x16_p_78 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_78"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:29  %buffer1_1_24_16x16_p_79 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_79"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:30  %buffer1_1_24_16x16_p_80 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_80"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:31  %buffer1_1_24_16x16_p_81 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_81"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:32  %buffer1_1_24_16x16_p_82 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_82"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:33  %buffer1_1_24_16x16_p_83 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_83"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:34  %buffer1_1_24_16x16_p_84 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_84"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:35  %buffer1_1_24_16x16_p_85 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_85"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:36  %buffer1_1_24_16x16_p_86 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_86"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:37  %buffer1_1_24_16x16_p_87 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_87"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:38  %buffer1_1_24_16x16_p_88 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_88"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:39  %buffer1_1_24_16x16_p_89 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_89"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:40  %buffer1_1_24_16x16_p_90 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_90"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:41  %buffer1_1_24_16x16_p_91 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_91"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:42  %buffer1_1_24_16x16_p_92 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_92"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:43  %buffer1_1_24_16x16_p_93 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_93"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader68:44  %buffer1_1_24_16x16_p_94 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_1327_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_94"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader68:45  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader68:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
.preheader68:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %w_23 = add i5 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_23"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader65:0  %h1 = phi i5 [ %h_2, %2 ], [ 1, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="5">
<![CDATA[
.preheader65:1  %h1_cast_cast = zext i5 %h1 to i10

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader65:2  %tmp_410 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="9">
<![CDATA[
.preheader65:3  %p_shl2_cast = zext i9 %tmp_410 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader65:4  %tmp_411 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="6">
<![CDATA[
.preheader65:5  %p_shl3_cast = zext i6 %tmp_411 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader65:6  %tmp_412 = add i10 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader65:7  %exitcond18 = icmp eq i5 %h1, -15

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:8  %empty_306 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:9  br i1 %exitcond18, label %.preheader.preheader, label %.preheader64.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader64:0  %w2 = phi i5 [ %w_24, %1 ], [ 1, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="5">
<![CDATA[
.preheader64:1  %w2_cast_cast8 = zext i5 %w2 to i14

]]></Node>
<StgValue><ssdm name="w2_cast_cast8"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="5">
<![CDATA[
.preheader64:2  %w2_cast_cast = zext i5 %w2 to i10

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader64:3  %tmp_413 = add i10 %tmp_412, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="10">
<![CDATA[
.preheader64:4  %tmp_1331_cast = zext i10 %tmp_413 to i32

]]></Node>
<StgValue><ssdm name="tmp_1331_cast"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:5  %buffer1_1_24_16x16_p_95 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_95"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:6  %buffer1_1_24_16x16_p_96 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_96"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:7  %buffer1_1_24_16x16_p_97 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_97"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:8  %buffer1_1_24_16x16_p_98 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_98"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:9  %buffer1_1_24_16x16_p_99 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_99"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:10  %buffer1_1_24_16x16_p_100 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_100"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:11  %buffer1_1_24_16x16_p_101 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_101"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:12  %buffer1_1_24_16x16_p_102 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_102"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:13  %buffer1_1_24_16x16_p_103 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_103"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:14  %buffer1_1_24_16x16_p_104 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_104"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:15  %buffer1_1_24_16x16_p_105 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_105"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:16  %buffer1_1_24_16x16_p_106 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_106"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:17  %buffer1_1_24_16x16_p_107 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_107"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:18  %buffer1_1_24_16x16_p_108 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_108"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:19  %buffer1_1_24_16x16_p_109 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_109"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:20  %buffer1_1_24_16x16_p_110 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_110"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:21  %buffer1_1_24_16x16_p_111 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_111"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:22  %buffer1_1_24_16x16_p_112 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_112"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:23  %buffer1_1_24_16x16_p_113 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_113"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:24  %buffer1_1_24_16x16_p_114 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_114"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:25  %buffer1_1_24_16x16_p_115 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_115"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:26  %buffer1_1_24_16x16_p_116 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_116"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:27  %buffer1_1_24_16x16_p_117 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_117"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:28  %buffer1_1_24_16x16_p_118 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_118"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader64:29  %exitcond19 = icmp eq i5 %w2, -15

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:30  %empty_307 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:31  br i1 %exitcond19, label %2, label %.preheader63.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_2 = add i5 %h1, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader63:0  %ci = phi i5 [ %ci_7, %.preheader62.preheader_ifconv ], [ 0, %.preheader63.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
.preheader63:1  %ci_cast = zext i5 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader63:2  %tmp_417 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="9">
<![CDATA[
.preheader63:3  %p_shl6_cast = zext i9 %tmp_417 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader63:4  %tmp_418 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="6">
<![CDATA[
.preheader63:5  %p_shl7_cast = zext i6 %tmp_418 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:6  %tmp_419 = add i10 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:7  %tmp_420 = add i10 %h1_cast_cast, %tmp_419

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader63:8  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_420, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader63:9  %tmp_1345 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_420, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="11">
<![CDATA[
.preheader63:10  %p_shl5_cast = zext i11 %tmp_1345 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader63:11  %tmp_421 = add i14 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader63:12  %tmp_422 = add i14 %w2_cast_cast8, %tmp_421

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="14">
<![CDATA[
.preheader63:13  %tmp_1344_cast = zext i14 %tmp_422 to i32

]]></Node>
<StgValue><ssdm name="tmp_1344_cast"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:14  %input_V_addr = getelementptr [7776 x i8]* %input_V, i32 0, i32 %tmp_1344_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:15  %weight_0_V_addr = getelementptr [24 x i8]* %weight_0_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:16  %weight_1_V_addr = getelementptr [24 x i8]* %weight_1_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:17  %weight_2_V_addr = getelementptr [24 x i8]* %weight_2_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:18  %weight_3_V_addr = getelementptr [24 x i8]* %weight_3_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:19  %weight_4_V_addr = getelementptr [24 x i8]* %weight_4_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:20  %weight_5_V_addr = getelementptr [24 x i8]* %weight_5_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:21  %weight_6_V_addr = getelementptr [24 x i8]* %weight_6_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:22  %weight_7_V_addr = getelementptr [24 x i8]* %weight_7_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:23  %weight_8_V_addr = getelementptr [24 x i8]* %weight_8_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:24  %weight_9_V_addr = getelementptr [24 x i8]* %weight_9_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:25  %weight_10_V_addr = getelementptr [24 x i8]* %weight_10_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:26  %weight_11_V_addr = getelementptr [24 x i8]* %weight_11_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:27  %weight_12_V_addr = getelementptr [24 x i8]* %weight_12_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:28  %weight_13_V_addr = getelementptr [24 x i8]* %weight_13_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:29  %weight_14_V_addr = getelementptr [24 x i8]* %weight_14_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:30  %weight_15_V_addr = getelementptr [24 x i8]* %weight_15_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:31  %weight_16_V_addr = getelementptr [24 x i8]* %weight_16_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:32  %weight_17_V_addr = getelementptr [24 x i8]* %weight_17_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:33  %weight_18_V_addr = getelementptr [24 x i8]* %weight_18_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:34  %weight_19_V_addr = getelementptr [24 x i8]* %weight_19_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:35  %weight_20_V_addr = getelementptr [24 x i8]* %weight_20_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:36  %weight_21_V_addr = getelementptr [24 x i8]* %weight_21_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:37  %weight_22_V_addr = getelementptr [24 x i8]* %weight_22_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:38  %weight_23_V_addr = getelementptr [24 x i8]* %weight_23_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:39  %exitcond20 = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:40  %empty_308 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:41  %ci_7 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_7"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:42  br i1 %exitcond20, label %1, label %.preheader62.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_24 = add i5 %w2, 1

]]></Node>
<StgValue><ssdm name="w_24"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13">
<![CDATA[
.preheader62.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:87  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:172  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:257  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:342  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:427  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:512  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:597  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:682  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:767  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:852  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:937  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="253" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13">
<![CDATA[
.preheader62.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:87  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:172  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:257  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:342  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:427  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:512  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:597  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:682  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:767  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:852  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:937  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="290" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="302" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:6  %buffer1_1_24_16x16_p_119 = load i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_119"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:46  %buffer1_1_24_16x16_p_120 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_120"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:91  %buffer1_1_24_16x16_p_121 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_121"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:131  %buffer1_1_24_16x16_p_122 = load i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_122"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:176  %buffer1_1_24_16x16_p_123 = load i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_123"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:216  %buffer1_1_24_16x16_p_124 = load i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_124"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:261  %buffer1_1_24_16x16_p_125 = load i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_125"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:301  %buffer1_1_24_16x16_p_126 = load i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_126"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:346  %buffer1_1_24_16x16_p_127 = load i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_127"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:386  %buffer1_1_24_16x16_p_128 = load i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_128"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:431  %buffer1_1_24_16x16_p_129 = load i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_129"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:471  %buffer1_1_24_16x16_p_130 = load i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_130"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:516  %buffer1_1_24_16x16_p_131 = load i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_131"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:556  %buffer1_1_24_16x16_p_132 = load i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_132"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:601  %buffer1_1_24_16x16_p_133 = load i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_133"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:641  %buffer1_1_24_16x16_p_134 = load i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_134"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:686  %buffer1_1_24_16x16_p_135 = load i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_135"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:726  %buffer1_1_24_16x16_p_136 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_136"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:771  %buffer1_1_24_16x16_p_137 = load i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_137"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:811  %buffer1_1_24_16x16_p_138 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_138"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:856  %buffer1_1_24_16x16_p_139 = load i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_139"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:896  %buffer1_1_24_16x16_p_140 = load i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_140"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:941  %buffer1_1_24_16x16_p_141 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_141"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:981  %buffer1_1_24_16x16_p_142 = load i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_142"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="338" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:6  %buffer1_1_24_16x16_p_119 = load i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_119"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:13  %tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:46  %buffer1_1_24_16x16_p_120 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_120"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:53  %tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:89  %rr_0_V_92 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_92"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:90  %rr_1_V_92 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_92"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:91  %buffer1_1_24_16x16_p_121 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_121"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:98  %tmp_1357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_92, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:131  %buffer1_1_24_16x16_p_122 = load i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_122"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:138  %tmp_1362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_92, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:174  %rr_0_V_93 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_93"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:175  %rr_1_V_93 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_93"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:176  %buffer1_1_24_16x16_p_123 = load i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_123"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:183  %tmp_1367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_93, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:216  %buffer1_1_24_16x16_p_124 = load i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_124"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:223  %tmp_1372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_93, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:259  %rr_0_V_94 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_94"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:260  %rr_1_V_94 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_94"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:261  %buffer1_1_24_16x16_p_125 = load i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_125"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:268  %tmp_1377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_94, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:301  %buffer1_1_24_16x16_p_126 = load i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_126"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:308  %tmp_1382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_94, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:344  %rr_0_V_95 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_95"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:345  %rr_1_V_95 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_95"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:346  %buffer1_1_24_16x16_p_127 = load i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_127"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:353  %tmp_1387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:386  %buffer1_1_24_16x16_p_128 = load i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_128"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:393  %tmp_1392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:429  %rr_0_V_96 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_96"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:430  %rr_1_V_96 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_96"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:431  %buffer1_1_24_16x16_p_129 = load i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_129"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:438  %tmp_1397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:471  %buffer1_1_24_16x16_p_130 = load i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_130"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:478  %tmp_1402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:514  %rr_0_V_97 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_97"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:515  %rr_1_V_97 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_97"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:516  %buffer1_1_24_16x16_p_131 = load i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_131"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:523  %tmp_1407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:556  %buffer1_1_24_16x16_p_132 = load i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_132"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:563  %tmp_1412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:599  %rr_0_V_98 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_98"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:600  %rr_1_V_98 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_98"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:601  %buffer1_1_24_16x16_p_133 = load i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_133"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:608  %tmp_1417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:641  %buffer1_1_24_16x16_p_134 = load i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_134"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:648  %tmp_1422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:684  %rr_0_V_99 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_99"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:685  %rr_1_V_99 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_99"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:686  %buffer1_1_24_16x16_p_135 = load i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_135"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:693  %tmp_1427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:726  %buffer1_1_24_16x16_p_136 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_136"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:733  %tmp_1432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:769  %rr_0_V_100 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_100"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:770  %rr_1_V_100 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_100"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:771  %buffer1_1_24_16x16_p_137 = load i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_137"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:778  %tmp_1437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:811  %buffer1_1_24_16x16_p_138 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_138"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:818  %tmp_1442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:854  %rr_0_V_101 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_101"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:855  %rr_1_V_101 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_101"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:856  %buffer1_1_24_16x16_p_139 = load i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_139"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:863  %tmp_1447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:896  %buffer1_1_24_16x16_p_140 = load i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_140"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:903  %tmp_1452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:939  %rr_0_V_102 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_102"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:940  %rr_1_V_102 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_102"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:941  %buffer1_1_24_16x16_p_141 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_141"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:948  %tmp_1457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:981  %buffer1_1_24_16x16_p_142 = load i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_142"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:988  %tmp_1462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1462"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_119, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:8  %tmp_236_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:9  %tmp_154 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_154, %tmp_236_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:11  %tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:12  %p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:14  %tmp_155 = zext i1 %tmp_1347 to i8

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:15  %tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:16  %p_Val2_23 = add i8 %tmp_155, %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:17  %tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:18  %tmp_156 = xor i1 %tmp_1349, true

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:19  %carry_s = and i1 %tmp_1348, %tmp_156

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:23  %p_Result_20 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:47  %tmp_159 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_120, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:48  %tmp_245_cast = sext i14 %tmp_159 to i17

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:49  %tmp_160 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:50  %p_Val2_24 = add i17 %tmp_160, %tmp_245_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:51  %tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_24, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:52  %p_Val2_25 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_24, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:54  %tmp_161 = zext i1 %tmp_1352 to i8

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:55  %tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_24, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:56  %p_Val2_26 = add i8 %tmp_161, %p_Val2_25

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:57  %tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_26, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:58  %tmp_162 = xor i1 %tmp_1354, true

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:59  %carry_7 = and i1 %tmp_1353, %tmp_162

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:61  %p_Result_21 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_24, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:62  %Range2_all_ones_8 = icmp eq i2 %p_Result_21, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:63  %p_Result_22 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_24, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:64  %Range1_all_ones_8 = icmp eq i3 %p_Result_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:65  %Range1_all_zeros_8 = icmp eq i3 %p_Result_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:92  %tmp_327_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_121, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_1"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:93  %tmp_327_1_cast = sext i14 %tmp_327_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_1_cast"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:94  %tmp_328_1 = sext i16 %rr_0_V_92 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_1"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:95  %p_Val2_105_1 = add i17 %tmp_328_1, %tmp_327_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_1"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:96  %tmp_1356 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:97  %p_Val2_106_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_1"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:99  %tmp_331_1 = zext i1 %tmp_1357 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_1"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:100  %tmp_1358 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:101  %p_Val2_107_1 = add i8 %tmp_331_1, %p_Val2_106_1

]]></Node>
<StgValue><ssdm name="p_Val2_107_1"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:102  %tmp_1359 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:103  %tmp_335_1 = xor i1 %tmp_1359, true

]]></Node>
<StgValue><ssdm name="tmp_335_1"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:104  %carry_26_1 = and i1 %tmp_1358, %tmp_335_1

]]></Node>
<StgValue><ssdm name="carry_26_1"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:106  %p_Result_197_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_1"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_197_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:108  %p_Result_198_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_1"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_198_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_198_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:132  %tmp_342_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_122, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_1"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:133  %tmp_342_1_cast = sext i14 %tmp_342_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_1_cast"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:134  %tmp_343_1 = sext i16 %rr_1_V_92 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_1"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:135  %p_Val2_110_1 = add i17 %tmp_343_1, %tmp_342_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_1"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:136  %tmp_1361 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:137  %p_Val2_111_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_1"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:139  %tmp_346_1 = zext i1 %tmp_1362 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_1"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:140  %tmp_1363 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:141  %p_Val2_112_1 = add i8 %tmp_346_1, %p_Val2_111_1

]]></Node>
<StgValue><ssdm name="p_Val2_112_1"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:142  %tmp_1364 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:143  %tmp_350_1 = xor i1 %tmp_1364, true

]]></Node>
<StgValue><ssdm name="tmp_350_1"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:144  %carry_28_1 = and i1 %tmp_1363, %tmp_350_1

]]></Node>
<StgValue><ssdm name="carry_28_1"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:146  %p_Result_199_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_1"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:147  %Range2_all_ones_8_1 = icmp eq i2 %p_Result_199_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_1"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:148  %p_Result_200_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_1"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:149  %Range1_all_ones_8_1 = icmp eq i3 %p_Result_200_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_1"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:150  %Range1_all_zeros_8_1 = icmp eq i3 %p_Result_200_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_1"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:177  %tmp_327_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_123, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_2"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:178  %tmp_327_2_cast = sext i14 %tmp_327_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_2_cast"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:179  %tmp_328_2 = sext i16 %rr_0_V_93 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_2"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:180  %p_Val2_105_2 = add i17 %tmp_328_2, %tmp_327_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_2"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:181  %tmp_1366 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:182  %p_Val2_106_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_2"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:184  %tmp_331_2 = zext i1 %tmp_1367 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_2"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:185  %tmp_1368 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:186  %p_Val2_107_2 = add i8 %tmp_331_2, %p_Val2_106_2

]]></Node>
<StgValue><ssdm name="p_Val2_107_2"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:187  %tmp_1369 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:188  %tmp_335_2 = xor i1 %tmp_1369, true

]]></Node>
<StgValue><ssdm name="tmp_335_2"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:189  %carry_26_2 = and i1 %tmp_1368, %tmp_335_2

]]></Node>
<StgValue><ssdm name="carry_26_2"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:191  %p_Result_197_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_2"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_197_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:193  %p_Result_198_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_2"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_198_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_198_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:217  %tmp_342_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_124, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_2"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:218  %tmp_342_2_cast = sext i14 %tmp_342_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_2_cast"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:219  %tmp_343_2 = sext i16 %rr_1_V_93 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_2"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:220  %p_Val2_110_2 = add i17 %tmp_343_2, %tmp_342_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_2"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:221  %tmp_1371 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:222  %p_Val2_111_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_2"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:224  %tmp_346_2 = zext i1 %tmp_1372 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_2"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:225  %tmp_1373 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:226  %p_Val2_112_2 = add i8 %tmp_346_2, %p_Val2_111_2

]]></Node>
<StgValue><ssdm name="p_Val2_112_2"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:227  %tmp_1374 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:228  %tmp_350_2 = xor i1 %tmp_1374, true

]]></Node>
<StgValue><ssdm name="tmp_350_2"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:229  %carry_28_2 = and i1 %tmp_1373, %tmp_350_2

]]></Node>
<StgValue><ssdm name="carry_28_2"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:231  %p_Result_199_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_2"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:232  %Range2_all_ones_8_2 = icmp eq i2 %p_Result_199_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_2"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:233  %p_Result_200_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_2"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:234  %Range1_all_ones_8_2 = icmp eq i3 %p_Result_200_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_2"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:235  %Range1_all_zeros_8_2 = icmp eq i3 %p_Result_200_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_2"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:262  %tmp_327_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_125, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_3"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:263  %tmp_327_3_cast = sext i14 %tmp_327_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_3_cast"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:264  %tmp_328_3 = sext i16 %rr_0_V_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_3"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:265  %p_Val2_105_3 = add i17 %tmp_328_3, %tmp_327_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_3"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:266  %tmp_1376 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:267  %p_Val2_106_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_3"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:269  %tmp_331_3 = zext i1 %tmp_1377 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_3"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:270  %tmp_1378 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:271  %p_Val2_107_3 = add i8 %tmp_331_3, %p_Val2_106_3

]]></Node>
<StgValue><ssdm name="p_Val2_107_3"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:272  %tmp_1379 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:273  %tmp_335_3 = xor i1 %tmp_1379, true

]]></Node>
<StgValue><ssdm name="tmp_335_3"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:274  %carry_26_3 = and i1 %tmp_1378, %tmp_335_3

]]></Node>
<StgValue><ssdm name="carry_26_3"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:276  %p_Result_197_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_3"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_197_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:278  %p_Result_198_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_3"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_198_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_198_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:302  %tmp_342_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_126, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_3"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:303  %tmp_342_3_cast = sext i14 %tmp_342_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_3_cast"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:304  %tmp_343_3 = sext i16 %rr_1_V_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_3"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:305  %p_Val2_110_3 = add i17 %tmp_343_3, %tmp_342_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_3"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:306  %tmp_1381 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:307  %p_Val2_111_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_3"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:309  %tmp_346_3 = zext i1 %tmp_1382 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_3"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:310  %tmp_1383 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:311  %p_Val2_112_3 = add i8 %tmp_346_3, %p_Val2_111_3

]]></Node>
<StgValue><ssdm name="p_Val2_112_3"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:312  %tmp_1384 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:313  %tmp_350_3 = xor i1 %tmp_1384, true

]]></Node>
<StgValue><ssdm name="tmp_350_3"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:314  %carry_28_3 = and i1 %tmp_1383, %tmp_350_3

]]></Node>
<StgValue><ssdm name="carry_28_3"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:316  %p_Result_199_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_3"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:317  %Range2_all_ones_8_3 = icmp eq i2 %p_Result_199_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_3"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:318  %p_Result_200_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_3"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:319  %Range1_all_ones_8_3 = icmp eq i3 %p_Result_200_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_3"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:320  %Range1_all_zeros_8_3 = icmp eq i3 %p_Result_200_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_3"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:347  %tmp_327_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_127, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_4"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:348  %tmp_327_4_cast = sext i14 %tmp_327_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_4_cast"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:349  %tmp_328_4 = sext i16 %rr_0_V_95 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_4"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:350  %p_Val2_105_4 = add i17 %tmp_328_4, %tmp_327_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_4"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:351  %tmp_1386 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:352  %p_Val2_106_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_4"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:354  %tmp_331_4 = zext i1 %tmp_1387 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_4"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:355  %tmp_1388 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:356  %p_Val2_107_4 = add i8 %tmp_331_4, %p_Val2_106_4

]]></Node>
<StgValue><ssdm name="p_Val2_107_4"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:357  %tmp_1389 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:358  %tmp_335_4 = xor i1 %tmp_1389, true

]]></Node>
<StgValue><ssdm name="tmp_335_4"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:359  %carry_26_4 = and i1 %tmp_1388, %tmp_335_4

]]></Node>
<StgValue><ssdm name="carry_26_4"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:361  %p_Result_197_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_4"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_197_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:363  %p_Result_198_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_4"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_198_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_198_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:387  %tmp_342_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_128, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_4"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:388  %tmp_342_4_cast = sext i14 %tmp_342_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_4_cast"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:389  %tmp_343_4 = sext i16 %rr_1_V_95 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_4"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:390  %p_Val2_110_4 = add i17 %tmp_343_4, %tmp_342_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_4"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:391  %tmp_1391 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:392  %p_Val2_111_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_4"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:394  %tmp_346_4 = zext i1 %tmp_1392 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_4"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:395  %tmp_1393 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:396  %p_Val2_112_4 = add i8 %tmp_346_4, %p_Val2_111_4

]]></Node>
<StgValue><ssdm name="p_Val2_112_4"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:397  %tmp_1394 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:398  %tmp_350_4 = xor i1 %tmp_1394, true

]]></Node>
<StgValue><ssdm name="tmp_350_4"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:399  %carry_28_4 = and i1 %tmp_1393, %tmp_350_4

]]></Node>
<StgValue><ssdm name="carry_28_4"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:401  %p_Result_199_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_4"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:402  %Range2_all_ones_8_4 = icmp eq i2 %p_Result_199_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_4"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:403  %p_Result_200_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_4"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:404  %Range1_all_ones_8_4 = icmp eq i3 %p_Result_200_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_4"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:405  %Range1_all_zeros_8_4 = icmp eq i3 %p_Result_200_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_4"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:432  %tmp_327_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_129, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_5"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:433  %tmp_327_5_cast = sext i14 %tmp_327_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_5_cast"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:434  %tmp_328_5 = sext i16 %rr_0_V_96 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_5"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:435  %p_Val2_105_5 = add i17 %tmp_328_5, %tmp_327_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_5"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:436  %tmp_1396 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:437  %p_Val2_106_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_5"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:439  %tmp_331_5 = zext i1 %tmp_1397 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_5"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:440  %tmp_1398 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:441  %p_Val2_107_5 = add i8 %tmp_331_5, %p_Val2_106_5

]]></Node>
<StgValue><ssdm name="p_Val2_107_5"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:442  %tmp_1399 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:443  %tmp_335_5 = xor i1 %tmp_1399, true

]]></Node>
<StgValue><ssdm name="tmp_335_5"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:444  %carry_26_5 = and i1 %tmp_1398, %tmp_335_5

]]></Node>
<StgValue><ssdm name="carry_26_5"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:446  %p_Result_197_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_5"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_197_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:448  %p_Result_198_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_5"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_198_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_198_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:472  %tmp_342_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_130, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_5"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:473  %tmp_342_5_cast = sext i14 %tmp_342_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_5_cast"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:474  %tmp_343_5 = sext i16 %rr_1_V_96 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_5"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:475  %p_Val2_110_5 = add i17 %tmp_343_5, %tmp_342_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_5"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:476  %tmp_1401 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:477  %p_Val2_111_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_5"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:479  %tmp_346_5 = zext i1 %tmp_1402 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_5"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:480  %tmp_1403 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:481  %p_Val2_112_5 = add i8 %tmp_346_5, %p_Val2_111_5

]]></Node>
<StgValue><ssdm name="p_Val2_112_5"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:482  %tmp_1404 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:483  %tmp_350_5 = xor i1 %tmp_1404, true

]]></Node>
<StgValue><ssdm name="tmp_350_5"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:484  %carry_28_5 = and i1 %tmp_1403, %tmp_350_5

]]></Node>
<StgValue><ssdm name="carry_28_5"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:486  %p_Result_199_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_5"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:487  %Range2_all_ones_8_5 = icmp eq i2 %p_Result_199_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_5"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:488  %p_Result_200_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_5"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:489  %Range1_all_ones_8_5 = icmp eq i3 %p_Result_200_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_5"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:490  %Range1_all_zeros_8_5 = icmp eq i3 %p_Result_200_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_5"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:517  %tmp_327_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_131, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_6"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:518  %tmp_327_6_cast = sext i14 %tmp_327_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_6_cast"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:519  %tmp_328_6 = sext i16 %rr_0_V_97 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_6"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:520  %p_Val2_105_6 = add i17 %tmp_328_6, %tmp_327_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_6"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:521  %tmp_1406 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:522  %p_Val2_106_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_6"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:524  %tmp_331_6 = zext i1 %tmp_1407 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_6"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:525  %tmp_1408 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:526  %p_Val2_107_6 = add i8 %tmp_331_6, %p_Val2_106_6

]]></Node>
<StgValue><ssdm name="p_Val2_107_6"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:527  %tmp_1409 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:528  %tmp_335_6 = xor i1 %tmp_1409, true

]]></Node>
<StgValue><ssdm name="tmp_335_6"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:529  %carry_26_6 = and i1 %tmp_1408, %tmp_335_6

]]></Node>
<StgValue><ssdm name="carry_26_6"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:531  %p_Result_197_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_6"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:532  %Range2_all_ones_6 = icmp eq i2 %p_Result_197_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:533  %p_Result_198_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_6"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:534  %Range1_all_ones_6 = icmp eq i3 %p_Result_198_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:535  %Range1_all_zeros_6 = icmp eq i3 %p_Result_198_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:557  %tmp_342_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_132, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_6"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:558  %tmp_342_6_cast = sext i14 %tmp_342_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_6_cast"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:559  %tmp_343_6 = sext i16 %rr_1_V_97 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_6"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:560  %p_Val2_110_6 = add i17 %tmp_343_6, %tmp_342_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_6"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:561  %tmp_1411 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:562  %p_Val2_111_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_6"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:564  %tmp_346_6 = zext i1 %tmp_1412 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_6"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:565  %tmp_1413 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:566  %p_Val2_112_6 = add i8 %tmp_346_6, %p_Val2_111_6

]]></Node>
<StgValue><ssdm name="p_Val2_112_6"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:567  %tmp_1414 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:568  %tmp_350_6 = xor i1 %tmp_1414, true

]]></Node>
<StgValue><ssdm name="tmp_350_6"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:569  %carry_28_6 = and i1 %tmp_1413, %tmp_350_6

]]></Node>
<StgValue><ssdm name="carry_28_6"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:571  %p_Result_199_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_6"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:572  %Range2_all_ones_8_6 = icmp eq i2 %p_Result_199_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_6"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:573  %p_Result_200_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_6"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:574  %Range1_all_ones_8_6 = icmp eq i3 %p_Result_200_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_6"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:575  %Range1_all_zeros_8_6 = icmp eq i3 %p_Result_200_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_6"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:602  %tmp_327_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_133, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_7"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:603  %tmp_327_7_cast = sext i14 %tmp_327_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_7_cast"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:604  %tmp_328_7 = sext i16 %rr_0_V_98 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_7"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:605  %p_Val2_105_7 = add i17 %tmp_328_7, %tmp_327_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_7"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:606  %tmp_1416 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:607  %p_Val2_106_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_7"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:609  %tmp_331_7 = zext i1 %tmp_1417 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_7"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:610  %tmp_1418 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:611  %p_Val2_107_7 = add i8 %tmp_331_7, %p_Val2_106_7

]]></Node>
<StgValue><ssdm name="p_Val2_107_7"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:612  %tmp_1419 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:613  %tmp_335_7 = xor i1 %tmp_1419, true

]]></Node>
<StgValue><ssdm name="tmp_335_7"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:614  %carry_26_7 = and i1 %tmp_1418, %tmp_335_7

]]></Node>
<StgValue><ssdm name="carry_26_7"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:616  %p_Result_197_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_7"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:617  %Range2_all_ones_7 = icmp eq i2 %p_Result_197_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:618  %p_Result_198_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_7"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:619  %Range1_all_ones_7 = icmp eq i3 %p_Result_198_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:620  %Range1_all_zeros_7 = icmp eq i3 %p_Result_198_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:642  %tmp_342_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_134, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_7"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:643  %tmp_342_7_cast = sext i14 %tmp_342_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_7_cast"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:644  %tmp_343_7 = sext i16 %rr_1_V_98 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_7"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:645  %p_Val2_110_7 = add i17 %tmp_343_7, %tmp_342_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_7"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:646  %tmp_1421 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:647  %p_Val2_111_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_7"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:649  %tmp_346_7 = zext i1 %tmp_1422 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_7"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:650  %tmp_1423 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:651  %p_Val2_112_7 = add i8 %tmp_346_7, %p_Val2_111_7

]]></Node>
<StgValue><ssdm name="p_Val2_112_7"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:652  %tmp_1424 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:653  %tmp_350_7 = xor i1 %tmp_1424, true

]]></Node>
<StgValue><ssdm name="tmp_350_7"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:654  %carry_28_7 = and i1 %tmp_1423, %tmp_350_7

]]></Node>
<StgValue><ssdm name="carry_28_7"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:656  %p_Result_199_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_7"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:657  %Range2_all_ones_8_7 = icmp eq i2 %p_Result_199_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_7"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:658  %p_Result_200_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_7"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:659  %Range1_all_ones_8_7 = icmp eq i3 %p_Result_200_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_7"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:660  %Range1_all_zeros_8_7 = icmp eq i3 %p_Result_200_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_7"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:687  %tmp_327_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_135, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_8"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:688  %tmp_327_8_cast = sext i14 %tmp_327_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_8_cast"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:689  %tmp_328_8 = sext i16 %rr_0_V_99 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_8"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:690  %p_Val2_105_8 = add i17 %tmp_328_8, %tmp_327_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_8"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:691  %tmp_1426 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:692  %p_Val2_106_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_8"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:694  %tmp_331_8 = zext i1 %tmp_1427 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_8"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:695  %tmp_1428 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:696  %p_Val2_107_8 = add i8 %tmp_331_8, %p_Val2_106_8

]]></Node>
<StgValue><ssdm name="p_Val2_107_8"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:697  %tmp_1429 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:698  %tmp_335_8 = xor i1 %tmp_1429, true

]]></Node>
<StgValue><ssdm name="tmp_335_8"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:699  %carry_26_8 = and i1 %tmp_1428, %tmp_335_8

]]></Node>
<StgValue><ssdm name="carry_26_8"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:701  %p_Result_197_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_8"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:702  %Range2_all_ones_s = icmp eq i2 %p_Result_197_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_s"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:703  %p_Result_198_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_8"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:704  %Range1_all_ones_s = icmp eq i3 %p_Result_198_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_s"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:705  %Range1_all_zeros_s = icmp eq i3 %p_Result_198_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_s"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:727  %tmp_342_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_136, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_8"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:728  %tmp_342_8_cast = sext i14 %tmp_342_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_8_cast"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:729  %tmp_343_8 = sext i16 %rr_1_V_99 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_8"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:730  %p_Val2_110_8 = add i17 %tmp_343_8, %tmp_342_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_8"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:731  %tmp_1431 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:732  %p_Val2_111_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_8"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:734  %tmp_346_8 = zext i1 %tmp_1432 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_8"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:735  %tmp_1433 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:736  %p_Val2_112_8 = add i8 %tmp_346_8, %p_Val2_111_8

]]></Node>
<StgValue><ssdm name="p_Val2_112_8"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:737  %tmp_1434 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:738  %tmp_350_8 = xor i1 %tmp_1434, true

]]></Node>
<StgValue><ssdm name="tmp_350_8"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:739  %carry_28_8 = and i1 %tmp_1433, %tmp_350_8

]]></Node>
<StgValue><ssdm name="carry_28_8"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:741  %p_Result_199_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_8"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:742  %Range2_all_ones_8_8 = icmp eq i2 %p_Result_199_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_8"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:743  %p_Result_200_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_8"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:744  %Range1_all_ones_8_8 = icmp eq i3 %p_Result_200_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_8"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:745  %Range1_all_zeros_8_8 = icmp eq i3 %p_Result_200_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_8"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:772  %tmp_327_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_137, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_9"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:773  %tmp_327_9_cast = sext i14 %tmp_327_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_9_cast"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:774  %tmp_328_9 = sext i16 %rr_0_V_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_9"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:775  %p_Val2_105_9 = add i17 %tmp_328_9, %tmp_327_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_9"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:776  %tmp_1436 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:777  %p_Val2_106_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_9"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:779  %tmp_331_9 = zext i1 %tmp_1437 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_9"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:780  %tmp_1438 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:781  %p_Val2_107_9 = add i8 %tmp_331_9, %p_Val2_106_9

]]></Node>
<StgValue><ssdm name="p_Val2_107_9"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:782  %tmp_1439 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:783  %tmp_335_9 = xor i1 %tmp_1439, true

]]></Node>
<StgValue><ssdm name="tmp_335_9"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:784  %carry_26_9 = and i1 %tmp_1438, %tmp_335_9

]]></Node>
<StgValue><ssdm name="carry_26_9"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:786  %p_Result_197_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_9"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:787  %Range2_all_ones_9 = icmp eq i2 %p_Result_197_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:788  %p_Result_198_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_9"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:789  %Range1_all_ones_9 = icmp eq i3 %p_Result_198_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:790  %Range1_all_zeros_9 = icmp eq i3 %p_Result_198_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:812  %tmp_342_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_138, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_9"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:813  %tmp_342_9_cast = sext i14 %tmp_342_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_9_cast"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:814  %tmp_343_9 = sext i16 %rr_1_V_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_9"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:815  %p_Val2_110_9 = add i17 %tmp_343_9, %tmp_342_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_9"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:816  %tmp_1441 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:817  %p_Val2_111_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_9"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:819  %tmp_346_9 = zext i1 %tmp_1442 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_9"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:820  %tmp_1443 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:821  %p_Val2_112_9 = add i8 %tmp_346_9, %p_Val2_111_9

]]></Node>
<StgValue><ssdm name="p_Val2_112_9"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:822  %tmp_1444 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:823  %tmp_350_9 = xor i1 %tmp_1444, true

]]></Node>
<StgValue><ssdm name="tmp_350_9"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:824  %carry_28_9 = and i1 %tmp_1443, %tmp_350_9

]]></Node>
<StgValue><ssdm name="carry_28_9"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:826  %p_Result_199_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_9"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:827  %Range2_all_ones_8_9 = icmp eq i2 %p_Result_199_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_9"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:828  %p_Result_200_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_9"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:829  %Range1_all_ones_8_9 = icmp eq i3 %p_Result_200_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_9"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:830  %Range1_all_zeros_8_9 = icmp eq i3 %p_Result_200_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_9"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:857  %tmp_327_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_139, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_s"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:858  %tmp_327_cast = sext i14 %tmp_327_s to i17

]]></Node>
<StgValue><ssdm name="tmp_327_cast"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:859  %tmp_328_s = sext i16 %rr_0_V_101 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_s"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:860  %p_Val2_105_s = add i17 %tmp_328_s, %tmp_327_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_s"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:861  %tmp_1446 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:862  %p_Val2_106_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_s"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:864  %tmp_331_s = zext i1 %tmp_1447 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_s"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:865  %tmp_1448 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:866  %p_Val2_107_s = add i8 %tmp_331_s, %p_Val2_106_s

]]></Node>
<StgValue><ssdm name="p_Val2_107_s"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:867  %tmp_1449 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:868  %tmp_335_s = xor i1 %tmp_1449, true

]]></Node>
<StgValue><ssdm name="tmp_335_s"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:869  %carry_26_s = and i1 %tmp_1448, %tmp_335_s

]]></Node>
<StgValue><ssdm name="carry_26_s"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:871  %p_Result_197_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_s"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:872  %Range2_all_ones_10 = icmp eq i2 %p_Result_197_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:873  %p_Result_198_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_s"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:874  %Range1_all_ones_10 = icmp eq i3 %p_Result_198_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:875  %Range1_all_zeros_10 = icmp eq i3 %p_Result_198_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:897  %tmp_342_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_140, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_s"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:898  %tmp_342_cast = sext i14 %tmp_342_s to i17

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:899  %tmp_343_s = sext i16 %rr_1_V_101 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_s"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:900  %p_Val2_110_s = add i17 %tmp_343_s, %tmp_342_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_s"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:901  %tmp_1451 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:902  %p_Val2_111_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_s"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:904  %tmp_346_s = zext i1 %tmp_1452 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_s"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:905  %tmp_1453 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:906  %p_Val2_112_s = add i8 %tmp_346_s, %p_Val2_111_s

]]></Node>
<StgValue><ssdm name="p_Val2_112_s"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:907  %tmp_1454 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:908  %tmp_350_s = xor i1 %tmp_1454, true

]]></Node>
<StgValue><ssdm name="tmp_350_s"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:909  %carry_28_s = and i1 %tmp_1453, %tmp_350_s

]]></Node>
<StgValue><ssdm name="carry_28_s"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:911  %p_Result_199_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_s"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:912  %Range2_all_ones_8_s = icmp eq i2 %p_Result_199_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_s"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:913  %p_Result_200_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_s"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:914  %Range1_all_ones_8_s = icmp eq i3 %p_Result_200_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_s"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:915  %Range1_all_zeros_8_s = icmp eq i3 %p_Result_200_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_s"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:942  %tmp_327_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_141, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_327_10"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:943  %tmp_327_10_cast = sext i14 %tmp_327_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_327_10_cast"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:944  %tmp_328_10 = sext i16 %rr_0_V_102 to i17

]]></Node>
<StgValue><ssdm name="tmp_328_10"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:945  %p_Val2_105_10 = add i17 %tmp_328_10, %tmp_327_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_105_10"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:946  %tmp_1456 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:947  %p_Val2_106_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_105_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_106_10"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:949  %tmp_331_10 = zext i1 %tmp_1457 to i8

]]></Node>
<StgValue><ssdm name="tmp_331_10"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:950  %tmp_1458 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:951  %p_Val2_107_10 = add i8 %tmp_331_10, %p_Val2_106_10

]]></Node>
<StgValue><ssdm name="p_Val2_107_10"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:952  %tmp_1459 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_107_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:953  %tmp_335_10 = xor i1 %tmp_1459, true

]]></Node>
<StgValue><ssdm name="tmp_335_10"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:954  %carry_26_10 = and i1 %tmp_1458, %tmp_335_10

]]></Node>
<StgValue><ssdm name="carry_26_10"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:956  %p_Result_197_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_105_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_10"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:957  %Range2_all_ones_11 = icmp eq i2 %p_Result_197_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:958  %p_Result_198_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_105_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_10"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:959  %Range1_all_ones_11 = icmp eq i3 %p_Result_198_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:960  %Range1_all_zeros_11 = icmp eq i3 %p_Result_198_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:982  %tmp_342_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_24_16x16_p_142, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_342_10"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:983  %tmp_342_10_cast = sext i14 %tmp_342_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_342_10_cast"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:984  %tmp_343_10 = sext i16 %rr_1_V_102 to i17

]]></Node>
<StgValue><ssdm name="tmp_343_10"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:985  %p_Val2_110_10 = add i17 %tmp_343_10, %tmp_342_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_110_10"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:986  %tmp_1461 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1461"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:987  %p_Val2_111_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_110_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_111_10"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:989  %tmp_346_10 = zext i1 %tmp_1462 to i8

]]></Node>
<StgValue><ssdm name="tmp_346_10"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:990  %tmp_1463 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1463"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:991  %p_Val2_112_10 = add i8 %tmp_346_10, %p_Val2_111_10

]]></Node>
<StgValue><ssdm name="p_Val2_112_10"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:992  %tmp_1464 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_112_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1464"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:993  %tmp_350_10 = xor i1 %tmp_1464, true

]]></Node>
<StgValue><ssdm name="tmp_350_10"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:994  %carry_28_10 = and i1 %tmp_1463, %tmp_350_10

]]></Node>
<StgValue><ssdm name="carry_28_10"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:996  %p_Result_199_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_110_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_10"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:997  %Range2_all_ones_8_10 = icmp eq i2 %p_Result_199_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8_10"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:998  %p_Result_200_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_110_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_10"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:999  %Range1_all_ones_8_10 = icmp eq i3 %p_Result_200_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8_10"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:1000  %Range1_all_zeros_8_10 = icmp eq i3 %p_Result_200_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:20  %tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:27  %tmp_157 = xor i1 %tmp_1350, true

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:28  %p_41_i_i8 = and i1 %Range2_all_ones, %tmp_157

]]></Node>
<StgValue><ssdm name="p_41_i_i8"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i8, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:30  %p_38_i_i8 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i8"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_1349, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:33  %tmp_158 = xor i1 %tmp_1346, true

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_158

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_1349, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i8, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:38  %underflow = and i1 %tmp_1346, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:60  %tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_24, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:66  %deleted_zeros_8 = select i1 %carry_7, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:67  %tmp_163 = xor i1 %tmp_1355, true

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_8, %tmp_163

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:69  %deleted_ones_8 = select i1 %carry_7, i1 %p_41_i_i, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:70  %p_38_i_i = and i1 %carry_7, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:71  %p_not_i_i8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:72  %brmerge_i_i5 = or i1 %tmp_1354, %p_not_i_i8

]]></Node>
<StgValue><ssdm name="brmerge_i_i5"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:73  %tmp_164 = xor i1 %tmp_1351, true

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:74  %overflow_15 = and i1 %brmerge_i_i5, %tmp_164

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:75  %brmerge40_demorgan_i_205 = and i1 %tmp_1354, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_205"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_205

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:78  %underflow_15 = and i1 %tmp_1351, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:79  %brmerge_i_i_i8 = or i1 %underflow_15, %overflow_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:105  %tmp_1360 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_26_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:112  %tmp_338_1 = xor i1 %tmp_1360, true

]]></Node>
<StgValue><ssdm name="tmp_338_1"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:113  %p_41_i_i8_1 = and i1 %Range2_all_ones_1, %tmp_338_1

]]></Node>
<StgValue><ssdm name="p_41_i_i8_1"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_26_1, i1 %p_41_i_i8_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:115  %p_38_i_i8_1 = and i1 %carry_26_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i8_1"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_1359, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:118  %tmp_340_1 = xor i1 %tmp_1356, true

]]></Node>
<StgValue><ssdm name="tmp_340_1"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_340_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:120  %brmerge40_demorgan_i_183 = and i1 %tmp_1359, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_183"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i8_1, %brmerge40_demorgan_i_183

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:123  %underflow_1 = and i1 %tmp_1356, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="carry_28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:145  %tmp_1365 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:151  %deleted_zeros_8_1 = select i1 %carry_28_1, i1 %Range1_all_ones_8_1, i1 %Range1_all_zeros_8_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_1"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="carry_28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:152  %tmp_353_1 = xor i1 %tmp_1365, true

]]></Node>
<StgValue><ssdm name="tmp_353_1"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="carry_28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_8_1, %tmp_353_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:154  %deleted_ones_8_1 = select i1 %carry_28_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_8_1

]]></Node>
<StgValue><ssdm name="deleted_ones_8_1"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_28_1, %Range1_all_ones_8_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:156  %p_not_i_i8_1 = xor i1 %deleted_zeros_8_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_1"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:157  %brmerge_i_i5_1 = or i1 %tmp_1364, %p_not_i_i8_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_1"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:158  %tmp_355_1 = xor i1 %tmp_1361, true

]]></Node>
<StgValue><ssdm name="tmp_355_1"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:159  %overflow_15_1 = and i1 %brmerge_i_i5_1, %tmp_355_1

]]></Node>
<StgValue><ssdm name="overflow_15_1"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:160  %brmerge40_demorgan_i_184 = and i1 %tmp_1364, %deleted_ones_8_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_184"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_184

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:163  %underflow_15_1 = and i1 %tmp_1361, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_15_1"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:164  %brmerge_i_i_i8_1 = or i1 %underflow_15_1, %overflow_15_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_1"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:190  %tmp_1370 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_26_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:197  %tmp_338_2 = xor i1 %tmp_1370, true

]]></Node>
<StgValue><ssdm name="tmp_338_2"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:198  %p_41_i_i8_2 = and i1 %Range2_all_ones_2, %tmp_338_2

]]></Node>
<StgValue><ssdm name="p_41_i_i8_2"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_26_2, i1 %p_41_i_i8_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:200  %p_38_i_i8_2 = and i1 %carry_26_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i8_2"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_1369, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:203  %tmp_340_2 = xor i1 %tmp_1366, true

]]></Node>
<StgValue><ssdm name="tmp_340_2"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_340_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:205  %brmerge40_demorgan_i_185 = and i1 %tmp_1369, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_185"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i8_2, %brmerge40_demorgan_i_185

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:208  %underflow_2 = and i1 %tmp_1366, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="carry_28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:230  %tmp_1375 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:236  %deleted_zeros_8_2 = select i1 %carry_28_2, i1 %Range1_all_ones_8_2, i1 %Range1_all_zeros_8_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_2"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="carry_28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:237  %tmp_353_2 = xor i1 %tmp_1375, true

]]></Node>
<StgValue><ssdm name="tmp_353_2"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="carry_28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_8_2, %tmp_353_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:239  %deleted_ones_8_2 = select i1 %carry_28_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_8_2

]]></Node>
<StgValue><ssdm name="deleted_ones_8_2"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_28_2, %Range1_all_ones_8_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:241  %p_not_i_i8_2 = xor i1 %deleted_zeros_8_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_2"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:242  %brmerge_i_i5_2 = or i1 %tmp_1374, %p_not_i_i8_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_2"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:243  %tmp_355_2 = xor i1 %tmp_1371, true

]]></Node>
<StgValue><ssdm name="tmp_355_2"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:244  %overflow_15_2 = and i1 %brmerge_i_i5_2, %tmp_355_2

]]></Node>
<StgValue><ssdm name="overflow_15_2"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:245  %brmerge40_demorgan_i_186 = and i1 %tmp_1374, %deleted_ones_8_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_186"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_186

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:248  %underflow_15_2 = and i1 %tmp_1371, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_15_2"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:249  %brmerge_i_i_i8_2 = or i1 %underflow_15_2, %overflow_15_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_2"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:275  %tmp_1380 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_26_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:282  %tmp_338_3 = xor i1 %tmp_1380, true

]]></Node>
<StgValue><ssdm name="tmp_338_3"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:283  %p_41_i_i8_3 = and i1 %Range2_all_ones_3, %tmp_338_3

]]></Node>
<StgValue><ssdm name="p_41_i_i8_3"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_26_3, i1 %p_41_i_i8_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:285  %p_38_i_i8_3 = and i1 %carry_26_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i8_3"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_1379, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:288  %tmp_340_3 = xor i1 %tmp_1376, true

]]></Node>
<StgValue><ssdm name="tmp_340_3"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_340_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:290  %brmerge40_demorgan_i_187 = and i1 %tmp_1379, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_187"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i8_3, %brmerge40_demorgan_i_187

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:293  %underflow_3 = and i1 %tmp_1376, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="carry_28_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:315  %tmp_1385 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:321  %deleted_zeros_8_3 = select i1 %carry_28_3, i1 %Range1_all_ones_8_3, i1 %Range1_all_zeros_8_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_3"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="carry_28_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:322  %tmp_353_3 = xor i1 %tmp_1385, true

]]></Node>
<StgValue><ssdm name="tmp_353_3"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="carry_28_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_8_3, %tmp_353_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:324  %deleted_ones_8_3 = select i1 %carry_28_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_8_3

]]></Node>
<StgValue><ssdm name="deleted_ones_8_3"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_28_3, %Range1_all_ones_8_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:326  %p_not_i_i8_3 = xor i1 %deleted_zeros_8_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_3"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:327  %brmerge_i_i5_3 = or i1 %tmp_1384, %p_not_i_i8_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_3"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:328  %tmp_355_3 = xor i1 %tmp_1381, true

]]></Node>
<StgValue><ssdm name="tmp_355_3"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:329  %overflow_15_3 = and i1 %brmerge_i_i5_3, %tmp_355_3

]]></Node>
<StgValue><ssdm name="overflow_15_3"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:330  %brmerge40_demorgan_i_188 = and i1 %tmp_1384, %deleted_ones_8_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_188"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_188

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:333  %underflow_15_3 = and i1 %tmp_1381, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_15_3"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:334  %brmerge_i_i_i8_3 = or i1 %underflow_15_3, %overflow_15_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_3"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:360  %tmp_1390 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_26_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:367  %tmp_338_4 = xor i1 %tmp_1390, true

]]></Node>
<StgValue><ssdm name="tmp_338_4"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:368  %p_41_i_i8_4 = and i1 %Range2_all_ones_4, %tmp_338_4

]]></Node>
<StgValue><ssdm name="p_41_i_i8_4"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_26_4, i1 %p_41_i_i8_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:370  %p_38_i_i8_4 = and i1 %carry_26_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i8_4"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_1389, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:373  %tmp_340_4 = xor i1 %tmp_1386, true

]]></Node>
<StgValue><ssdm name="tmp_340_4"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_340_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:375  %brmerge40_demorgan_i_189 = and i1 %tmp_1389, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_189"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i8_4, %brmerge40_demorgan_i_189

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:378  %underflow_4 = and i1 %tmp_1386, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="carry_28_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:400  %tmp_1395 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:406  %deleted_zeros_8_4 = select i1 %carry_28_4, i1 %Range1_all_ones_8_4, i1 %Range1_all_zeros_8_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_4"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="carry_28_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:407  %tmp_353_4 = xor i1 %tmp_1395, true

]]></Node>
<StgValue><ssdm name="tmp_353_4"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="carry_28_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_8_4, %tmp_353_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:409  %deleted_ones_8_4 = select i1 %carry_28_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_8_4

]]></Node>
<StgValue><ssdm name="deleted_ones_8_4"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_28_4, %Range1_all_ones_8_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:411  %p_not_i_i8_4 = xor i1 %deleted_zeros_8_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_4"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:412  %brmerge_i_i5_4 = or i1 %tmp_1394, %p_not_i_i8_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_4"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:413  %tmp_355_4 = xor i1 %tmp_1391, true

]]></Node>
<StgValue><ssdm name="tmp_355_4"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:414  %overflow_15_4 = and i1 %brmerge_i_i5_4, %tmp_355_4

]]></Node>
<StgValue><ssdm name="overflow_15_4"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:415  %brmerge40_demorgan_i_190 = and i1 %tmp_1394, %deleted_ones_8_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_190"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_190

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:418  %underflow_15_4 = and i1 %tmp_1391, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_15_4"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:419  %brmerge_i_i_i8_4 = or i1 %underflow_15_4, %overflow_15_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_4"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:445  %tmp_1400 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_26_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:452  %tmp_338_5 = xor i1 %tmp_1400, true

]]></Node>
<StgValue><ssdm name="tmp_338_5"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:453  %p_41_i_i8_5 = and i1 %Range2_all_ones_5, %tmp_338_5

]]></Node>
<StgValue><ssdm name="p_41_i_i8_5"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_26_5, i1 %p_41_i_i8_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:455  %p_38_i_i8_5 = and i1 %carry_26_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i8_5"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_1399, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:458  %tmp_340_5 = xor i1 %tmp_1396, true

]]></Node>
<StgValue><ssdm name="tmp_340_5"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_340_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:460  %brmerge40_demorgan_i_191 = and i1 %tmp_1399, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_191"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i8_5, %brmerge40_demorgan_i_191

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:463  %underflow_5 = and i1 %tmp_1396, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="carry_28_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:485  %tmp_1405 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:491  %deleted_zeros_8_5 = select i1 %carry_28_5, i1 %Range1_all_ones_8_5, i1 %Range1_all_zeros_8_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_5"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="carry_28_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:492  %tmp_353_5 = xor i1 %tmp_1405, true

]]></Node>
<StgValue><ssdm name="tmp_353_5"/></StgValue>
</operation>

<operation id="998" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="carry_28_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_8_5, %tmp_353_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="999" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:494  %deleted_ones_8_5 = select i1 %carry_28_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_8_5

]]></Node>
<StgValue><ssdm name="deleted_ones_8_5"/></StgValue>
</operation>

<operation id="1000" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_28_5, %Range1_all_ones_8_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="1001" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:496  %p_not_i_i8_5 = xor i1 %deleted_zeros_8_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_5"/></StgValue>
</operation>

<operation id="1002" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:497  %brmerge_i_i5_5 = or i1 %tmp_1404, %p_not_i_i8_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_5"/></StgValue>
</operation>

<operation id="1003" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:498  %tmp_355_5 = xor i1 %tmp_1401, true

]]></Node>
<StgValue><ssdm name="tmp_355_5"/></StgValue>
</operation>

<operation id="1004" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:499  %overflow_15_5 = and i1 %brmerge_i_i5_5, %tmp_355_5

]]></Node>
<StgValue><ssdm name="overflow_15_5"/></StgValue>
</operation>

<operation id="1005" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:500  %brmerge40_demorgan_i_192 = and i1 %tmp_1404, %deleted_ones_8_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_192"/></StgValue>
</operation>

<operation id="1006" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_192

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1007" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1008" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:503  %underflow_15_5 = and i1 %tmp_1401, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_15_5"/></StgValue>
</operation>

<operation id="1009" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:504  %brmerge_i_i_i8_5 = or i1 %underflow_15_5, %overflow_15_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_5"/></StgValue>
</operation>

<operation id="1010" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:530  %tmp_1410 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="1011" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:536  %deleted_zeros_6 = select i1 %carry_26_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1012" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:537  %tmp_338_6 = xor i1 %tmp_1410, true

]]></Node>
<StgValue><ssdm name="tmp_338_6"/></StgValue>
</operation>

<operation id="1013" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:538  %p_41_i_i8_6 = and i1 %Range2_all_ones_6, %tmp_338_6

]]></Node>
<StgValue><ssdm name="p_41_i_i8_6"/></StgValue>
</operation>

<operation id="1014" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:539  %deleted_ones_6 = select i1 %carry_26_6, i1 %p_41_i_i8_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1015" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:540  %p_38_i_i8_6 = and i1 %carry_26_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i8_6"/></StgValue>
</operation>

<operation id="1016" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:541  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1017" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:542  %brmerge_i_i_6 = or i1 %tmp_1409, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1018" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:543  %tmp_340_6 = xor i1 %tmp_1406, true

]]></Node>
<StgValue><ssdm name="tmp_340_6"/></StgValue>
</operation>

<operation id="1019" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:544  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_340_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1020" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:545  %brmerge40_demorgan_i_193 = and i1 %tmp_1409, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_193"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:546  %tmp25_demorgan = or i1 %p_38_i_i8_6, %brmerge40_demorgan_i_193

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:547  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:548  %underflow_6 = and i1 %tmp_1406, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:549  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="carry_28_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:570  %tmp_1415 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:576  %deleted_zeros_8_6 = select i1 %carry_28_6, i1 %Range1_all_ones_8_6, i1 %Range1_all_zeros_8_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_6"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="carry_28_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:577  %tmp_353_6 = xor i1 %tmp_1415, true

]]></Node>
<StgValue><ssdm name="tmp_353_6"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="carry_28_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:578  %p_41_i_i_6 = and i1 %Range2_all_ones_8_6, %tmp_353_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:579  %deleted_ones_8_6 = select i1 %carry_28_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_8_6

]]></Node>
<StgValue><ssdm name="deleted_ones_8_6"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:580  %p_38_i_i_6 = and i1 %carry_28_6, %Range1_all_ones_8_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:581  %p_not_i_i8_6 = xor i1 %deleted_zeros_8_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_6"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:582  %brmerge_i_i5_6 = or i1 %tmp_1414, %p_not_i_i8_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_6"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:583  %tmp_355_6 = xor i1 %tmp_1411, true

]]></Node>
<StgValue><ssdm name="tmp_355_6"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:584  %overflow_15_6 = and i1 %brmerge_i_i5_6, %tmp_355_6

]]></Node>
<StgValue><ssdm name="overflow_15_6"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:585  %brmerge40_demorgan_i_194 = and i1 %tmp_1414, %deleted_ones_8_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_194"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:586  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_194

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:587  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:588  %underflow_15_6 = and i1 %tmp_1411, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_15_6"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:589  %brmerge_i_i_i8_6 = or i1 %underflow_15_6, %overflow_15_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_6"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:615  %tmp_1420 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:621  %deleted_zeros_7 = select i1 %carry_26_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:622  %tmp_338_7 = xor i1 %tmp_1420, true

]]></Node>
<StgValue><ssdm name="tmp_338_7"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:623  %p_41_i_i8_7 = and i1 %Range2_all_ones_7, %tmp_338_7

]]></Node>
<StgValue><ssdm name="p_41_i_i8_7"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:624  %deleted_ones_7 = select i1 %carry_26_7, i1 %p_41_i_i8_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:625  %p_38_i_i8_7 = and i1 %carry_26_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i8_7"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:626  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:627  %brmerge_i_i_7 = or i1 %tmp_1419, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:628  %tmp_340_7 = xor i1 %tmp_1416, true

]]></Node>
<StgValue><ssdm name="tmp_340_7"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:629  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_340_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:630  %brmerge40_demorgan_i_195 = and i1 %tmp_1419, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_195"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:631  %tmp29_demorgan = or i1 %p_38_i_i8_7, %brmerge40_demorgan_i_195

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:632  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:633  %underflow_7 = and i1 %tmp_1416, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:634  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="carry_28_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:655  %tmp_1425 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:661  %deleted_zeros_8_7 = select i1 %carry_28_7, i1 %Range1_all_ones_8_7, i1 %Range1_all_zeros_8_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_7"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="carry_28_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:662  %tmp_353_7 = xor i1 %tmp_1425, true

]]></Node>
<StgValue><ssdm name="tmp_353_7"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="carry_28_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:663  %p_41_i_i_7 = and i1 %Range2_all_ones_8_7, %tmp_353_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:664  %deleted_ones_8_7 = select i1 %carry_28_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_8_7

]]></Node>
<StgValue><ssdm name="deleted_ones_8_7"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:665  %p_38_i_i_7 = and i1 %carry_28_7, %Range1_all_ones_8_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:666  %p_not_i_i8_7 = xor i1 %deleted_zeros_8_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_7"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:667  %brmerge_i_i5_7 = or i1 %tmp_1424, %p_not_i_i8_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_7"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:668  %tmp_355_7 = xor i1 %tmp_1421, true

]]></Node>
<StgValue><ssdm name="tmp_355_7"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:669  %overflow_15_7 = and i1 %brmerge_i_i5_7, %tmp_355_7

]]></Node>
<StgValue><ssdm name="overflow_15_7"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:670  %brmerge40_demorgan_i_196 = and i1 %tmp_1424, %deleted_ones_8_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_196"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:671  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_196

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:672  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:673  %underflow_15_7 = and i1 %tmp_1421, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_15_7"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:674  %brmerge_i_i_i8_7 = or i1 %underflow_15_7, %overflow_15_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_7"/></StgValue>
</operation>

<operation id="1070" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:700  %tmp_1430 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="1071" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:706  %deleted_zeros_s = select i1 %carry_26_8, i1 %Range1_all_ones_s, i1 %Range1_all_zeros_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_s"/></StgValue>
</operation>

<operation id="1072" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:707  %tmp_338_8 = xor i1 %tmp_1430, true

]]></Node>
<StgValue><ssdm name="tmp_338_8"/></StgValue>
</operation>

<operation id="1073" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:708  %p_41_i_i8_8 = and i1 %Range2_all_ones_s, %tmp_338_8

]]></Node>
<StgValue><ssdm name="p_41_i_i8_8"/></StgValue>
</operation>

<operation id="1074" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:709  %deleted_ones_s = select i1 %carry_26_8, i1 %p_41_i_i8_8, i1 %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="deleted_ones_s"/></StgValue>
</operation>

<operation id="1075" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:710  %p_38_i_i8_8 = and i1 %carry_26_8, %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="p_38_i_i8_8"/></StgValue>
</operation>

<operation id="1076" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:711  %p_not_i_i_8 = xor i1 %deleted_zeros_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1077" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:712  %brmerge_i_i_8 = or i1 %tmp_1429, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1078" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:713  %tmp_340_8 = xor i1 %tmp_1426, true

]]></Node>
<StgValue><ssdm name="tmp_340_8"/></StgValue>
</operation>

<operation id="1079" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:714  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_340_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1080" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:715  %brmerge40_demorgan_i_197 = and i1 %tmp_1429, %deleted_ones_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_197"/></StgValue>
</operation>

<operation id="1081" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:716  %tmp33_demorgan = or i1 %p_38_i_i8_8, %brmerge40_demorgan_i_197

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1082" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:717  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1083" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:718  %underflow_8 = and i1 %tmp_1426, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1084" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:719  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1085" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="carry_28_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:740  %tmp_1435 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="1086" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:746  %deleted_zeros_8_8 = select i1 %carry_28_8, i1 %Range1_all_ones_8_8, i1 %Range1_all_zeros_8_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_8"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="carry_28_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:747  %tmp_353_8 = xor i1 %tmp_1435, true

]]></Node>
<StgValue><ssdm name="tmp_353_8"/></StgValue>
</operation>

<operation id="1088" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="carry_28_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:748  %p_41_i_i_8 = and i1 %Range2_all_ones_8_8, %tmp_353_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="1089" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:749  %deleted_ones_8_8 = select i1 %carry_28_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_8_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8_8"/></StgValue>
</operation>

<operation id="1090" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:750  %p_38_i_i_8 = and i1 %carry_28_8, %Range1_all_ones_8_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="1091" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:751  %p_not_i_i8_8 = xor i1 %deleted_zeros_8_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_8"/></StgValue>
</operation>

<operation id="1092" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:752  %brmerge_i_i5_8 = or i1 %tmp_1434, %p_not_i_i8_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_8"/></StgValue>
</operation>

<operation id="1093" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:753  %tmp_355_8 = xor i1 %tmp_1431, true

]]></Node>
<StgValue><ssdm name="tmp_355_8"/></StgValue>
</operation>

<operation id="1094" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:754  %overflow_15_8 = and i1 %brmerge_i_i5_8, %tmp_355_8

]]></Node>
<StgValue><ssdm name="overflow_15_8"/></StgValue>
</operation>

<operation id="1095" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:755  %brmerge40_demorgan_i_198 = and i1 %tmp_1434, %deleted_ones_8_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_198"/></StgValue>
</operation>

<operation id="1096" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:756  %tmp35_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_198

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1097" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:757  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:758  %underflow_15_8 = and i1 %tmp_1431, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_15_8"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:759  %brmerge_i_i_i8_8 = or i1 %underflow_15_8, %overflow_15_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_8"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:785  %tmp_1440 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:791  %deleted_zeros_9 = select i1 %carry_26_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:792  %tmp_338_9 = xor i1 %tmp_1440, true

]]></Node>
<StgValue><ssdm name="tmp_338_9"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:793  %p_41_i_i8_9 = and i1 %Range2_all_ones_9, %tmp_338_9

]]></Node>
<StgValue><ssdm name="p_41_i_i8_9"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:794  %deleted_ones_9 = select i1 %carry_26_9, i1 %p_41_i_i8_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:795  %p_38_i_i8_9 = and i1 %carry_26_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i8_9"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:796  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:797  %brmerge_i_i_9 = or i1 %tmp_1439, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:798  %tmp_340_9 = xor i1 %tmp_1436, true

]]></Node>
<StgValue><ssdm name="tmp_340_9"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:799  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_340_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:800  %brmerge40_demorgan_i_199 = and i1 %tmp_1439, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_199"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:801  %tmp37_demorgan = or i1 %p_38_i_i8_9, %brmerge40_demorgan_i_199

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:802  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:803  %underflow_9 = and i1 %tmp_1436, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:804  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="carry_28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:825  %tmp_1445 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:831  %deleted_zeros_8_9 = select i1 %carry_28_9, i1 %Range1_all_ones_8_9, i1 %Range1_all_zeros_8_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_9"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="carry_28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:832  %tmp_353_9 = xor i1 %tmp_1445, true

]]></Node>
<StgValue><ssdm name="tmp_353_9"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="carry_28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:833  %p_41_i_i_9 = and i1 %Range2_all_ones_8_9, %tmp_353_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:834  %deleted_ones_8_9 = select i1 %carry_28_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_8_9

]]></Node>
<StgValue><ssdm name="deleted_ones_8_9"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:835  %p_38_i_i_9 = and i1 %carry_28_9, %Range1_all_ones_8_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:836  %p_not_i_i8_9 = xor i1 %deleted_zeros_8_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_9"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:837  %brmerge_i_i5_9 = or i1 %tmp_1444, %p_not_i_i8_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_9"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:838  %tmp_355_9 = xor i1 %tmp_1441, true

]]></Node>
<StgValue><ssdm name="tmp_355_9"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:839  %overflow_15_9 = and i1 %brmerge_i_i5_9, %tmp_355_9

]]></Node>
<StgValue><ssdm name="overflow_15_9"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:840  %brmerge40_demorgan_i_200 = and i1 %tmp_1444, %deleted_ones_8_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_200"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:841  %tmp39_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_200

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:842  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:843  %underflow_15_9 = and i1 %tmp_1441, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_15_9"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:844  %brmerge_i_i_i8_9 = or i1 %underflow_15_9, %overflow_15_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_9"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:870  %tmp_1450 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:876  %deleted_zeros_10 = select i1 %carry_26_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:877  %tmp_338_s = xor i1 %tmp_1450, true

]]></Node>
<StgValue><ssdm name="tmp_338_s"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:878  %p_41_i_i8_s = and i1 %Range2_all_ones_10, %tmp_338_s

]]></Node>
<StgValue><ssdm name="p_41_i_i8_s"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:879  %deleted_ones_10 = select i1 %carry_26_s, i1 %p_41_i_i8_s, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:880  %p_38_i_i8_s = and i1 %carry_26_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i8_s"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:881  %p_not_i_i_10 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:882  %brmerge_i_i_10 = or i1 %tmp_1449, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:883  %tmp_340_s = xor i1 %tmp_1446, true

]]></Node>
<StgValue><ssdm name="tmp_340_s"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:884  %overflow_10 = and i1 %brmerge_i_i_10, %tmp_340_s

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:885  %brmerge40_demorgan_i_201 = and i1 %tmp_1449, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_201"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:886  %tmp41_demorgan = or i1 %p_38_i_i8_s, %brmerge40_demorgan_i_201

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:887  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:888  %underflow_10 = and i1 %tmp_1446, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:889  %brmerge_i_i_i_10 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="carry_28_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:910  %tmp_1455 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:916  %deleted_zeros_8_s = select i1 %carry_28_s, i1 %Range1_all_ones_8_s, i1 %Range1_all_zeros_8_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_s"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="carry_28_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:917  %tmp_353_s = xor i1 %tmp_1455, true

]]></Node>
<StgValue><ssdm name="tmp_353_s"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="carry_28_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:918  %p_41_i_i_10 = and i1 %Range2_all_ones_8_s, %tmp_353_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:919  %deleted_ones_8_s = select i1 %carry_28_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_8_s

]]></Node>
<StgValue><ssdm name="deleted_ones_8_s"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:920  %p_38_i_i_10 = and i1 %carry_28_s, %Range1_all_ones_8_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:921  %p_not_i_i8_s = xor i1 %deleted_zeros_8_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_s"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:922  %brmerge_i_i5_s = or i1 %tmp_1454, %p_not_i_i8_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_s"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:923  %tmp_355_s = xor i1 %tmp_1451, true

]]></Node>
<StgValue><ssdm name="tmp_355_s"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:924  %overflow_15_s = and i1 %brmerge_i_i5_s, %tmp_355_s

]]></Node>
<StgValue><ssdm name="overflow_15_s"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:925  %brmerge40_demorgan_i_202 = and i1 %tmp_1454, %deleted_ones_8_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_202"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:926  %tmp43_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_202

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:927  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:928  %underflow_15_s = and i1 %tmp_1451, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_15_s"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:929  %brmerge_i_i_i8_s = or i1 %underflow_15_s, %overflow_15_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_s"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:955  %tmp_1460 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_105_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1460"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:961  %deleted_zeros_11 = select i1 %carry_26_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:962  %tmp_338_10 = xor i1 %tmp_1460, true

]]></Node>
<StgValue><ssdm name="tmp_338_10"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:963  %p_41_i_i8_10 = and i1 %Range2_all_ones_11, %tmp_338_10

]]></Node>
<StgValue><ssdm name="p_41_i_i8_10"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:964  %deleted_ones_11 = select i1 %carry_26_10, i1 %p_41_i_i8_10, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:965  %p_38_i_i8_10 = and i1 %carry_26_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i8_10"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:966  %p_not_i_i_11 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_11"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:967  %brmerge_i_i_11 = or i1 %tmp_1459, %p_not_i_i_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_11"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:968  %tmp_340_10 = xor i1 %tmp_1456, true

]]></Node>
<StgValue><ssdm name="tmp_340_10"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:969  %overflow_11 = and i1 %brmerge_i_i_11, %tmp_340_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:970  %brmerge40_demorgan_i_203 = and i1 %tmp_1459, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_203"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:971  %tmp45_demorgan = or i1 %p_38_i_i8_10, %brmerge40_demorgan_i_203

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:972  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:973  %underflow_11 = and i1 %tmp_1456, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:974  %brmerge_i_i_i_11 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_11"/></StgValue>
</operation>

<operation id="1175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="carry_28_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:995  %tmp_1465 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_110_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1465"/></StgValue>
</operation>

<operation id="1176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1001  %deleted_zeros_8_10 = select i1 %carry_28_10, i1 %Range1_all_ones_8_10, i1 %Range1_all_zeros_8_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_8_10"/></StgValue>
</operation>

<operation id="1177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="carry_28_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1002  %tmp_353_10 = xor i1 %tmp_1465, true

]]></Node>
<StgValue><ssdm name="tmp_353_10"/></StgValue>
</operation>

<operation id="1178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="carry_28_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1003  %p_41_i_i_11 = and i1 %Range2_all_ones_8_10, %tmp_353_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_11"/></StgValue>
</operation>

<operation id="1179" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1004  %deleted_ones_8_10 = select i1 %carry_28_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_8_10

]]></Node>
<StgValue><ssdm name="deleted_ones_8_10"/></StgValue>
</operation>

<operation id="1180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1005  %p_38_i_i_11 = and i1 %carry_28_10, %Range1_all_ones_8_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_11"/></StgValue>
</operation>

<operation id="1181" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1006  %p_not_i_i8_10 = xor i1 %deleted_zeros_8_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_10"/></StgValue>
</operation>

<operation id="1182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1007  %brmerge_i_i5_10 = or i1 %tmp_1464, %p_not_i_i8_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i5_10"/></StgValue>
</operation>

<operation id="1183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1008  %tmp_355_10 = xor i1 %tmp_1461, true

]]></Node>
<StgValue><ssdm name="tmp_355_10"/></StgValue>
</operation>

<operation id="1184" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1009  %overflow_15_10 = and i1 %brmerge_i_i5_10, %tmp_355_10

]]></Node>
<StgValue><ssdm name="overflow_15_10"/></StgValue>
</operation>

<operation id="1185" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1010  %brmerge40_demorgan_i_204 = and i1 %tmp_1464, %deleted_ones_8_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_204"/></StgValue>
</operation>

<operation id="1186" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1011  %tmp47_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_204

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1187" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1012  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1013  %underflow_15_10 = and i1 %tmp_1461, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_15_10"/></StgValue>
</operation>

<operation id="1189" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1014  %brmerge_i_i_i8_10 = or i1 %underflow_15_10, %overflow_15_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1190" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i8

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:42  %p_Val2_107_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:43  %p_Val2_s_309 = select i1 %underflow, i8 -128, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_s_309"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_107_mux, i8 %p_Val2_s_309

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:45  store i8 %this_assign_1, i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_205, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:81  %underflow_15_not = or i1 %tmp4, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_15_not"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:82  %p_Val2_112_mux = select i1 %brmerge_i_i_i8, i8 127, i8 %p_Val2_26

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:83  %p_Val2_8 = select i1 %underflow_15, i8 -128, i8 %p_Val2_26

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:84  %this_assign_45_1 = select i1 %underflow_15_not, i8 %p_Val2_112_mux, i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="this_assign_45_1"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:85  store i8 %this_assign_45_1, i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_183, %tmp_340_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1203" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i8_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1204" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:127  %p_Val2_107_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_107_1

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_1"/></StgValue>
</operation>

<operation id="1205" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:128  %p_Val2_107_1_310 = select i1 %underflow_1, i8 -128, i8 %p_Val2_107_1

]]></Node>
<StgValue><ssdm name="p_Val2_107_1_310"/></StgValue>
</operation>

<operation id="1206" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_107_mux_1, i8 %p_Val2_107_1_310

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1207" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_184, %tmp_355_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1209" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:166  %underflow_15_not_1 = or i1 %tmp8, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_15_not_1"/></StgValue>
</operation>

<operation id="1210" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:167  %p_Val2_112_mux_1 = select i1 %brmerge_i_i_i8_1, i8 127, i8 %p_Val2_112_1

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_1"/></StgValue>
</operation>

<operation id="1211" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:168  %p_Val2_112_1_311 = select i1 %underflow_15_1, i8 -128, i8 %p_Val2_112_1

]]></Node>
<StgValue><ssdm name="p_Val2_112_1_311"/></StgValue>
</operation>

<operation id="1212" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:169  %this_assign_45_1_1 = select i1 %underflow_15_not_1, i8 %p_Val2_112_mux_1, i8 %p_Val2_112_1_311

]]></Node>
<StgValue><ssdm name="this_assign_45_1_1"/></StgValue>
</operation>

<operation id="1213" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:170  store i8 %this_assign_45_1_1, i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_185, %tmp_340_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1215" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i8_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1216" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:212  %p_Val2_107_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_107_2

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_2"/></StgValue>
</operation>

<operation id="1217" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:213  %p_Val2_107_2_312 = select i1 %underflow_2, i8 -128, i8 %p_Val2_107_2

]]></Node>
<StgValue><ssdm name="p_Val2_107_2_312"/></StgValue>
</operation>

<operation id="1218" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_107_mux_2, i8 %p_Val2_107_2_312

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1219" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_186, %tmp_355_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1221" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:251  %underflow_15_not_2 = or i1 %tmp12, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_15_not_2"/></StgValue>
</operation>

<operation id="1222" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:252  %p_Val2_112_mux_2 = select i1 %brmerge_i_i_i8_2, i8 127, i8 %p_Val2_112_2

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_2"/></StgValue>
</operation>

<operation id="1223" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:253  %p_Val2_112_2_313 = select i1 %underflow_15_2, i8 -128, i8 %p_Val2_112_2

]]></Node>
<StgValue><ssdm name="p_Val2_112_2_313"/></StgValue>
</operation>

<operation id="1224" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:254  %this_assign_45_1_2 = select i1 %underflow_15_not_2, i8 %p_Val2_112_mux_2, i8 %p_Val2_112_2_313

]]></Node>
<StgValue><ssdm name="this_assign_45_1_2"/></StgValue>
</operation>

<operation id="1225" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:255  store i8 %this_assign_45_1_2, i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_187, %tmp_340_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1227" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i8_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1228" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:297  %p_Val2_107_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_107_3

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_3"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:298  %p_Val2_107_3_314 = select i1 %underflow_3, i8 -128, i8 %p_Val2_107_3

]]></Node>
<StgValue><ssdm name="p_Val2_107_3_314"/></StgValue>
</operation>

<operation id="1230" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_107_mux_3, i8 %p_Val2_107_3_314

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1231" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_188, %tmp_355_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1233" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:336  %underflow_15_not_3 = or i1 %tmp16, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_15_not_3"/></StgValue>
</operation>

<operation id="1234" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:337  %p_Val2_112_mux_3 = select i1 %brmerge_i_i_i8_3, i8 127, i8 %p_Val2_112_3

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_3"/></StgValue>
</operation>

<operation id="1235" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:338  %p_Val2_112_3_315 = select i1 %underflow_15_3, i8 -128, i8 %p_Val2_112_3

]]></Node>
<StgValue><ssdm name="p_Val2_112_3_315"/></StgValue>
</operation>

<operation id="1236" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:339  %this_assign_45_1_3 = select i1 %underflow_15_not_3, i8 %p_Val2_112_mux_3, i8 %p_Val2_112_3_315

]]></Node>
<StgValue><ssdm name="this_assign_45_1_3"/></StgValue>
</operation>

<operation id="1237" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:340  store i8 %this_assign_45_1_3, i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_189, %tmp_340_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1239" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i8_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1240" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:382  %p_Val2_107_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_107_4

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_4"/></StgValue>
</operation>

<operation id="1241" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:383  %p_Val2_107_4_316 = select i1 %underflow_4, i8 -128, i8 %p_Val2_107_4

]]></Node>
<StgValue><ssdm name="p_Val2_107_4_316"/></StgValue>
</operation>

<operation id="1242" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_107_mux_4, i8 %p_Val2_107_4_316

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1243" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_190, %tmp_355_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1245" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:421  %underflow_15_not_4 = or i1 %tmp20, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_15_not_4"/></StgValue>
</operation>

<operation id="1246" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:422  %p_Val2_112_mux_4 = select i1 %brmerge_i_i_i8_4, i8 127, i8 %p_Val2_112_4

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_4"/></StgValue>
</operation>

<operation id="1247" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:423  %p_Val2_112_4_317 = select i1 %underflow_15_4, i8 -128, i8 %p_Val2_112_4

]]></Node>
<StgValue><ssdm name="p_Val2_112_4_317"/></StgValue>
</operation>

<operation id="1248" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:424  %this_assign_45_1_4 = select i1 %underflow_15_not_4, i8 %p_Val2_112_mux_4, i8 %p_Val2_112_4_317

]]></Node>
<StgValue><ssdm name="this_assign_45_1_4"/></StgValue>
</operation>

<operation id="1249" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:425  store i8 %this_assign_45_1_4, i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_191, %tmp_340_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i8_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1252" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:467  %p_Val2_107_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_107_5

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_5"/></StgValue>
</operation>

<operation id="1253" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:468  %p_Val2_107_5_318 = select i1 %underflow_5, i8 -128, i8 %p_Val2_107_5

]]></Node>
<StgValue><ssdm name="p_Val2_107_5_318"/></StgValue>
</operation>

<operation id="1254" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_107_mux_5, i8 %p_Val2_107_5_318

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1255" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_192, %tmp_355_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1257" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:506  %underflow_15_not_5 = or i1 %tmp24, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_15_not_5"/></StgValue>
</operation>

<operation id="1258" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:507  %p_Val2_112_mux_5 = select i1 %brmerge_i_i_i8_5, i8 127, i8 %p_Val2_112_5

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_5"/></StgValue>
</operation>

<operation id="1259" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:508  %p_Val2_112_5_319 = select i1 %underflow_15_5, i8 -128, i8 %p_Val2_112_5

]]></Node>
<StgValue><ssdm name="p_Val2_112_5_319"/></StgValue>
</operation>

<operation id="1260" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:509  %this_assign_45_1_5 = select i1 %underflow_15_not_5, i8 %p_Val2_112_mux_5, i8 %p_Val2_112_5_319

]]></Node>
<StgValue><ssdm name="this_assign_45_1_5"/></StgValue>
</operation>

<operation id="1261" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:510  store i8 %this_assign_45_1_5, i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:550  %tmp26 = or i1 %brmerge40_demorgan_i_193, %tmp_340_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1263" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:551  %underflow_not_6 = or i1 %tmp26, %p_38_i_i8_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1264" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:552  %p_Val2_107_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_107_6

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_6"/></StgValue>
</operation>

<operation id="1265" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:553  %p_Val2_107_6_320 = select i1 %underflow_6, i8 -128, i8 %p_Val2_107_6

]]></Node>
<StgValue><ssdm name="p_Val2_107_6_320"/></StgValue>
</operation>

<operation id="1266" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:554  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_107_mux_6, i8 %p_Val2_107_6_320

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1267" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:555  store i8 %this_assign_1_6, i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:590  %tmp28 = or i1 %brmerge40_demorgan_i_194, %tmp_355_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1269" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:591  %underflow_15_not_6 = or i1 %tmp28, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_15_not_6"/></StgValue>
</operation>

<operation id="1270" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:592  %p_Val2_112_mux_6 = select i1 %brmerge_i_i_i8_6, i8 127, i8 %p_Val2_112_6

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_6"/></StgValue>
</operation>

<operation id="1271" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:593  %p_Val2_112_6_321 = select i1 %underflow_15_6, i8 -128, i8 %p_Val2_112_6

]]></Node>
<StgValue><ssdm name="p_Val2_112_6_321"/></StgValue>
</operation>

<operation id="1272" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:594  %this_assign_45_1_6 = select i1 %underflow_15_not_6, i8 %p_Val2_112_mux_6, i8 %p_Val2_112_6_321

]]></Node>
<StgValue><ssdm name="this_assign_45_1_6"/></StgValue>
</operation>

<operation id="1273" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:595  store i8 %this_assign_45_1_6, i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:635  %tmp30 = or i1 %brmerge40_demorgan_i_195, %tmp_340_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1275" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:636  %underflow_not_7 = or i1 %tmp30, %p_38_i_i8_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1276" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:637  %p_Val2_107_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_107_7

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_7"/></StgValue>
</operation>

<operation id="1277" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:638  %p_Val2_107_7_322 = select i1 %underflow_7, i8 -128, i8 %p_Val2_107_7

]]></Node>
<StgValue><ssdm name="p_Val2_107_7_322"/></StgValue>
</operation>

<operation id="1278" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:639  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_107_mux_7, i8 %p_Val2_107_7_322

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1279" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:640  store i8 %this_assign_1_7, i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:675  %tmp32 = or i1 %brmerge40_demorgan_i_196, %tmp_355_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1281" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:676  %underflow_15_not_7 = or i1 %tmp32, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_15_not_7"/></StgValue>
</operation>

<operation id="1282" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:677  %p_Val2_112_mux_7 = select i1 %brmerge_i_i_i8_7, i8 127, i8 %p_Val2_112_7

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_7"/></StgValue>
</operation>

<operation id="1283" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:678  %p_Val2_112_7_323 = select i1 %underflow_15_7, i8 -128, i8 %p_Val2_112_7

]]></Node>
<StgValue><ssdm name="p_Val2_112_7_323"/></StgValue>
</operation>

<operation id="1284" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:679  %this_assign_45_1_7 = select i1 %underflow_15_not_7, i8 %p_Val2_112_mux_7, i8 %p_Val2_112_7_323

]]></Node>
<StgValue><ssdm name="this_assign_45_1_7"/></StgValue>
</operation>

<operation id="1285" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:680  store i8 %this_assign_45_1_7, i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:720  %tmp34 = or i1 %brmerge40_demorgan_i_197, %tmp_340_8

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:721  %underflow_not_8 = or i1 %tmp34, %p_38_i_i8_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:722  %p_Val2_107_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_107_8

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_8"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:723  %p_Val2_107_8_324 = select i1 %underflow_8, i8 -128, i8 %p_Val2_107_8

]]></Node>
<StgValue><ssdm name="p_Val2_107_8_324"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:724  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_107_mux_8, i8 %p_Val2_107_8_324

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:725  store i8 %this_assign_1_8, i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:760  %tmp36 = or i1 %brmerge40_demorgan_i_198, %tmp_355_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:761  %underflow_15_not_8 = or i1 %tmp36, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_15_not_8"/></StgValue>
</operation>

<operation id="1294" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:762  %p_Val2_112_mux_8 = select i1 %brmerge_i_i_i8_8, i8 127, i8 %p_Val2_112_8

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_8"/></StgValue>
</operation>

<operation id="1295" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:763  %p_Val2_112_8_325 = select i1 %underflow_15_8, i8 -128, i8 %p_Val2_112_8

]]></Node>
<StgValue><ssdm name="p_Val2_112_8_325"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:764  %this_assign_45_1_8 = select i1 %underflow_15_not_8, i8 %p_Val2_112_mux_8, i8 %p_Val2_112_8_325

]]></Node>
<StgValue><ssdm name="this_assign_45_1_8"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:765  store i8 %this_assign_45_1_8, i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:805  %tmp38 = or i1 %brmerge40_demorgan_i_199, %tmp_340_9

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:806  %underflow_not_9 = or i1 %tmp38, %p_38_i_i8_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:807  %p_Val2_107_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_107_9

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_9"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:808  %p_Val2_107_9_326 = select i1 %underflow_9, i8 -128, i8 %p_Val2_107_9

]]></Node>
<StgValue><ssdm name="p_Val2_107_9_326"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:809  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_107_mux_9, i8 %p_Val2_107_9_326

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:810  store i8 %this_assign_1_9, i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:845  %tmp40 = or i1 %brmerge40_demorgan_i_200, %tmp_355_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:846  %underflow_15_not_9 = or i1 %tmp40, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_15_not_9"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:847  %p_Val2_112_mux_9 = select i1 %brmerge_i_i_i8_9, i8 127, i8 %p_Val2_112_9

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_9"/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:848  %p_Val2_112_9_327 = select i1 %underflow_15_9, i8 -128, i8 %p_Val2_112_9

]]></Node>
<StgValue><ssdm name="p_Val2_112_9_327"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:849  %this_assign_45_1_9 = select i1 %underflow_15_not_9, i8 %p_Val2_112_mux_9, i8 %p_Val2_112_9_327

]]></Node>
<StgValue><ssdm name="this_assign_45_1_9"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:850  store i8 %this_assign_45_1_9, i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:890  %tmp42 = or i1 %brmerge40_demorgan_i_201, %tmp_340_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:891  %underflow_not_10 = or i1 %tmp42, %p_38_i_i8_s

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:892  %p_Val2_107_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_107_s

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_s"/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:893  %p_Val2_107_s_328 = select i1 %underflow_10, i8 -128, i8 %p_Val2_107_s

]]></Node>
<StgValue><ssdm name="p_Val2_107_s_328"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:894  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_107_mux_s, i8 %p_Val2_107_s_328

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:895  store i8 %this_assign_1_10, i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:930  %tmp44 = or i1 %brmerge40_demorgan_i_202, %tmp_355_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:931  %underflow_15_not_s = or i1 %tmp44, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_15_not_s"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:932  %p_Val2_112_mux_s = select i1 %brmerge_i_i_i8_s, i8 127, i8 %p_Val2_112_s

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_s"/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:933  %p_Val2_112_s_329 = select i1 %underflow_15_s, i8 -128, i8 %p_Val2_112_s

]]></Node>
<StgValue><ssdm name="p_Val2_112_s_329"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:934  %this_assign_45_1_s = select i1 %underflow_15_not_s, i8 %p_Val2_112_mux_s, i8 %p_Val2_112_s_329

]]></Node>
<StgValue><ssdm name="this_assign_45_1_s"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:935  store i8 %this_assign_45_1_s, i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:975  %tmp46 = or i1 %brmerge40_demorgan_i_203, %tmp_340_10

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:976  %underflow_not_11 = or i1 %tmp46, %p_38_i_i8_10

]]></Node>
<StgValue><ssdm name="underflow_not_11"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:977  %p_Val2_107_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_107_10

]]></Node>
<StgValue><ssdm name="p_Val2_107_mux_10"/></StgValue>
</operation>

<operation id="1325" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:978  %p_Val2_107_10_330 = select i1 %underflow_11, i8 -128, i8 %p_Val2_107_10

]]></Node>
<StgValue><ssdm name="p_Val2_107_10_330"/></StgValue>
</operation>

<operation id="1326" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:979  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_107_mux_10, i8 %p_Val2_107_10_330

]]></Node>
<StgValue><ssdm name="this_assign_1_11"/></StgValue>
</operation>

<operation id="1327" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:980  store i8 %this_assign_1_11, i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1015  %tmp48 = or i1 %brmerge40_demorgan_i_204, %tmp_355_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1329" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1016  %underflow_15_not_10 = or i1 %tmp48, %p_38_i_i_11

]]></Node>
<StgValue><ssdm name="underflow_15_not_10"/></StgValue>
</operation>

<operation id="1330" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1017  %p_Val2_112_mux_10 = select i1 %brmerge_i_i_i8_10, i8 127, i8 %p_Val2_112_10

]]></Node>
<StgValue><ssdm name="p_Val2_112_mux_10"/></StgValue>
</operation>

<operation id="1331" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1018  %p_Val2_112_10_331 = select i1 %underflow_15_10, i8 -128, i8 %p_Val2_112_10

]]></Node>
<StgValue><ssdm name="p_Val2_112_10_331"/></StgValue>
</operation>

<operation id="1332" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1019  %this_assign_45_1_10 = select i1 %underflow_15_not_10, i8 %p_Val2_112_mux_10, i8 %p_Val2_112_10_331

]]></Node>
<StgValue><ssdm name="this_assign_45_1_10"/></StgValue>
</operation>

<operation id="1333" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader62.preheader_ifconv:1020  store i8 %this_assign_45_1_10, i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.preheader_ifconv:1021  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i13 [ %indvar_flatten_next1_6, %._crit_edge69 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="1336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %co4 = phi i5 [ %co4_mid2, %._crit_edge69 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="1337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i10 [ %indvar_flatten_next1_5, %._crit_edge69 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="1338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %h5 = phi i5 [ %h5_cast_mid2, %._crit_edge69 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="1339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %w6 = phi i5 [ %w_25, %._crit_edge69 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="1340" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten12 = icmp eq i13 %indvar_flatten8, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten12"/></StgValue>
</operation>

<operation id="1341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next1_6 = add i13 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_6"/></StgValue>
</operation>

<operation id="1342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten12, label %3, label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61:2  %exitcond_flatten13 = icmp eq i10 %indvar_flatten9, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten13"/></StgValue>
</operation>

<operation id="1344" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge69:2  %indvar_flatten21_op = add i10 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1345" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge69:3  %indvar_flatten_next1_5 = select i1 %exitcond_flatten13, i10 1, i10 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1346" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
<literal name="exitcond_flatten13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader61:0  %co_22 = add i5 %co4, 1

]]></Node>
<StgValue><ssdm name="co_22"/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61:3  %h5_mid = select i1 %exitcond_flatten13, i5 1, i5 %h5

]]></Node>
<StgValue><ssdm name="h5_mid"/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:4  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten13, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader61:5  %exitcond21 = icmp eq i5 %w6, -15

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:6  %exitcond_mid = and i1 %exitcond21, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61:7  %co4_mid2 = select i1 %exitcond_flatten13, i5 %co_22, i5 %co4

]]></Node>
<StgValue><ssdm name="co4_mid2"/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader61:8  %h_1 = add i5 %h5_mid, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:9  %tmp_414 = or i1 %exitcond_mid, %exitcond_flatten13

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61:10  %w6_mid2 = select i1 %tmp_414, i5 1, i5 %w6

]]></Node>
<StgValue><ssdm name="w6_mid2"/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61:11  %h5_cast_mid2 = select i1 %exitcond_mid, i5 %h_1, i5 %h5_mid

]]></Node>
<StgValue><ssdm name="h5_cast_mid2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader61:12  %tmp_1334 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h5_cast_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="1357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="9">
<![CDATA[
.preheader61:13  %p_shl8_cast = zext i9 %tmp_1334 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="1358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader61:14  %tmp_1341 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h5_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="1359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="6">
<![CDATA[
.preheader61:15  %p_shl9_cast = zext i6 %tmp_1341 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="1360" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61:16  %tmp_415 = add i10 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="10" op_0_bw="5">
<![CDATA[
.preheader61:17  %w6_cast_cast = zext i5 %w6_mid2 to i10

]]></Node>
<StgValue><ssdm name="w6_cast_cast"/></StgValue>
</operation>

<operation id="1362" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61:18  %tmp_416 = add i10 %w6_cast_cast, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="10">
<![CDATA[
.preheader61:19  %tmp_1336_cast = zext i10 %tmp_416 to i32

]]></Node>
<StgValue><ssdm name="tmp_1336_cast"/></StgValue>
</operation>

<operation id="1364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:20  %buffer1_1_24_16x16_p_143 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_143"/></StgValue>
</operation>

<operation id="1365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:21  %buffer1_1_24_16x16_p_144 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_144"/></StgValue>
</operation>

<operation id="1366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:22  %buffer1_1_24_16x16_p_145 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_145"/></StgValue>
</operation>

<operation id="1367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:23  %buffer1_1_24_16x16_p_146 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_146"/></StgValue>
</operation>

<operation id="1368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:24  %buffer1_1_24_16x16_p_147 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_147"/></StgValue>
</operation>

<operation id="1369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:25  %buffer1_1_24_16x16_p_148 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_148"/></StgValue>
</operation>

<operation id="1370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:26  %buffer1_1_24_16x16_p_149 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_149"/></StgValue>
</operation>

<operation id="1371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:27  %buffer1_1_24_16x16_p_150 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_150"/></StgValue>
</operation>

<operation id="1372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:28  %buffer1_1_24_16x16_p_151 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_151"/></StgValue>
</operation>

<operation id="1373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:29  %buffer1_1_24_16x16_p_152 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_152"/></StgValue>
</operation>

<operation id="1374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:30  %buffer1_1_24_16x16_p_153 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_153"/></StgValue>
</operation>

<operation id="1375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:31  %buffer1_1_24_16x16_p_154 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_154"/></StgValue>
</operation>

<operation id="1376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:32  %buffer1_1_24_16x16_p_155 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_155"/></StgValue>
</operation>

<operation id="1377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:33  %buffer1_1_24_16x16_p_156 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_156"/></StgValue>
</operation>

<operation id="1378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:34  %buffer1_1_24_16x16_p_157 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_157"/></StgValue>
</operation>

<operation id="1379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:35  %buffer1_1_24_16x16_p_158 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_158"/></StgValue>
</operation>

<operation id="1380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:36  %buffer1_1_24_16x16_p_159 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_159"/></StgValue>
</operation>

<operation id="1381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:37  %buffer1_1_24_16x16_p_160 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_160"/></StgValue>
</operation>

<operation id="1382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:38  %buffer1_1_24_16x16_p_161 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_161"/></StgValue>
</operation>

<operation id="1383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:39  %buffer1_1_24_16x16_p_162 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_162"/></StgValue>
</operation>

<operation id="1384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:40  %buffer1_1_24_16x16_p_163 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_163"/></StgValue>
</operation>

<operation id="1385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:41  %buffer1_1_24_16x16_p_164 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_164"/></StgValue>
</operation>

<operation id="1386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:42  %buffer1_1_24_16x16_p_165 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_165"/></StgValue>
</operation>

<operation id="1387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:43  %buffer1_1_24_16x16_p_166 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_1336_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_166"/></StgValue>
</operation>

<operation id="1388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader61:44  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1389" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:46  %buffer1_1_24_16x16_p_167 = load i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_167"/></StgValue>
</operation>

<operation id="1390" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:47  %buffer1_1_24_16x16_p_168 = load i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_168"/></StgValue>
</operation>

<operation id="1391" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:48  %buffer1_1_24_16x16_p_169 = load i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_169"/></StgValue>
</operation>

<operation id="1392" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:49  %buffer1_1_24_16x16_p_170 = load i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_170"/></StgValue>
</operation>

<operation id="1393" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:50  %buffer1_1_24_16x16_p_171 = load i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_171"/></StgValue>
</operation>

<operation id="1394" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:51  %buffer1_1_24_16x16_p_172 = load i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_172"/></StgValue>
</operation>

<operation id="1395" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:52  %buffer1_1_24_16x16_p_173 = load i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_173"/></StgValue>
</operation>

<operation id="1396" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:53  %buffer1_1_24_16x16_p_174 = load i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_174"/></StgValue>
</operation>

<operation id="1397" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:54  %buffer1_1_24_16x16_p_175 = load i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_175"/></StgValue>
</operation>

<operation id="1398" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:55  %buffer1_1_24_16x16_p_176 = load i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_176"/></StgValue>
</operation>

<operation id="1399" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:56  %buffer1_1_24_16x16_p_177 = load i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_177"/></StgValue>
</operation>

<operation id="1400" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:57  %buffer1_1_24_16x16_p_178 = load i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_178"/></StgValue>
</operation>

<operation id="1401" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:58  %buffer1_1_24_16x16_p_179 = load i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_179"/></StgValue>
</operation>

<operation id="1402" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:59  %buffer1_1_24_16x16_p_180 = load i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_180"/></StgValue>
</operation>

<operation id="1403" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:60  %buffer1_1_24_16x16_p_181 = load i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_181"/></StgValue>
</operation>

<operation id="1404" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:61  %buffer1_1_24_16x16_p_182 = load i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_182"/></StgValue>
</operation>

<operation id="1405" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:62  %buffer1_1_24_16x16_p_183 = load i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_183"/></StgValue>
</operation>

<operation id="1406" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:63  %buffer1_1_24_16x16_p_184 = load i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_184"/></StgValue>
</operation>

<operation id="1407" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:64  %buffer1_1_24_16x16_p_185 = load i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_185"/></StgValue>
</operation>

<operation id="1408" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:65  %buffer1_1_24_16x16_p_186 = load i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_186"/></StgValue>
</operation>

<operation id="1409" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:66  %buffer1_1_24_16x16_p_187 = load i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_187"/></StgValue>
</operation>

<operation id="1410" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:67  %buffer1_1_24_16x16_p_188 = load i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_188"/></StgValue>
</operation>

<operation id="1411" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:68  %buffer1_1_24_16x16_p_189 = load i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_189"/></StgValue>
</operation>

<operation id="1412" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:69  %buffer1_1_24_16x16_p_190 = load i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_190"/></StgValue>
</operation>

<operation id="1413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge69:0  %empty_332 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1414" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge69:1  %w_25 = add i5 %w6_mid2, 1

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>

<operation id="1415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge69:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:1  %empty_333 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader61:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:46  %buffer1_1_24_16x16_p_167 = load i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_167"/></StgValue>
</operation>

<operation id="1419" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:47  %buffer1_1_24_16x16_p_168 = load i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_168"/></StgValue>
</operation>

<operation id="1420" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:48  %buffer1_1_24_16x16_p_169 = load i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_169"/></StgValue>
</operation>

<operation id="1421" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:49  %buffer1_1_24_16x16_p_170 = load i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_170"/></StgValue>
</operation>

<operation id="1422" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:50  %buffer1_1_24_16x16_p_171 = load i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_171"/></StgValue>
</operation>

<operation id="1423" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:51  %buffer1_1_24_16x16_p_172 = load i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_172"/></StgValue>
</operation>

<operation id="1424" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:52  %buffer1_1_24_16x16_p_173 = load i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_173"/></StgValue>
</operation>

<operation id="1425" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:53  %buffer1_1_24_16x16_p_174 = load i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_174"/></StgValue>
</operation>

<operation id="1426" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:54  %buffer1_1_24_16x16_p_175 = load i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_175"/></StgValue>
</operation>

<operation id="1427" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:55  %buffer1_1_24_16x16_p_176 = load i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_176"/></StgValue>
</operation>

<operation id="1428" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:56  %buffer1_1_24_16x16_p_177 = load i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_177"/></StgValue>
</operation>

<operation id="1429" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:57  %buffer1_1_24_16x16_p_178 = load i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_178"/></StgValue>
</operation>

<operation id="1430" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:58  %buffer1_1_24_16x16_p_179 = load i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_179"/></StgValue>
</operation>

<operation id="1431" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:59  %buffer1_1_24_16x16_p_180 = load i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_180"/></StgValue>
</operation>

<operation id="1432" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:60  %buffer1_1_24_16x16_p_181 = load i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_181"/></StgValue>
</operation>

<operation id="1433" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:61  %buffer1_1_24_16x16_p_182 = load i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_182"/></StgValue>
</operation>

<operation id="1434" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:62  %buffer1_1_24_16x16_p_183 = load i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_183"/></StgValue>
</operation>

<operation id="1435" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:63  %buffer1_1_24_16x16_p_184 = load i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_184"/></StgValue>
</operation>

<operation id="1436" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:64  %buffer1_1_24_16x16_p_185 = load i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_185"/></StgValue>
</operation>

<operation id="1437" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:65  %buffer1_1_24_16x16_p_186 = load i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_186"/></StgValue>
</operation>

<operation id="1438" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:66  %buffer1_1_24_16x16_p_187 = load i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_187"/></StgValue>
</operation>

<operation id="1439" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:67  %buffer1_1_24_16x16_p_188 = load i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_188"/></StgValue>
</operation>

<operation id="1440" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:68  %buffer1_1_24_16x16_p_189 = load i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_189"/></StgValue>
</operation>

<operation id="1441" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="9">
<![CDATA[
.preheader61:69  %buffer1_1_24_16x16_p_190 = load i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_190"/></StgValue>
</operation>

<operation id="1442" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader61:70  %tmp_103 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_167, i8 %buffer1_1_24_16x16_p_168, i8 %buffer1_1_24_16x16_p_169, i8 %buffer1_1_24_16x16_p_170, i8 %buffer1_1_24_16x16_p_171, i8 %buffer1_1_24_16x16_p_172, i8 %buffer1_1_24_16x16_p_173, i8 %buffer1_1_24_16x16_p_174, i8 %buffer1_1_24_16x16_p_175, i8 %buffer1_1_24_16x16_p_176, i8 %buffer1_1_24_16x16_p_177, i8 %buffer1_1_24_16x16_p_178, i8 %buffer1_1_24_16x16_p_179, i8 %buffer1_1_24_16x16_p_180, i8 %buffer1_1_24_16x16_p_181, i8 %buffer1_1_24_16x16_p_182, i8 %buffer1_1_24_16x16_p_183, i8 %buffer1_1_24_16x16_p_184, i8 %buffer1_1_24_16x16_p_185, i8 %buffer1_1_24_16x16_p_186, i8 %buffer1_1_24_16x16_p_187, i8 %buffer1_1_24_16x16_p_188, i8 %buffer1_1_24_16x16_p_189, i8 %buffer1_1_24_16x16_p_190, i5 %co4_mid2)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader61:71  %tmp_1342 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_103, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="1444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:72  br i1 %tmp_1342, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %co4_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670:0  br label %._crit_edge69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
