/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [29:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [45:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [32:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_31z;
  wire [26:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [4:0] celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_3z[5] ? in_data[118] : celloutsig_1_6z;
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_36z = ~celloutsig_0_6z[0];
  assign celloutsig_0_53z = ~celloutsig_0_10z[14];
  assign celloutsig_1_11z = ~celloutsig_1_0z;
  assign celloutsig_1_16z = ~celloutsig_1_14z;
  assign celloutsig_0_49z = ~((celloutsig_0_26z | celloutsig_0_31z[1]) & (celloutsig_0_16z[5] | celloutsig_0_19z[2]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_2z) & (celloutsig_1_1z[4] | celloutsig_1_3z[4]));
  assign celloutsig_0_17z = ~((_00_ | celloutsig_0_3z) & (celloutsig_0_4z[7] | celloutsig_0_16z[2]));
  assign celloutsig_0_9z = celloutsig_0_0z + celloutsig_0_0z;
  assign celloutsig_1_3z = { in_data[122], celloutsig_1_1z } + { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_32z = { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_6z } + { celloutsig_0_15z[13:4], celloutsig_0_6z, celloutsig_0_27z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 30'h00000000;
    else _02_ <= { celloutsig_0_6z[9:2], celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_34z };
  reg [4:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _16_ <= 5'h00;
    else _16_ <= in_data[8:4];
  assign { _01_[4:3], _00_, _01_[1:0] } = _16_;
  assign celloutsig_0_38z = { _00_, _01_[1:0] } > celloutsig_0_16z[10:8];
  assign celloutsig_0_47z = { celloutsig_0_28z[13], celloutsig_0_43z } > { _02_[21:18], celloutsig_0_38z, celloutsig_0_37z };
  assign celloutsig_0_54z = celloutsig_0_28z[5:3] > { celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_50z };
  assign celloutsig_1_14z = celloutsig_1_4z[4:2] > { celloutsig_1_8z[1:0], celloutsig_1_13z };
  assign celloutsig_0_25z = { celloutsig_0_4z[11:9], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_5z } > { _01_[3], _00_, _01_[4:3], _00_, _01_[1:0], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[126:117] <= in_data[151:142];
  assign celloutsig_1_2z = in_data[139:133] <= { in_data[152:147], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[12:10], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z } <= in_data[137:131];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_16z } <= { celloutsig_1_4z[10:8], celloutsig_1_14z };
  assign celloutsig_0_18z = { celloutsig_0_4z[14], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z } <= { celloutsig_0_7z[2:1], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[27:25] && in_data[64:62];
  assign celloutsig_0_5z = in_data[39:37] && { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_93z = { celloutsig_0_64z, celloutsig_0_9z, celloutsig_0_14z } && { celloutsig_0_69z[3:0], celloutsig_0_65z };
  assign celloutsig_1_5z = in_data[148:131] && { in_data[153:137], celloutsig_1_0z };
  assign celloutsig_0_34z = in_data[77] & ~(celloutsig_0_32z[13]);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_4z[7]);
  assign celloutsig_0_94z = celloutsig_0_14z & ~(celloutsig_0_10z[10]);
  assign celloutsig_1_13z = celloutsig_1_12z[5] & ~(celloutsig_1_5z);
  assign celloutsig_0_20z = celloutsig_0_5z & ~(_01_[1]);
  assign celloutsig_0_4z = in_data[63:49] % { 1'h1, in_data[61:48] };
  assign celloutsig_0_0z = in_data[34] ? in_data[54:52] : in_data[39:37];
  assign celloutsig_0_65z = { celloutsig_0_21z[21:20], celloutsig_0_53z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_20z } != celloutsig_0_16z[10:0];
  assign celloutsig_0_6z = ~ celloutsig_0_4z[14:1];
  assign celloutsig_0_69z = ~ { celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_49z };
  assign celloutsig_0_12z = ~ celloutsig_0_6z[5:2];
  assign celloutsig_0_50z = ~^ celloutsig_0_29z[6:3];
  assign celloutsig_0_64z = ~^ { _00_, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_54z };
  assign celloutsig_0_14z = ~^ celloutsig_0_6z[13:1];
  assign celloutsig_0_1z = ~^ { in_data[58:36], celloutsig_0_0z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_10z[24:15], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_23z = ^ { celloutsig_0_4z[14:11], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_28z[10:9], celloutsig_0_23z, _01_[4:3], _00_, _01_[1:0] } >> { celloutsig_0_32z[13], celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_37z };
  assign celloutsig_1_4z = { in_data[118:114], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[131:125], celloutsig_1_3z };
  assign celloutsig_0_16z = celloutsig_0_15z[13:2] >> { celloutsig_0_15z[9:4], celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_10z[34:29], celloutsig_0_12z } >> celloutsig_0_29z[12:3];
  assign celloutsig_1_1z = in_data[145:140] >> in_data[101:96];
  assign celloutsig_1_12z = { celloutsig_1_4z[9:7], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z } >> { celloutsig_1_4z[12:6], celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_1z[3:0] >> { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_24z = in_data[82:73] >> { celloutsig_0_14z, celloutsig_0_12z, _01_[4:3], _00_, _01_[1:0] };
  assign celloutsig_0_27z = celloutsig_0_6z[5:3] >> { celloutsig_0_12z[1:0], celloutsig_0_22z };
  assign celloutsig_0_29z = { celloutsig_0_25z, celloutsig_0_28z } >> { celloutsig_0_15z[9:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[88:63], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z } <<< { in_data[16:0], celloutsig_0_6z, celloutsig_0_3z, _01_[4:3], _00_, _01_[1:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_1z } <<< { _01_[3], _00_, _01_[1] };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } >>> celloutsig_0_4z[5:0];
  assign celloutsig_0_13z = { celloutsig_0_11z[4:1], celloutsig_0_3z, celloutsig_0_5z } >>> celloutsig_0_6z[7:2];
  assign celloutsig_0_21z = celloutsig_0_10z[35:3] >>> { celloutsig_0_10z[27:1], celloutsig_0_13z };
  assign celloutsig_1_8z = in_data[154:149] ~^ { celloutsig_1_1z[4:0], celloutsig_1_6z };
  assign celloutsig_0_15z = { in_data[83:74], celloutsig_0_12z } ~^ { celloutsig_0_4z[12:0], celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_11z[5:3] ^ { celloutsig_0_24z[8:7], celloutsig_0_25z };
  assign celloutsig_0_37z = { celloutsig_0_19z, celloutsig_0_23z } ^ celloutsig_0_4z[14:11];
  assign celloutsig_0_28z = { celloutsig_0_4z[11:1], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_14z } ^ celloutsig_0_6z;
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_22z = ~((celloutsig_0_10z[13] & celloutsig_0_5z) | (celloutsig_0_18z & in_data[54]));
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
