// Seed: 146700555
`timescale 1ps / 1ps
`define pp_0 0
module module_0;
  logic id_0;
  assign id_0 = 1'b0;
  logic id_1;
  logic id_2;
  type_5(
      id_1, 1
  ); type_6(
      1, 1 - 1, id_1, id_0, 1
  );
endmodule
