Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 03 10:33:08 2024
| Host         : DESKTOP-D2C712Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              66 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------+------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------+------------------+------------------+----------------+
|  clk_cpu          |                     |                  |                1 |              1 |
|  seg7x16/seg7_clk |                     | reset_IBUF       |                2 |              3 |
|  clk_cpu          | pcpu_inst/cpu_state | reset_IBUF       |                2 |              8 |
|  clk_in_IBUF_BUFG |                     | reset_IBUF       |               28 |             63 |
+-------------------+---------------------+------------------+------------------+----------------+


