@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN115 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2748:19:2748:27|Removing instance U_lfsr128 (in view: work.data_gen_chk_uniq_1(verilog)) of type view:work.lfsr128_uniq_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2789:19:2789:30|Removing instance U_lfsr128exp (in view: work.data_gen_chk_uniq_1(verilog)) of type view:work.lfsr128_uniq_2(verilog) because it does not drive other instances.
