// Seed: 2647574089
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    output tri0 id_8,
    id_16,
    id_17,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    output wire id_13,
    output tri1 id_14
);
  wire  id_18;
  wire  id_19;
  wor   id_20 = -1;
  uwire id_21 = 1 >> id_5 & -1, id_22;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wor   id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.id_22 = 0;
endmodule
