// Seed: 1478134847
module module_0 (
    output wand  id_0,
    output wire  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri   id_6
    , id_8
);
  wire id_9, id_10, id_11, id_12, id_13, id_14;
  always_ff #1 begin
    #id_15 begin
      if (1) id_1 = 1;
    end
    wait (1'b0);
  end
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2
);
  assign #id_4 id_0 = id_2;
  module_0(
      id_0, id_0, id_1, id_0, id_2, id_1, id_0
  );
endmodule
