m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_proj/ddr_example_design/simulation/verilog/mentor
vaddr_cmd_pad_m10
Z0 !s110 1533715538
!i10b 1
!s100 gmOT:>ahnFX2[Bi=]dKg33
IRaKTZeKlfa?@GP?^B[UKU0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ddr_example_design/simulation/verilog/mentor
Z3 w1531971802
Z4 8./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_pads_m10.v
Z5 F./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_pads_m10.v
L0 418
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1533715538.000000
Z8 !s107 ./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_pads_m10.v|
Z9 !s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_pads_m10.v|
!i113 1
Z10 tCvgOpt 0
vaddr_gen
Z11 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z12 DXx4 work 18 driver_definitions 0 22 GXnb<bH0?njd?P;XSOe1;0
Z13 !s110 1533715527
!i10b 1
!s100 eijZXG=^Tm568LHcCQgYF1
IaGk7[ZMIahg[_@1H>f1:a0
R1
!s105 addr_gen_sv_unit
S1
R2
Z14 w1531971858
8./../submodules/addr_gen.sv
F./../submodules/addr_gen.sv
Z15 L0 21
R6
r1
!s85 0
31
Z16 !s108 1533715527.000000
!s107 ./../submodules/addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/addr_gen.sv|
!i113 1
o-sv
R10
vafi_mux_ddr3_ddrx
Z17 !s110 1533715537
!i10b 1
!s100 ILhb4@0=ohziMh15]XClk2
IKHi6jaW?BkgE:U9^3^A>M0
R1
R2
R3
8./../submodules/afi_mux_ddr3_ddrx.v
F./../submodules/afi_mux_ddr3_ddrx.v
Z18 L0 23
R6
r1
!s85 0
31
Z19 !s108 1533715537.000000
!s107 ./../submodules/afi_mux_ddr3_ddrx.v|
!s90 -reportprogress|300|./../submodules/afi_mux_ddr3_ddrx.v|
!i113 1
R10
valt_mem_ddrx_addr_cmd
Z20 !s110 1533715521
!i10b 1
!s100 ^LCz[zP>7PP_1>lSXaM>C2
I3ffd;B2kd4TQf`iII9i[G3
R1
R2
R14
8./../submodules/alt_mem_ddrx_addr_cmd.v
F./../submodules/alt_mem_ddrx_addr_cmd.v
Z21 L0 27
R6
r1
!s85 0
31
Z22 !s108 1533715521.000000
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_addr_cmd.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_addr_cmd.v|
!i113 1
Z23 !s92 +incdir+./..//submodules/
R10
valt_mem_ddrx_addr_cmd_wrap
R20
!i10b 1
!s100 L9^K8benP=;jbfn3WBHm`3
I<1?gC_o8MF`?KPXPZ^B^W2
R1
R2
R14
8./../submodules/alt_mem_ddrx_addr_cmd_wrap.v
F./../submodules/alt_mem_ddrx_addr_cmd_wrap.v
R15
R6
r1
!s85 0
31
R22
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_addr_cmd_wrap.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_addr_cmd_wrap.v|
!i113 1
R23
R10
valt_mem_ddrx_arbiter
Z24 !s110 1533715522
!i10b 1
!s100 zAlg]dMKOd6G8R1CLN:on1
I7lD;6nod8m[>S=kn0IIiP2
R1
R2
R14
8./../submodules/alt_mem_ddrx_arbiter.v
F./../submodules/alt_mem_ddrx_arbiter.v
Z25 L0 18
R6
r1
!s85 0
31
Z26 !s108 1533715522.000000
!s107 ./../submodules/alt_mem_ddrx_arbiter.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_arbiter.v|
!i113 1
R23
R10
valt_mem_ddrx_axi_st_converter
Z27 !s110 1533715525
!i10b 1
!s100 XR6zHjZCcAF>Rj45hfGJ62
IJn4k14PkgO?=NWLRV<Q6M3
R1
R2
R14
8./../submodules/alt_mem_ddrx_axi_st_converter.v
F./../submodules/alt_mem_ddrx_axi_st_converter.v
Z28 L0 15
R6
r1
!s85 0
31
Z29 !s108 1533715525.000000
!s107 ./../submodules/alt_mem_ddrx_axi_st_converter.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_axi_st_converter.v|
!i113 1
R23
R10
valt_mem_ddrx_buffer
Z30 !s110 1533715523
!i10b 1
!s100 1gf7TNaLz>RXG7oXcCGm80
IVo6z7ALC1gT8`GB`ni:A52
R1
R2
R14
8./../submodules/alt_mem_ddrx_buffer.v
F./../submodules/alt_mem_ddrx_buffer.v
Z31 L0 17
R6
r1
!s85 0
31
Z32 !s108 1533715523.000000
!s107 ./../submodules/alt_mem_ddrx_buffer.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_buffer.v|
!i113 1
R23
R10
valt_mem_ddrx_buffer_manager
R30
!i10b 1
!s100 D43FQV]UnzLkZZdC_Ol_R1
IVTf:8>o_Ce[CKmFz?k0K@3
R1
R2
R14
8./../submodules/alt_mem_ddrx_buffer_manager.v
F./../submodules/alt_mem_ddrx_buffer_manager.v
R31
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_buffer_manager.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_buffer_manager.v|
!i113 1
R23
R10
valt_mem_ddrx_burst_gen
R24
!i10b 1
!s100 DSc0VWNhZcZKifinD5=8h1
I4?`Eg2:Hj_lA?=^]XR>Pb0
R1
R2
R14
8./../submodules/alt_mem_ddrx_burst_gen.v
F./../submodules/alt_mem_ddrx_burst_gen.v
Z33 L0 20
R6
r1
!s85 0
31
R26
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_burst_gen.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_burst_gen.v|
!i113 1
R23
R10
valt_mem_ddrx_burst_tracking
R30
!i10b 1
!s100 2E7Mnbk@k9XP9RLh1]H9;1
I?d:M2U7`TW9CdZcLI=XoM0
R1
R2
R14
8./../submodules/alt_mem_ddrx_burst_tracking.v
F./../submodules/alt_mem_ddrx_burst_tracking.v
Z34 L0 19
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_burst_tracking.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_burst_tracking.v|
!i113 1
R23
R10
valt_mem_ddrx_cmd_gen
R24
!i10b 1
!s100 :7c:GZ[ScY]jG^6@o>2IM0
I0HND;YcJ0Oe6DMziFW]?X0
R1
R2
R14
8./../submodules/alt_mem_ddrx_cmd_gen.v
F./../submodules/alt_mem_ddrx_cmd_gen.v
R33
R6
r1
!s85 0
31
R26
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_cmd_gen.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_cmd_gen.v|
!i113 1
R23
R10
valt_mem_ddrx_controller
Z35 !s110 1533715526
!i10b 1
!s100 AG0QKkJTY024OdJRzO`a;2
IeX7L1CFSJUcF>2hUeIozF1
R1
R2
R14
8./../submodules/alt_mem_ddrx_controller.v
F./../submodules/alt_mem_ddrx_controller.v
R31
R6
r1
!s85 0
31
Z36 !s108 1533715526.000000
!s107 ./../submodules/alt_mem_ddrx_controller.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_controller.v|
!i113 1
R23
R10
valt_mem_ddrx_controller_st_top
R35
!i10b 1
!s100 VE3bH>U<;fPGHbA_LBo>U0
I83_HMQPfhWjIo`jdQQMO01
R1
R2
R14
8./../submodules/alt_mem_ddrx_controller_st_top.v
F./../submodules/alt_mem_ddrx_controller_st_top.v
Z37 L0 24
R6
r1
!s85 0
31
R36
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_controller_st_top.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_controller_st_top.v|
!i113 1
R23
R10
valt_mem_ddrx_csr
R30
!i10b 1
!s100 TnolJ1jba`YfgYo0@GaiG3
IYBd?03>DY97:^5g9C_C^X0
R1
R2
R14
8./../submodules/alt_mem_ddrx_csr.v
F./../submodules/alt_mem_ddrx_csr.v
R25
R6
r1
!s85 0
31
R26
!s107 ./../submodules/alt_mem_ddrx_csr.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_csr.v|
!i113 1
R23
R10
valt_mem_ddrx_dataid_manager
R30
!i10b 1
!s100 @hRVRPN:U9J1jhGmBOzob1
Iz1E^]9jPa3=MeWe3>oSeQ3
R1
R2
R14
8./../submodules/alt_mem_ddrx_dataid_manager.v
F./../submodules/alt_mem_ddrx_dataid_manager.v
R34
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_dataid_manager.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_dataid_manager.v|
!i113 1
R23
R10
valt_mem_ddrx_ddr2_odt_gen
R20
!i10b 1
!s100 >dCVR@FVfP=>HgfOTJP?K1
I_PIYU^AhM=V_0HUzLBTCY3
R1
R2
R14
8./../submodules/alt_mem_ddrx_ddr2_odt_gen.v
F./../submodules/alt_mem_ddrx_ddr2_odt_gen.v
R15
R6
r1
!s85 0
31
R22
!s107 ./../submodules/alt_mem_ddrx_ddr2_odt_gen.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ddr2_odt_gen.v|
!i113 1
R23
R10
valt_mem_ddrx_ddr3_odt_gen
R20
!i10b 1
!s100 QBOMOoml8jXVPb=EEjAHg2
IY0HB::B2amjk<nn4;Xea?3
R1
R2
R14
8./../submodules/alt_mem_ddrx_ddr3_odt_gen.v
F./../submodules/alt_mem_ddrx_ddr3_odt_gen.v
R25
R6
r1
!s85 0
31
R22
!s107 ./../submodules/alt_mem_ddrx_ddr3_odt_gen.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ddr3_odt_gen.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder
Z38 !s110 1533715524
!i10b 1
!s100 nz@P27k9S3Nn>O@M8PLRU1
I<<;=E>jSNbDO:WcTR^;j`2
R1
R2
R14
8./../submodules/alt_mem_ddrx_ecc_decoder.v
F./../submodules/alt_mem_ddrx_ecc_decoder.v
R25
R6
r1
!s85 0
31
Z39 !s108 1533715524.000000
!s107 ./../submodules/alt_mem_ddrx_ecc_decoder.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_decoder.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_32
R38
!i10b 1
!s100 5870e8Iz`?99RRLCoRURH0
IAm=88gZGdGDM5Go]Rej:R2
R1
R2
R14
Z40 8./../submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
Z41 F./../submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
L0 412
R6
r1
!s85 0
31
R39
Z42 !s107 ./../submodules/alt_mem_ddrx_ecc_decoder_32_syn.v|
Z43 !s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_decoder_32_syn.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_32_altecc_decoder
R38
!i10b 1
!s100 ^HXVC66I?WkPXcJVUN_6e2
Ig_XP2Fn]P0Q?@f3`NM64H2
R1
R2
R14
R40
R41
L0 238
R6
r1
!s85 0
31
R39
R42
R43
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_32_decode
R38
!i10b 1
!s100 IKVMKf;1^CXfXMmK63OMD2
IBe0khICnE[fRP]UbX6Q7;0
R1
R2
R14
R40
R41
Z44 L0 63
R6
r1
!s85 0
31
R39
R42
R43
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_64
R38
!i10b 1
!s100 [_;nMOa3eSc]gc@lU7ze80
I@S`4RdWVoG8S9Eie?73BR1
R1
R2
R14
Z45 8./../submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
Z46 F./../submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
L0 630
R6
r1
!s85 0
31
R39
Z47 !s107 ./../submodules/alt_mem_ddrx_ecc_decoder_64_syn.v|
Z48 !s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_decoder_64_syn.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_64_altecc_decoder
R38
!i10b 1
!s100 TZ<O_AnK6:;c5TSG6?RKc1
IH?F<40Ic=S0ZkSDQ^JLgc2
R1
R2
R14
R45
R46
L0 390
R6
r1
!s85 0
31
R39
R47
R48
!i113 1
R23
R10
valt_mem_ddrx_ecc_decoder_64_decode
R38
!i10b 1
!s100 W8K?CZH`:WhfBRAAkoMFP0
IG94MTYN7bOSWhFC>6Gm1d0
R1
R2
R14
R45
R46
R44
R6
r1
!s85 0
31
R39
R47
R48
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder
R38
!i10b 1
!s100 adRQ<oUkjJiRe_SN2H:<h2
IzKb3QaTdAch9<S2Lh;8]m1
R1
R2
R14
8./../submodules/alt_mem_ddrx_ecc_encoder.v
F./../submodules/alt_mem_ddrx_ecc_encoder.v
R25
R6
r1
!s85 0
31
R39
!s107 ./../submodules/alt_mem_ddrx_ecc_encoder.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_encoder.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder_32
R27
!i10b 1
!s100 K;R@TnNZi6WTX2>YcY^=Y0
IeXzYUN:4QPTiOLRT8jYkl2
R1
R2
R14
Z49 8./../submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
Z50 F./../submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
L0 229
R6
r1
!s85 0
31
R39
Z51 !s107 ./../submodules/alt_mem_ddrx_ecc_encoder_32_syn.v|
Z52 !s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_encoder_32_syn.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder_32_altecc_encoder
R27
!i10b 1
!s100 VB^KBXJEK?NZkfCYnPQ2N1
IooLP]HQ5WTgH>fbaC:<Oz1
R1
R2
R14
R49
R50
Z53 L0 59
R6
r1
!s85 0
31
R39
R51
R52
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder_64
R27
!i10b 1
!s100 dHH9;1ZBX[4OnSk2JkoIh1
IK8HGLYf3J3]fNj7_X6<^;1
R1
R2
R14
Z54 8./../submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
Z55 F./../submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
L0 328
R6
r1
!s85 0
31
R29
Z56 !s107 ./../submodules/alt_mem_ddrx_ecc_encoder_64_syn.v|
Z57 !s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_encoder_64_syn.v|
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder_64_altecc_encoder
R27
!i10b 1
!s100 ?mmRLHV^Ed_9i:j4DT]0M0
Ic^5oaR@BK]>o[hDJjV7Ca2
R1
R2
R14
R54
R55
R53
R6
r1
!s85 0
31
R29
R56
R57
!i113 1
R23
R10
valt_mem_ddrx_ecc_encoder_decoder_wrapper
R27
!i10b 1
!s100 9DWIfefCP=W6I2ifNN]0:0
I7[Tdc6Lcel1C65]:l88Go3
R1
R2
R14
8./../submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
F./../submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
R25
R6
r1
!s85 0
31
R29
!s107 ./../submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v|
!i113 1
R23
R10
valt_mem_ddrx_fifo
R30
!i10b 1
!s100 VN?9f=1d8afS2afFZG`lB2
IQldU;1j5DFULoD6=WiLjI0
R1
R2
R14
8./../submodules/alt_mem_ddrx_fifo.v
F./../submodules/alt_mem_ddrx_fifo.v
R31
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_fifo.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_fifo.v|
!i113 1
R23
R10
valt_mem_ddrx_input_if
R27
!i10b 1
!s100 E@MT`haUe9FWW3NUZJm>D1
ICM8JlVTJbeLmP]fdH[2eD0
R1
R2
R14
8./../submodules/alt_mem_ddrx_input_if.v
F./../submodules/alt_mem_ddrx_input_if.v
R28
R6
r1
!s85 0
31
R29
!s107 ./../submodules/alt_mem_ddrx_input_if.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_input_if.v|
!i113 1
R23
R10
valt_mem_ddrx_list
R30
!i10b 1
!s100 3@ZHKg_:WVb9KlzMHKM?;0
IOR@2eCM@Yf9Sg?afSG_Sh2
R1
R2
R14
8./../submodules/alt_mem_ddrx_list.v
F./../submodules/alt_mem_ddrx_list.v
R34
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_list.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_list.v|
!i113 1
R23
R10
valt_mem_ddrx_lpddr2_addr_cmd
R20
!i10b 1
!s100 BEHc:P^cSYFh;ENb^YIab3
IgS4[R7LAYSk1<ZdaP[S<_1
R1
R2
R14
8./../submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
F./../submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
R18
R6
r1
!s85 0
31
R22
!s107 ./../submodules/alt_mem_ddrx_lpddr2_addr_cmd.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_lpddr2_addr_cmd.v|
!i113 1
R23
R10
valt_mem_ddrx_mm_st_converter
R20
!i10b 1
!s100 4f37MEXXdP:4]L8TF9KTH1
IZ2j7;FOXB7APm=BC<RD8Z0
R1
R2
R14
8./../submodules/alt_mem_ddrx_mm_st_converter.v
F./../submodules/alt_mem_ddrx_mm_st_converter.v
L0 26
R6
r1
!s85 0
31
R22
!s107 ./../submodules/alt_mem_ddrx_mm_st_converter.v|
!s90 -reportprogress|300|./../submodules/alt_mem_ddrx_mm_st_converter.v|
!i113 1
R10
valt_mem_ddrx_odt_gen
R24
!i10b 1
!s100 OGh[cSDco5^g`15<Z7ob93
Ii5aKjCSbc6JObOSQKU=;i3
R1
R2
R14
8./../submodules/alt_mem_ddrx_odt_gen.v
F./../submodules/alt_mem_ddrx_odt_gen.v
R33
R6
r1
!s85 0
31
R22
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_odt_gen.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_odt_gen.v|
!i113 1
R23
R10
valt_mem_ddrx_rank_timer
R27
!i10b 1
!s100 3WcGR^V?1cll@Q?zM]PV81
I@zeJTlVj?=:PgK[<?7hdH2
R1
R2
R14
8./../submodules/alt_mem_ddrx_rank_timer.v
F./../submodules/alt_mem_ddrx_rank_timer.v
R33
R6
r1
!s85 0
31
R29
!s107 ./../submodules/alt_mem_ddrx_rank_timer.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_rank_timer.v|
!i113 1
R23
R10
valt_mem_ddrx_rdata_path
R30
!i10b 1
!s100 P>m;5WzYzb>ccI<PnNjQS3
I9>BK@DL815>dShDUEKQom0
R1
R2
R14
8./../submodules/alt_mem_ddrx_rdata_path.v
F./../submodules/alt_mem_ddrx_rdata_path.v
R15
R6
r1
!s85 0
31
R32
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_rdata_path.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_rdata_path.v|
!i113 1
R23
R10
valt_mem_ddrx_rdwr_data_tmg
R24
!i10b 1
!s100 oa=0HeF<aZa04TKYDP>T^1
IFR:Vl[OW1Ec41`dZcPN;e1
R1
R2
R14
8./../submodules/alt_mem_ddrx_rdwr_data_tmg.v
F./../submodules/alt_mem_ddrx_rdwr_data_tmg.v
Z58 L0 35
R6
r1
!s85 0
31
R26
!s107 ./../submodules/alt_mem_ddrx_rdwr_data_tmg.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_rdwr_data_tmg.v|
!i113 1
R23
R10
valt_mem_ddrx_sideband
R27
!i10b 1
!s100 f^Cbbi`FPkBf4CRHkIDXX3
I[Z^E4:l=3]HIVA8A151h82
R1
R2
R14
8./../submodules/alt_mem_ddrx_sideband.v
F./../submodules/alt_mem_ddrx_sideband.v
R33
R6
r1
!s85 0
31
R29
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_sideband.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_sideband.v|
!i113 1
R23
R10
valt_mem_ddrx_tbp
R35
!i10b 1
!s100 AFDkCkD9?R_JgPS7mhK:O1
IL8_3gSe<SFL9XTG[XSU[D0
R1
R2
R14
8./../submodules/alt_mem_ddrx_tbp.v
F./../submodules/alt_mem_ddrx_tbp.v
R33
R6
r1
!s85 0
31
R36
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_tbp.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_tbp.v|
!i113 1
R23
R10
valt_mem_ddrx_timing_param
R35
!i10b 1
!s100 8G0>0PUahYo=ZNj9B1@ST3
Ik2OKgeN`IXbSSEzZP_:[;3
R1
R2
R14
8./../submodules/alt_mem_ddrx_timing_param.v
F./../submodules/alt_mem_ddrx_timing_param.v
R33
R6
r1
!s85 0
31
R36
!s107 ./..//submodules//alt_mem_ddrx_define.iv|./../submodules/alt_mem_ddrx_timing_param.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_timing_param.v|
!i113 1
R23
R10
valt_mem_ddrx_wdata_path
R38
!i10b 1
!s100 M=I21^FH@lZ>nKj]THWGB0
IXmbfk0T0anCVdYOCFZK3>2
R1
R2
R14
8./../submodules/alt_mem_ddrx_wdata_path.v
F./../submodules/alt_mem_ddrx_wdata_path.v
R25
R6
r1
!s85 0
31
R32
!s107 ./../submodules/alt_mem_ddrx_wdata_path.v|
!s90 -reportprogress|300|+incdir+./..//submodules/|./../submodules/alt_mem_ddrx_wdata_path.v|
!i113 1
R23
R10
valt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en
R11
Z59 !s110 1533715540
!i10b 1
!s100 lC22Eeaz8V@;d=fbFUOio3
I?JQE?V9bAePD1^A:e_miK0
R1
Z60 !s105 alt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en_sv_unit
S1
R2
Z61 w1531971784
Z62 8./../submodules/alt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv
Z63 F./../submodules/alt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv
Z64 L0 16
R6
r1
!s85 0
31
Z65 !s108 1533715540.000000
Z66 !s107 ./../submodules/alt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv|
Z67 !s90 -reportprogress|300|-sv|./../submodules/alt_mem_if_common_ddr_mem_model_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv|
!i113 1
o-sv
R10
valt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en
R11
R59
!i10b 1
!s100 jAcYaSAkVRDEGI[91o21W1
ImffOnBg:;f]WPOlReX8P]2
R1
!s105 alt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en_sv_unit
S1
R2
R61
8./../submodules/alt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv
F./../submodules/alt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv
R31
R6
r1
!s85 0
31
R65
!s107 ./../submodules/alt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv|
!s90 -reportprogress|300|-sv|./../submodules/alt_mem_if_ddr3_mem_model_top_ddr3_max10_mem_if_dm_pins_en_mem_if_dqsn_en.sv|
!i113 1
o-sv
R10
valt_mem_if_nextgen_ddr3_controller_core
R11
R35
!i10b 1
!s100 ;?Zl^iAa=<TLj9N0TNiZ<0
IiePDSMTRZeUDC=E:Xigj>3
R1
!s105 alt_mem_if_nextgen_ddr3_controller_core_sv_unit
S1
R2
R14
8./../submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
F./../submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
R25
R6
r1
!s85 0
31
R36
!s107 ./../submodules/alt_mem_if_nextgen_ddr3_controller_core.sv|
!s90 -reportprogress|300|-sv|+incdir+./..//submodules/|./../submodules/alt_mem_if_nextgen_ddr3_controller_core.sv|
!i113 1
o-sv
!s92 -sv +incdir+./..//submodules/
R10
valtera_avalon_clock_source
R11
Z68 DXx4 work 13 verbosity_pkg 0 22 f;YLHg49gPIFdV6IIIeo>1
R59
!i10b 1
!s100 h?397^eX268_:>6h>j?z]2
I1SHNjO8b=4Zl1QCIA=ko40
R1
!s105 altera_avalon_clock_source_sv_unit
S1
R2
Z69 w1531971774
8./../submodules/altera_avalon_clock_source.sv
F./../submodules/altera_avalon_clock_source.sv
R18
R6
r1
!s85 0
31
R65
!s107 ./../submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_avalon_clock_source.sv|
!i113 1
o-sv
R10
valtera_avalon_reset_source
R11
R68
R59
!i10b 1
!s100 e`V7=^0QQClC_FAdiY]3Y3
IfbZAWCPX;8WCL]T>=feR51
R1
!s105 altera_avalon_reset_source_sv_unit
S1
R2
R69
8./../submodules/altera_avalon_reset_source.sv
F./../submodules/altera_avalon_reset_source.sv
R18
R6
r1
!s85 0
31
R65
!s107 ./../submodules/altera_avalon_reset_source.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_avalon_reset_source.sv|
!i113 1
o-sv
R10
valtera_avalon_sc_fifo
Z70 !s110 1533715530
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IRKKIe?@LaR;AR[OnzPZF41
R1
R2
Z71 w1531971856
8./../submodules/altera_avalon_sc_fifo.v
F./../submodules/altera_avalon_sc_fifo.v
R15
R6
r1
!s85 0
31
Z72 !s108 1533715530.000000
!s107 ./../submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|./../submodules/altera_avalon_sc_fifo.v|
!i113 1
R10
valtera_gpio_lite
R11
Z73 !s110 1533715539
!i10b 1
!s100 mcJ@@2HNNf2oMEL5UAe@00
I8ZAnCzI4]kf5bo`[Adn7i2
R1
Z74 !s105 altera_gpio_lite_sv_unit
S1
R2
R3
Z75 8./../submodules/altera_gpio_lite.sv
Z76 F./../submodules/altera_gpio_lite.sv
L0 940
R6
r1
!s85 0
31
Z77 !s108 1533715539.000000
Z78 !s107 ./../submodules/altera_gpio_lite.sv|
Z79 !s90 -reportprogress|300|-sv|./../submodules/altera_gpio_lite.sv|
!i113 1
o-sv
R10
valtera_mem_if_checker_no_ifdef_params
R11
R59
!i10b 1
!s100 T<T2;P5GDkQhGKn@TYB@a1
IVD1W9Ib[9C;?f@?P6?GXb0
R1
!s105 altera_mem_if_checker_no_ifdef_params_sv_unit
S1
R2
R61
8./../submodules/altera_mem_if_checker_no_ifdef_params.sv
F./../submodules/altera_mem_if_checker_no_ifdef_params.sv
R31
R6
r1
!s85 0
31
R65
!s107 ./../submodules/altera_mem_if_checker_no_ifdef_params.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_mem_if_checker_no_ifdef_params.sv|
!i113 1
o-sv
R10
valtera_mem_if_sequencer_rst
R11
R70
!i10b 1
!s100 g]KA?QcU?J]L^e49]4TQI3
IS_IS`AFUig`8HcBlKi@>@2
R1
!s105 altera_mem_if_sequencer_rst_sv_unit
S1
R2
R71
8./../submodules/altera_mem_if_sequencer_rst.sv
F./../submodules/altera_mem_if_sequencer_rst.sv
R25
R6
r1
!s85 0
31
R72
!s107 ./../submodules/altera_mem_if_sequencer_rst.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_mem_if_sequencer_rst.sv|
!i113 1
o-sv
R10
valtera_merlin_arb_adder
R11
R70
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
Ibef7JanTaUNlAIBc>TL152
R1
Z80 !s105 altera_merlin_arbitrator_sv_unit
S1
R2
R71
Z81 8./../submodules/altera_merlin_arbitrator.sv
Z82 F./../submodules/altera_merlin_arbitrator.sv
L0 228
R6
r1
!s85 0
31
R72
Z83 !s107 ./../submodules/altera_merlin_arbitrator.sv|
Z84 !s90 -reportprogress|300|-sv|./../submodules/altera_merlin_arbitrator.sv|
!i113 1
o-sv
R10
valtera_merlin_arbitrator
R11
R70
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
I?llo1kP[kUd@I5VTn>YN63
R1
R80
S1
R2
R71
R81
R82
L0 103
R6
r1
!s85 0
31
R72
R83
R84
!i113 1
o-sv
R10
valtera_merlin_burst_uncompressor
R11
R70
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IQ[PfgmaKL2N1Qhikf9DNJ0
R1
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R2
R71
8./../submodules/altera_merlin_burst_uncompressor.sv
F./../submodules/altera_merlin_burst_uncompressor.sv
L0 40
R6
r1
!s85 0
31
R72
!s107 ./../submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
o-sv
R10
valtera_merlin_master_agent
R11
R70
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I2HMnljaUbTjgc7E1I^Kka3
R1
!s105 altera_merlin_master_agent_sv_unit
S1
R2
R71
8./../submodules/altera_merlin_master_agent.sv
F./../submodules/altera_merlin_master_agent.sv
L0 28
R6
r1
!s85 0
31
R72
!s107 ./../submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_merlin_master_agent.sv|
!i113 1
o-sv
R10
valtera_merlin_master_translator
R11
R70
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
IJ@Kk9o5H`K2K;TIJ3>XRD3
R1
!s105 altera_merlin_master_translator_sv_unit
S1
R2
R71
8./../submodules/altera_merlin_master_translator.sv
F./../submodules/altera_merlin_master_translator.sv
L0 32
R6
r1
!s85 0
31
R72
!s107 ./../submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_merlin_master_translator.sv|
!i113 1
o-sv
R10
valtera_merlin_slave_agent
R11
Z85 !s110 1533715531
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IVJU:4250Cg0ji7VjH4[?Q0
R1
!s105 altera_merlin_slave_agent_sv_unit
S1
R2
R71
8./../submodules/altera_merlin_slave_agent.sv
F./../submodules/altera_merlin_slave_agent.sv
L0 34
R6
r1
!s85 0
31
Z86 !s108 1533715531.000000
!s107 ./../submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_merlin_slave_agent.sv|
!i113 1
o-sv
R10
valtera_merlin_slave_translator
R11
R85
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IU6WWN80D;4o?X42MM@aY=1
R1
!s105 altera_merlin_slave_translator_sv_unit
S1
R2
R71
8./../submodules/altera_merlin_slave_translator.sv
F./../submodules/altera_merlin_slave_translator.sv
R58
R6
r1
!s85 0
31
R86
!s107 ./../submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|./../submodules/altera_merlin_slave_translator.sv|
!i113 1
o-sv
R10
valtera_reset_controller
R73
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IBRR850GhU`Lo`QhZ5_cBO2
R1
R2
Z87 w1531971791
8./../submodules/altera_reset_controller.v
F./../submodules/altera_reset_controller.v
L0 42
R6
r1
!s85 0
31
R77
!s107 ./../submodules/altera_reset_controller.v|
!s90 -reportprogress|300|./../submodules/altera_reset_controller.v|
!i113 1
R10
valtera_reset_synchronizer
R73
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IQS0Ek^M3ah?HTN<FEM`A20
R1
R2
R87
8./../submodules/altera_reset_synchronizer.v
F./../submodules/altera_reset_synchronizer.v
R37
R6
r1
!s85 0
31
R77
!s107 ./../submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|./../submodules/altera_reset_synchronizer.v|
!i113 1
R10
valtgpio_one_bit
R11
R73
!i10b 1
!s100 A<6c0iH^IYoe9^l^?>[>A2
IBD^B2;0omjboYQMJMnDWP1
R1
R74
S1
R2
R3
R75
R76
R64
R6
r1
!s85 0
31
R77
R78
R79
!i113 1
o-sv
R10
vavalon_traffic_gen_avl_use_be_avl_use_burstbegin
R11
R12
Z88 !s110 1533715529
!i10b 1
!s100 g=bjJ8M__zMX53`Q>4fzZ1
I:n`0]gSedNDXH0@GM>k6O3
R1
!s105 avalon_traffic_gen_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
R14
8./../submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv
F./../submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv
R37
R6
r1
!s85 0
31
Z89 !s108 1533715529.000000
!s107 ./../submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vblock_rw_stage_avl_use_be_avl_use_burstbegin
R11
R12
R88
!i10b 1
!s100 NFbFBY=5`;zP;Ul0C:Xag0
IC`c2Bm7Jzg45TJi[DTfFi0
R1
!s105 block_rw_stage_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
R14
8./../submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv
F./../submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv
R37
R6
r1
!s85 0
31
R89
!s107 ./../submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vburst_boundary_addr_gen
R11
R12
R13
!i10b 1
!s100 YP5KmYX>8dj@ZZaFaoRJV0
IAT15X]aF?P2M03j]SUZH<1
R1
!s105 burst_boundary_addr_gen_sv_unit
S1
R2
R14
8./../submodules/burst_boundary_addr_gen.sv
F./../submodules/burst_boundary_addr_gen.sv
R33
R6
r1
!s85 0
31
R16
!s107 ./../submodules/burst_boundary_addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/burst_boundary_addr_gen.sv|
!i113 1
o-sv
R10
vddr_example_sim
!s110 1533715541
!i10b 1
!s100 kXX3Vk@P]G7F^6jBY[ST`2
IO^HF>IRfaG]a=k@i2nf;k3
R1
R2
R69
8./../ddr_example_sim.v
F./../ddr_example_sim.v
L0 9
R6
r1
!s85 0
31
!s108 1533715541.000000
!s107 ./../ddr_example_sim.v|
!s90 -reportprogress|300|./../ddr_example_sim.v|
!i113 1
R10
vddr_example_sim_e0
R59
!i10b 1
!s100 S3ej>X=O0^3H=WUjL52Hi0
IRJTIhDzO^8?[;=j1I9Um>3
R1
R2
R61
8./../submodules/ddr_example_sim_e0.v
F./../submodules/ddr_example_sim_e0.v
L0 9
R6
r1
!s85 0
31
R65
!s107 ./../submodules/ddr_example_sim_e0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0.v|
!i113 1
R10
vddr_example_sim_e0_d0
R73
!i10b 1
!s100 ^OBCYiZ6OX^7>H1a=FXEb3
I:ALASUWQBz4K>>TMTBWFB1
R1
R2
w1531971789
8./../submodules/ddr_example_sim_e0_d0.v
F./../submodules/ddr_example_sim_e0_d0.v
L0 9
R6
r1
!s85 0
31
R77
!s107 ./../submodules/ddr_example_sim_e0_d0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_d0.v|
!i113 1
R10
vddr_example_sim_e0_if0
R59
!i10b 1
!s100 7Dm`WN3X`;glP]X?zaGV43
I2HfK>Z?M:ko5WBze_=kgL2
R1
R2
w1531971788
8./../submodules/ddr_example_sim_e0_if0.v
F./../submodules/ddr_example_sim_e0_if0.v
L0 9
R6
r1
!s85 0
31
R77
!s107 ./../submodules/ddr_example_sim_e0_if0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0.v|
!i113 1
R10
vddr_example_sim_e0_if0_c0
R88
!i10b 1
!s100 >oiogeiRa8@i1oj2FD6Z92
IZWO9R5;:81M9XLI;`nlhS2
R1
R2
R14
8./../submodules/ddr_example_sim_e0_if0_c0.v
F./../submodules/ddr_example_sim_e0_if0_c0.v
L0 9
R6
r1
!s85 0
31
R89
!s107 ./../submodules/ddr_example_sim_e0_if0_c0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_c0.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0
R11
R73
!i10b 1
!s100 LN1LA?7M<[XmN=RikWM]z3
IJdf5TF8HBWTh[ga77[gUg1
R1
!s105 ddr_example_sim_e0_if0_p0_sv_unit
S1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0.sv
F./../submodules/ddr_example_sim_e0_if0_p0.sv
R25
R6
r1
!s85 0
31
R77
!s107 ./../submodules/ddr_example_sim_e0_if0_p0.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_p0.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_p0_addr_cmd_datapath
R17
!i10b 1
!s100 gRZ<Qe;RHXdkYNW;8b0^F0
I2G8mDYk<iP]DLz3?ndXAE1
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_datapath.v
F./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_datapath.v
R31
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_datapath.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_addr_cmd_datapath.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_addr_cmd_pads_m10
R0
!i10b 1
!s100 ^zhjF]MUB42YNCU2R7]Co1
I3^2M1ZA2Ko749HKbD:k3z1
R1
R2
R3
R4
R5
R31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
vddr_example_sim_e0_if0_p0_clock_pair_generator
R17
!i10b 1
!s100 gnM_SAiH8Nd;8OnaL>;bl3
IdEb4_f3AaZEW_hz?jVW^U1
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_clock_pair_generator.v
F./../submodules/ddr_example_sim_e0_if0_p0_clock_pair_generator.v
L0 29
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_clock_pair_generator.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_clock_pair_generator.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_dqdqs_pads_m10
R11
R17
!i10b 1
!s100 _0>@bQE[9NA:M:o_NN5>d2
ITH];U=_26oSRn9c@EGPkS2
R1
!s105 ddr_example_sim_e0_if0_p0_dqdqs_pads_m10_sv_unit
S1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_dqdqs_pads_m10.sv
F./../submodules/ddr_example_sim_e0_if0_p0_dqdqs_pads_m10.sv
R34
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_dqdqs_pads_m10.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_p0_dqdqs_pads_m10.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_p0_flop_mem
R0
!i10b 1
!s100 h4Ph5@D@D2f@U>XNc]?a:1
I]^?9FR[h7a9FOFNlHDmTK3
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_flop_mem.v
F./../submodules/ddr_example_sim_e0_if0_p0_flop_mem.v
R25
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_flop_mem.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_flop_mem.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_fr_cycle_shifter
R0
!i10b 1
!s100 C]o]Ze:h6NHnG@N2lM8HI1
IBGa=PZJYF`XVY@M1[D7d?2
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_fr_cycle_shifter.v
F./../submodules/ddr_example_sim_e0_if0_p0_fr_cycle_shifter.v
L0 37
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_fr_cycle_shifter.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_fr_cycle_shifter.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_iss_probe
R0
!i10b 1
!s100 N4RLl[3OGm91OCbQjSReH1
IkSI4zkBM]j=JN_loA3B7K3
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_iss_probe.v
F./../submodules/ddr_example_sim_e0_if0_p0_iss_probe.v
R31
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_iss_probe.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_iss_probe.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_memphy_m10
R11
R17
!i10b 1
!s100 ?[6_dDU24S5kgKD?0cBN]3
I;C8[3a6eV4;cADCjZBBQm0
R1
!s105 ddr_example_sim_e0_if0_p0_memphy_m10_sv_unit
S1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_memphy_m10.sv
F./../submodules/ddr_example_sim_e0_if0_p0_memphy_m10.sv
R15
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_memphy_m10.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_p0_memphy_m10.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_p0_read_datapath_m10
R11
R0
!i10b 1
!s100 2eUSTOU<oMhdO:473;J_10
IGP2A;<bT`nO4ZUzJo^2nT0
R1
!s105 ddr_example_sim_e0_if0_p0_read_datapath_m10_sv_unit
S1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_read_datapath_m10.sv
F./../submodules/ddr_example_sim_e0_if0_p0_read_datapath_m10.sv
L0 25
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_read_datapath_m10.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_p0_read_datapath_m10.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_p0_read_valid_selector
R17
!i10b 1
!s100 MV=2_dm4<[aTS6]ZPOj?L1
IH3jhhbG[<60d3Sb9MjKQ]1
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_read_valid_selector.v
F./../submodules/ddr_example_sim_e0_if0_p0_read_valid_selector.v
R31
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_read_valid_selector.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_read_valid_selector.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_reset_m10
R17
!i10b 1
!s100 5A5b03:fmhkzZza5B@i4?2
IeLScJ`=fgWPB:hlX>hGN00
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_reset_m10.v
F./../submodules/ddr_example_sim_e0_if0_p0_reset_m10.v
R25
R6
r1
!s85 0
31
R19
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_reset_m10.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_reset_m10.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_reset_sync
R0
!i10b 1
!s100 I]g;iWG:`2T>e4HWX>HKT2
I[GH0;`S4TT9h5`EXi8Bz22
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_reset_sync.v
F./../submodules/ddr_example_sim_e0_if0_p0_reset_sync.v
R31
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_reset_sync.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_reset_sync.v|
!i113 1
R10
vddr_example_sim_e0_if0_p0_simple_ddio_out_m10
R11
R0
!i10b 1
!s100 <1:GUEd<0K`6UO^;Q8?;j3
IEIda=H7=zlO94PAlCW`2a2
R1
!s105 ddr_example_sim_e0_if0_p0_simple_ddio_out_m10_sv_unit
S1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_simple_ddio_out_m10.sv
F./../submodules/ddr_example_sim_e0_if0_p0_simple_ddio_out_m10.sv
R58
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_simple_ddio_out_m10.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_p0_simple_ddio_out_m10.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_p0_write_datapath_m10
R0
!i10b 1
!s100 TW]3[_GYYaY_aQE[Q?<K40
I;`IUZOTdVUmF<YjGa0oR11
R1
R2
R3
8./../submodules/ddr_example_sim_e0_if0_p0_write_datapath_m10.v
F./../submodules/ddr_example_sim_e0_if0_p0_write_datapath_m10.v
Z90 L0 22
R6
r1
!s85 0
31
R7
!s107 ./../submodules/ddr_example_sim_e0_if0_p0_write_datapath_m10.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_p0_write_datapath_m10.v|
!i113 1
R10
vddr_example_sim_e0_if0_pll0
R11
R73
!i10b 1
!s100 ij[SHHT8<AaBOOF_>SQea1
I_ADZonc4lmTbDNBMa0b3X2
R1
!s105 ddr_example_sim_e0_if0_pll0_sv_unit
S1
R2
R87
8./../submodules/ddr_example_sim_e0_if0_pll0.sv
F./../submodules/ddr_example_sim_e0_if0_pll0.sv
R90
R6
r1
!s85 0
31
R77
!s107 ./../submodules/ddr_example_sim_e0_if0_pll0.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_pll0.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0
R88
!i10b 1
!s100 _L:b>98B:MZPlA[6Xj4Cj1
ISUhKg=Y=GEAR^c7dVM>T=0
R1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0.v
F./../submodules/ddr_example_sim_e0_if0_s0.v
L0 9
R6
r1
!s85 0
31
R89
!s107 ./../submodules/ddr_example_sim_e0_if0_s0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_s0.v|
!i113 1
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0
R85
!i10b 1
!s100 540P>oKIT@lOEIT6dTTP=2
IiMgefFZ8ab5@E>2W>S<J>2
R1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0.v
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0.v
L0 9
R6
r1
!s85 0
31
R86
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0.v|
!i113 1
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter
R85
!i10b 1
!s100 VOC5F7NE?@UihWL4OgLH41
IIO:UD?LATh5=i2Z_h>>Y43
R1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter.v
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter.v
L0 9
R6
r1
!s85 0
31
R86
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R11
R85
!i10b 1
!s100 gECCYFHh6L@OlNTbaB_gk1
IOZf8PW__<Zb9SSGGnF6590
R1
!s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R6
r1
!s85 0
31
R86
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux
R11
R85
!i10b 1
!s100 [4=_I5IMdCAg:UTcNflnY1
IcZF^^Vn6b@hM;F;bSOT4g2
R1
!s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux_sv_unit
S1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux.sv
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux.sv
Z91 L0 43
R6
r1
!s85 0
31
R86
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_demux.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux
R11
R85
!i10b 1
!s100 4i1AFNZ451LhOT`_9R>bT1
I6`Q4Ij0P93PVXVM_:`l8h1
R1
!s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_sv_unit
S1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux.sv
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux.sv
Z92 L0 51
R6
r1
!s85 0
31
R86
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_router
R11
Z93 !s110 1533715532
!i10b 1
!s100 c[j_:`VHR9BRHEzYgkA3W1
I=:27jd>5>X:ef7QWMj@nN0
R1
Z94 !s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_sv_unit
S1
R2
R71
Z95 8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router.sv
Z96 F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router.sv
Z97 L0 84
R6
r1
!s85 0
31
Z98 !s108 1533715532.000000
Z99 !s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router.sv|
Z100 !s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001
R11
R93
!i10b 1
!s100 :GV6hoK13KU=VXkzEB]K_0
IiCiHE:`bK[6DeaB0hd?JT1
R1
Z101 !s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001_sv_unit
S1
R2
R71
Z102 8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001.sv
Z103 F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001.sv
R97
R6
r1
!s85 0
31
R98
Z104 !s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001.sv|
Z105 !s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_router_001_default_decode
R11
R93
!i10b 1
!s100 C8<<[<N:K:_1MGeFPPW103
ICJ9L_MBJk?PY=^oU^Nb;M0
R1
R101
S1
R2
R71
R102
R103
Z106 L0 45
R6
r1
!s85 0
31
R98
R104
R105
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_router_default_decode
R11
R93
!i10b 1
!s100 ]^a4]kjci;Ub4j5G<g^>V2
IhRd?kc82ieHeIon?b86Uj3
R1
R94
S1
R2
R71
R95
R96
R106
R6
r1
!s85 0
31
R98
R99
R100
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux
R11
R93
!i10b 1
!s100 ^@b>MM@2TH9;VYT?[:2CT2
I5=Yh>V5gTT@Uf?`2nIIDn1
R1
!s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux_sv_unit
S1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux.sv
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux.sv
R91
R6
r1
!s85 0
31
R98
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_demux.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux
R11
R93
!i10b 1
!s100 ]ZMcd371zAUK@o9GX5IbA2
IL0XbMS<l`z75KX2QYT3KM2
R1
!s105 ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux_sv_unit
S1
R2
R71
8./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux.sv
F./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux.sv
R92
R6
r1
!s85 0
31
R98
!s107 ./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|./../submodules/ddr_example_sim_e0_if0_s0_mm_interconnect_0_rsp_mux.sv|
!i113 1
o-sv
R10
vddr_example_sim_e0_mm_interconnect_0
R73
!i10b 1
!s100 jdVBm`JIa]zgW`QQCeUg61
IU:[=QHcO^=^V@0nj_YeS:3
R1
R2
R87
8./../submodules/ddr_example_sim_e0_mm_interconnect_0.v
F./../submodules/ddr_example_sim_e0_mm_interconnect_0.v
L0 9
R6
r1
!s85 0
31
R77
!s107 ./../submodules/ddr_example_sim_e0_mm_interconnect_0.v|
!s90 -reportprogress|300|./../submodules/ddr_example_sim_e0_mm_interconnect_0.v|
!i113 1
R10
vdriver_avl_use_be_avl_use_burstbegin
R11
R12
R88
!i10b 1
!s100 nKLY1<gdcbAmz5?D?TcZS0
I?29f5zohD>b^8]Y[`@d[z3
R1
!s105 driver_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
w1531981014
8./../submodules/driver_avl_use_be_avl_use_burstbegin.sv
F./../submodules/driver_avl_use_be_avl_use_burstbegin.sv
R21
R6
r1
!s85 0
31
R89
!s107 ./../submodules/driver_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/driver_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vdriver_csr
R11
R88
!i10b 1
!s100 ?jE:@4OMj[MFODe89ccI_0
I7ja_mIA[CH<IYUW<YRQ@:1
R1
!s105 driver_csr_sv_unit
S1
R2
R14
8./../submodules/driver_csr.sv
F./../submodules/driver_csr.sv
R64
R6
r1
!s85 0
31
Z107 !s108 1533715528.000000
!s107 ./../submodules/driver_csr.sv|
!s90 -reportprogress|300|-sv|./../submodules/driver_csr.sv|
!i113 1
o-sv
R10
Xdriver_definitions
R11
R13
!i10b 1
!s100 7P]@^8I7B9D]z]XZ@X<mf2
IGXnb<bH0?njd?P;XSOe1;0
VGXnb<bH0?njd?P;XSOe1;0
S1
R2
R14
8./../submodules/driver_definitions.sv
F./../submodules/driver_definitions.sv
R34
R6
r1
!s85 0
31
R16
!s107 ./../submodules/driver_definitions.sv|
!s90 -reportprogress|300|-sv|./../submodules/driver_definitions.sv|
!i113 1
o-sv
R10
vdriver_fsm_avl_use_be_avl_use_burstbegin
R11
R12
R88
!i10b 1
!s100 HA30U>9n=kJD;IR<@oOnc0
I0]XN990:bYFlXXEkJi[d?1
R1
!s105 driver_fsm_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
R14
8./../submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv
F./../submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv
R15
R6
r1
!s85 0
31
R89
!s107 ./../submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vlfsr
R11
R13
!i10b 1
!s100 nc76`?cl?TYNgiW^>3N;50
Im?F^ZolhHcEh806N2T6G@0
R1
!s105 lfsr_sv_unit
S1
R2
R14
8./../submodules/lfsr.sv
F./../submodules/lfsr.sv
R15
R6
r1
!s85 0
31
R16
!s107 ./../submodules/lfsr.sv|
!s90 -reportprogress|300|-sv|./../submodules/lfsr.sv|
!i113 1
o-sv
R10
vlfsr_wrapper
R11
R12
R13
!i10b 1
!s100 JUZPHn?BMdkoJOFoI_meL0
I=obcG`YK@RBjiejH1eRcY1
R1
!s105 lfsr_wrapper_sv_unit
S1
R2
R14
8./../submodules/lfsr_wrapper.sv
F./../submodules/lfsr_wrapper.sv
R90
R6
r1
!s85 0
31
R16
!s107 ./../submodules/lfsr_wrapper.sv|
!s90 -reportprogress|300|-sv|./../submodules/lfsr_wrapper.sv|
!i113 1
o-sv
R10
vmax10emif_dcfifo
R11
R0
!i10b 1
!s100 >P0mE<n:K8@nQzOMajl8A1
IE73WLnMFPTM[_<jHIQJU23
R1
!s105 max10emif_dcfifo_sv_unit
S1
R2
R3
8./../submodules/max10emif_dcfifo.sv
F./../submodules/max10emif_dcfifo.sv
R64
R6
r1
!s85 0
31
R7
!s107 ./../submodules/max10emif_dcfifo.sv|
!s90 -reportprogress|300|-sv|./../submodules/max10emif_dcfifo.sv|
!i113 1
o-sv
R10
vmem_rank_model
R11
R59
!i10b 1
!s100 VGQ5Q[]TLUFE;l8C;Sm8A0
I>HGFFj:iYe^fjXa0D8g8m0
R1
R60
S1
R2
R61
R62
R63
L0 279
R6
r1
!s85 0
31
R65
R66
R67
!i113 1
o-sv
R10
vrand_addr_gen
R11
R13
!i10b 1
!s100 JCNi@@NNb@AlTBg3Yjj?F3
IU>EaM9kf9F599[f^lkZeR2
R1
!s105 rand_addr_gen_sv_unit
S1
R2
R14
8./../submodules/rand_addr_gen.sv
F./../submodules/rand_addr_gen.sv
R15
R6
r1
!s85 0
31
R16
!s107 ./../submodules/rand_addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/rand_addr_gen.sv|
!i113 1
o-sv
R10
vrand_burstcount_gen
R11
R12
Z108 !s110 1533715528
!i10b 1
!s100 jc[3oDlOWJoV6_Uh4BLgL2
I6k`lMWZ4TGh:4GNG;KhV:1
R1
!s105 rand_burstcount_gen_sv_unit
S1
R2
R14
8./../submodules/rand_burstcount_gen.sv
F./../submodules/rand_burstcount_gen.sv
R90
R6
r1
!s85 0
31
R16
!s107 ./../submodules/rand_burstcount_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/rand_burstcount_gen.sv|
!i113 1
o-sv
R10
vrand_num_gen
R11
R12
R108
!i10b 1
!s100 4KjCHN[89H4i1WMf@o1mo0
IGS7E][nUgl`W_onAd0LTM0
R1
!s105 rand_num_gen_sv_unit
S1
R2
R14
8./../submodules/rand_num_gen.sv
F./../submodules/rand_num_gen.sv
R15
R6
r1
!s85 0
31
R107
!s107 ./../submodules/rand_num_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/rand_num_gen.sv|
!i113 1
o-sv
R10
vrand_seq_addr_gen
R11
R12
R108
!i10b 1
!s100 JggnmDPn`8c`XHz62WC4A1
ImQDE29gOSam_>PeecHJlX1
R1
!s105 rand_seq_addr_gen_sv_unit
S1
R2
R14
8./../submodules/rand_seq_addr_gen.sv
F./../submodules/rand_seq_addr_gen.sv
R18
R6
r1
!s85 0
31
R107
!s107 ./../submodules/rand_seq_addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/rand_seq_addr_gen.sv|
!i113 1
o-sv
R10
vrdimm_chip
R11
R59
!i10b 1
!s100 DB8V3c1EULjmgP04o@HMn2
I?RA6aA`G@eK67T8S86G]Y0
R1
R60
S1
R2
R61
R62
R63
L0 237
R6
r1
!s85 0
31
R65
R66
R67
!i113 1
o-sv
R10
vread_compare_avl_use_be_avl_use_burstbegin
R11
R88
!i10b 1
!s100 SlNLG6=7aV5OB4dB@d]B@3
IE@X^kZ:@FQmSNRIC:gJGT1
R1
!s105 read_compare_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
R14
8./../submodules/read_compare_avl_use_be_avl_use_burstbegin.sv
F./../submodules/read_compare_avl_use_be_avl_use_burstbegin.sv
R90
R6
r1
!s85 0
31
R89
!s107 ./../submodules/read_compare_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/read_compare_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vreset_sync
R108
!i10b 1
!s100 VPM>kIPgCBN`RfS9R?9i71
IFkiLn?Ff_^NQ8l=4WOljo3
R1
R2
R14
8./../submodules/reset_sync.v
F./../submodules/reset_sync.v
R31
R6
r1
!s85 0
31
R107
!s107 ./../submodules/reset_sync.v|
!s90 -reportprogress|300|./../submodules/reset_sync.v|
!i113 1
R10
vrw_manager_ac_ROM_reg
R93
!i10b 1
!s100 ]C:HEbWLUdWz2HhQ[JaJJ1
IMNQbOdTg_D5?lRoSCa:>30
R1
R2
R71
8./../submodules/rw_manager_ac_ROM_reg.v
F./../submodules/rw_manager_ac_ROM_reg.v
R64
R6
r1
!s85 0
31
R98
!s107 ./../submodules/rw_manager_ac_ROM_reg.v|
!s90 -reportprogress|300|./../submodules/rw_manager_ac_ROM_reg.v|
!i113 1
R10
nrw_manager_ac_@r@o@m_reg
vrw_manager_bitcheck
R93
!i10b 1
!s100 efhHciieKi^_8]>o@lRMT0
I<gzPNb[gelA`FIcO=<Rhe2
R1
R2
R71
8./../submodules/rw_manager_bitcheck.v
F./../submodules/rw_manager_bitcheck.v
R64
R6
r1
!s85 0
31
R98
!s107 ./../submodules/rw_manager_bitcheck.v|
!s90 -reportprogress|300|./../submodules/rw_manager_bitcheck.v|
!i113 1
R10
vrw_manager_core
R11
R93
!i10b 1
!s100 V`i7PZIm<KHD^I2I@HTQ72
IjV1UjWYLXz0goB]_M5c^f0
R1
!s105 rw_manager_core_sv_unit
S1
R2
R71
8./../submodules/rw_manager_core.sv
F./../submodules/rw_manager_core.sv
R64
R6
r1
!s85 0
31
R98
!s107 ./../submodules/rw_manager_core.sv|
!s90 -reportprogress|300|-sv|./../submodules/rw_manager_core.sv|
!i113 1
o-sv
R10
vrw_manager_data_broadcast
Z109 !s110 1533715533
!i10b 1
!s100 bK@LFnFkVHGefoX=;MYjn1
Ic`8;z_`;ldD6@9<N2:7c;2
R1
R2
R71
8./../submodules/rw_manager_data_broadcast.v
F./../submodules/rw_manager_data_broadcast.v
R64
R6
r1
!s85 0
31
Z110 !s108 1533715533.000000
!s107 ./../submodules/rw_manager_data_broadcast.v|
!s90 -reportprogress|300|./../submodules/rw_manager_data_broadcast.v|
!i113 1
R10
vrw_manager_data_decoder
R109
!i10b 1
!s100 <:ocU0J83<JD?JKZ=ClH<0
I[z`Pl1G<z43W4Hm^2XUN;2
R1
R2
R71
8./../submodules/rw_manager_data_decoder.v
F./../submodules/rw_manager_data_decoder.v
R31
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_data_decoder.v|
!s90 -reportprogress|300|./../submodules/rw_manager_data_decoder.v|
!i113 1
R10
vrw_manager_datamux
R93
!i10b 1
!s100 2?hBhC>7_U6Agh0[ZXD>H0
IhQ@ITEP7;9AlToa[2V_N@1
R1
R2
R71
8./../submodules/rw_manager_datamux.v
F./../submodules/rw_manager_datamux.v
R64
R6
r1
!s85 0
31
R98
!s107 ./../submodules/rw_manager_datamux.v|
!s90 -reportprogress|300|./../submodules/rw_manager_datamux.v|
!i113 1
R10
vrw_manager_ddr3
R109
!i10b 1
!s100 8YEKYK9JI_D02K?:>>9YA3
IJVDV6Y:A;33I4<2zVQAbV3
R1
R2
R71
8./../submodules/rw_manager_ddr3.v
F./../submodules/rw_manager_ddr3.v
R31
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_ddr3.v|
!s90 -reportprogress|300|./../submodules/rw_manager_ddr3.v|
!i113 1
R10
vrw_manager_di_buffer
R109
!i10b 1
!s100 B]lhl5A^eY4Z2X3EK0eMm3
I=9F:R:dczS:_E6?]iVZ6R2
R1
R2
R71
8./../submodules/rw_manager_di_buffer.v
F./../submodules/rw_manager_di_buffer.v
R90
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_di_buffer.v|
!s90 -reportprogress|300|./../submodules/rw_manager_di_buffer.v|
!i113 1
R10
vrw_manager_di_buffer_wrap
R109
!i10b 1
!s100 MG2joHe=4WlBNdb;68Vih3
I7IbN^NggzXTMVRoJJYHYS0
R1
R2
R71
8./../submodules/rw_manager_di_buffer_wrap.v
F./../submodules/rw_manager_di_buffer_wrap.v
R64
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_di_buffer_wrap.v|
!s90 -reportprogress|300|./../submodules/rw_manager_di_buffer_wrap.v|
!i113 1
R10
vrw_manager_dm_decoder
R109
!i10b 1
!s100 N]CY7=Cc@bnEgT9oJWblL1
IW`Z?jhYM_zTUACLO^TFPS0
R1
R2
R71
8./../submodules/rw_manager_dm_decoder.v
F./../submodules/rw_manager_dm_decoder.v
R31
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_dm_decoder.v|
!s90 -reportprogress|300|./../submodules/rw_manager_dm_decoder.v|
!i113 1
R10
vrw_manager_generic
R11
!s110 1533715534
!i10b 1
!s100 DAD<fP6fC6DPl71:HVoEi3
I8`^6T_HYG`AC`zz6:c9_A1
R1
!s105 rw_manager_generic_sv_unit
S1
R2
R71
8./../submodules/rw_manager_generic.sv
F./../submodules/rw_manager_generic.sv
R25
R6
r1
!s85 0
31
R110
!s107 ./../submodules/rw_manager_generic.sv|
!s90 -reportprogress|300|-sv|./../submodules/rw_manager_generic.sv|
!i113 1
o-sv
R10
vrw_manager_inst_ROM_reg
Z111 !s110 1533715535
!i10b 1
!s100 SNeOiR=8UKMeTgMeL`j0N0
I[?V=GkCI0fSHOiK=B2jCY1
R1
R2
R71
8./../submodules/rw_manager_inst_ROM_reg.v
F./../submodules/rw_manager_inst_ROM_reg.v
R31
R6
r1
!s85 0
31
Z112 !s108 1533715535.000000
!s107 ./../submodules/rw_manager_inst_ROM_reg.v|
!s90 -reportprogress|300|./../submodules/rw_manager_inst_ROM_reg.v|
!i113 1
R10
nrw_manager_inst_@r@o@m_reg
vrw_manager_jumplogic
R111
!i10b 1
!s100 @bB@79eE_`UXaJ=i_FlR00
IF:`SmZhIo69k8CeLhWUoD3
R1
R2
R71
8./../submodules/rw_manager_jumplogic.v
F./../submodules/rw_manager_jumplogic.v
R64
R6
r1
!s85 0
31
R112
!s107 ./../submodules/rw_manager_jumplogic.v|
!s90 -reportprogress|300|./../submodules/rw_manager_jumplogic.v|
!i113 1
R10
vrw_manager_lfsr12
R111
!i10b 1
!s100 cTg8Ee1N98mELeVCKDmS=0
Idk8<aGeR?j>a@ZND`fnTh3
R1
R2
R71
8./../submodules/rw_manager_lfsr12.v
F./../submodules/rw_manager_lfsr12.v
R64
R6
r1
!s85 0
31
R112
!s107 ./../submodules/rw_manager_lfsr12.v|
!s90 -reportprogress|300|./../submodules/rw_manager_lfsr12.v|
!i113 1
R10
vrw_manager_lfsr36
R111
!i10b 1
!s100 IY0:[K^iZ2j8J85`UI2`L3
I@PkS5CS?H66j6Ij3S4:iL1
R1
R2
R71
8./../submodules/rw_manager_lfsr36.v
F./../submodules/rw_manager_lfsr36.v
R64
R6
r1
!s85 0
31
R112
!s107 ./../submodules/rw_manager_lfsr36.v|
!s90 -reportprogress|300|./../submodules/rw_manager_lfsr36.v|
!i113 1
R10
vrw_manager_lfsr72
R111
!i10b 1
!s100 2>TI[FGMPgach<4S^<zXi2
I0Ck=[R5h?kKla89YBEN^_0
R1
R2
R71
8./../submodules/rw_manager_lfsr72.v
F./../submodules/rw_manager_lfsr72.v
R64
R6
r1
!s85 0
31
R112
!s107 ./../submodules/rw_manager_lfsr72.v|
!s90 -reportprogress|300|./../submodules/rw_manager_lfsr72.v|
!i113 1
R10
vrw_manager_m10_ac_ROM
R17
!i10b 1
!s100 5NPI3cjfOV<[j[Im^Q@_90
IF4bg`H5UGVd^_N<ZzQ2Jd2
R1
R2
R71
8./../submodules/rw_manager_m10_ac_ROM.v
F./../submodules/rw_manager_m10_ac_ROM.v
L0 2
R6
r1
!s85 0
31
R19
!s107 ./../submodules/rw_manager_m10_ac_ROM.v|
!s90 -reportprogress|300|./../submodules/rw_manager_m10_ac_ROM.v|
!i113 1
R10
nrw_manager_m10_ac_@r@o@m
vrw_manager_m10_inst_ROM
R17
!i10b 1
!s100 @AEe>]]_5EVcemY]CGX<T2
I:f<DM[fDkVag2jf11MU183
R1
R2
R71
8./../submodules/rw_manager_m10_inst_ROM.v
F./../submodules/rw_manager_m10_inst_ROM.v
L0 2
R6
r1
!s85 0
31
R19
!s107 ./../submodules/rw_manager_m10_inst_ROM.v|
!s90 -reportprogress|300|./../submodules/rw_manager_m10_inst_ROM.v|
!i113 1
R10
nrw_manager_m10_inst_@r@o@m
vrw_manager_pattern_fifo
R111
!i10b 1
!s100 YlX9Dg`NS1h_@J4dWF0ET3
IGR]o1;`R:05o^@AT6X9X_1
R1
R2
R71
8./../submodules/rw_manager_pattern_fifo.v
F./../submodules/rw_manager_pattern_fifo.v
R90
R6
r1
!s85 0
31
R112
!s107 ./../submodules/rw_manager_pattern_fifo.v|
!s90 -reportprogress|300|./../submodules/rw_manager_pattern_fifo.v|
!i113 1
R10
vrw_manager_ram
Z113 !s110 1533715536
!i10b 1
!s100 W3P[`AizzE]HNaD3JVJ^Q3
IF7>V8GN4=GLKS]AzK1Te_3
R1
R2
R71
8./../submodules/rw_manager_ram.v
F./../submodules/rw_manager_ram.v
R64
R6
r1
!s85 0
31
Z114 !s108 1533715536.000000
!s107 ./../submodules/rw_manager_ram.v|
!s90 -reportprogress|300|./../submodules/rw_manager_ram.v|
!i113 1
R10
vrw_manager_ram_csr
R113
!i10b 1
!s100 D7n=j9fOTfjlBZ<c9j:nZ0
IS3E;o6TdT<H1`>Ve>17:`1
R1
R2
R71
8./../submodules/rw_manager_ram_csr.v
F./../submodules/rw_manager_ram_csr.v
R64
R6
r1
!s85 0
31
R114
!s107 ./../submodules/rw_manager_ram_csr.v|
!s90 -reportprogress|300|./../submodules/rw_manager_ram_csr.v|
!i113 1
R10
vrw_manager_read_datapath
R113
!i10b 1
!s100 ^`5J=Nb38AZL^;P47h:n63
IB0A=Y7SS[0Bjb@^SN:nZj3
R1
R2
R71
8./../submodules/rw_manager_read_datapath.v
F./../submodules/rw_manager_read_datapath.v
R64
R6
r1
!s85 0
31
R114
!s107 ./../submodules/rw_manager_read_datapath.v|
!s90 -reportprogress|300|./../submodules/rw_manager_read_datapath.v|
!i113 1
R10
vrw_manager_write_decoder
R113
!i10b 1
!s100 P52[ei>5V_BLHK9@=<nTL3
I62AfIo_0NjlDz^j5:JXk=0
R1
R2
R71
8./../submodules/rw_manager_write_decoder.v
F./../submodules/rw_manager_write_decoder.v
R64
R6
r1
!s85 0
31
R114
!s107 ./../submodules/rw_manager_write_decoder.v|
!s90 -reportprogress|300|./../submodules/rw_manager_write_decoder.v|
!i113 1
R10
vscfifo_wrapper
R11
R12
R108
!i10b 1
!s100 ;3OIkWGkU:<@K5BWZ8mM01
I719;VK8n64DSDMOi_XXJW2
R1
!s105 scfifo_wrapper_sv_unit
S1
R2
R14
8./../submodules/scfifo_wrapper.sv
F./../submodules/scfifo_wrapper.sv
R15
R6
r1
!s85 0
31
R107
!s107 ./../submodules/scfifo_wrapper.sv|
!s90 -reportprogress|300|-sv|./../submodules/scfifo_wrapper.sv|
!i113 1
o-sv
R10
vseq_addr_gen
R11
R108
!i10b 1
!s100 2f[RMel9nTzaGe0l=>GaS1
IUG<2g@76R2]]3MeO6^RYo2
R1
!s105 seq_addr_gen_sv_unit
S1
R2
R14
8./../submodules/seq_addr_gen.sv
F./../submodules/seq_addr_gen.sv
R15
R6
r1
!s85 0
31
R107
!s107 ./../submodules/seq_addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/seq_addr_gen.sv|
!i113 1
o-sv
R10
vsequencer_m10
R11
R113
!i10b 1
!s100 _z;EMd65eF>Z=im9VME7]2
IdSnGW<gC<H`k_m^6BWkV^0
R1
!s105 sequencer_m10_sv_unit
S1
R2
R71
8./../submodules/sequencer_m10.sv
F./../submodules/sequencer_m10.sv
Z115 L0 30
R6
r1
!s85 0
31
R114
!s107 ./../submodules/sequencer_m10.sv|
!s90 -reportprogress|300|-sv|./../submodules/sequencer_m10.sv|
!i113 1
o-sv
R10
vsequencer_phy_mgr
R11
R113
!i10b 1
!s100 cBzDj[26MWio4B[`KDFhd2
IG?b4;T=A7dTXMM<J:Jc`j2
R1
!s105 sequencer_phy_mgr_sv_unit
S1
R2
R71
8./../submodules/sequencer_phy_mgr.sv
F./../submodules/sequencer_phy_mgr.sv
L0 73
R6
r1
!s85 0
31
R114
!s107 ./../submodules/sequencer_phy_mgr.sv|
!s90 -reportprogress|300|-sv|./../submodules/sequencer_phy_mgr.sv|
!i113 1
o-sv
R10
vsequencer_pll_mgr
R11
R113
!i10b 1
!s100 ^o[1:nJ:kCX@`WJXU[4z51
IdcE2>CiPla;]7ZM[Jj1W23
R1
!s105 sequencer_pll_mgr_sv_unit
S1
R2
R71
8./../submodules/sequencer_pll_mgr.sv
F./../submodules/sequencer_pll_mgr.sv
R115
R6
r1
!s85 0
31
R114
!s107 ./../submodules/sequencer_pll_mgr.sv|
!s90 -reportprogress|300|-sv|./../submodules/sequencer_pll_mgr.sv|
!i113 1
o-sv
R10
vsingle_rw_stage_avl_use_be_avl_use_burstbegin
R11
R12
R88
!i10b 1
!s100 P0Z`oOcMVaFa?NBCZhV920
IL8MG0GQz?7ofO@NUc9bM21
R1
!s105 single_rw_stage_avl_use_be_avl_use_burstbegin_sv_unit
S1
R2
R14
8./../submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv
F./../submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv
R90
R6
r1
!s85 0
31
R89
!s107 ./../submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv|
!s90 -reportprogress|300|-sv|./../submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv|
!i113 1
o-sv
R10
vtemplate_addr_gen
R11
R12
R108
!i10b 1
!s100 Qd1d;0gK=DR>SC4?IJ]5E0
IYmSAG]Im7Q5`66FSRSl^U3
R1
!s105 template_addr_gen_sv_unit
S1
R2
R14
8./../submodules/template_addr_gen.sv
F./../submodules/template_addr_gen.sv
R15
R6
r1
!s85 0
31
R107
!s107 ./../submodules/template_addr_gen.sv|
!s90 -reportprogress|300|-sv|./../submodules/template_addr_gen.sv|
!i113 1
o-sv
R10
vtemplate_stage
R11
R12
R108
!i10b 1
!s100 IAAKhdzCN:2NbNlo7=B6D1
IAQcZIc=QbTEH;iC6PcdmV3
R1
!s105 template_stage_sv_unit
S1
R2
R14
8./../submodules/template_stage.sv
F./../submodules/template_stage.sv
R90
R6
r1
!s85 0
31
R107
!s107 ./../submodules/template_stage.sv|
!s90 -reportprogress|300|-sv|./../submodules/template_stage.sv|
!i113 1
o-sv
R10
Xverbosity_pkg
R11
R20
!i10b 1
!s100 1LKXk98oFzia^4f:_THR]1
If;YLHg49gPIFdV6IIIeo>1
Vf;YLHg49gPIFdV6IIIeo>1
S1
R2
R69
8./../submodules/verbosity_pkg.sv
F./../submodules/verbosity_pkg.sv
L0 61
R6
r1
!s85 0
31
R22
!s107 ./../submodules/verbosity_pkg.sv|
!s90 -reportprogress|300|-sv|./../submodules/verbosity_pkg.sv|
!i113 1
o-sv
R10
