1590140407.180273196s 1 https://cdn.media.ccc.de/events/eh2018/h264-sd/eh18-52-deu-Verilog_Design_Patttern_sd.mp4
