$date
	Sun Oct 23 08:14:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#796126
b110 &
b110 %
1$
b110 !
1"
#796127
0"
#796130
b11 &
b11 %
#796134
b1010 &
b1010 %
#796138
b101 &
b101 %
#796142
b10000 &
b10000 %
#796146
b1000 &
b1000 %
#796150
b100 &
b100 %
#796154
b10 &
b10 %
#796158
b1 &
1#
b1 %
#796162
b0 &
b0 %
0#
0$
#1783741
b100 !
1"
#1783742
b100 &
b100 %
1$
#1783743
0"
#1783746
b10 &
b10 %
#1783750
b1 &
1#
b1 %
#1783754
b0 &
b0 %
0#
0$
#2841293
b1101 !
1"
#2841294
b1101 &
b1101 %
1$
#2841295
0"
#2841298
b101000 &
b101000 %
#2841302
b10100 &
b10100 %
#2841306
b1010 &
b1010 %
#2841310
b101 &
b101 %
#2841314
b10000 &
b10000 %
#2841318
b1000 &
b1000 %
#2841322
b100 &
b100 %
#2841326
b10 &
b10 %
#2841330
b1 &
b1 %
1#
#2841334
b0 &
0#
b0 %
0$
#4500012
