{"top":"global.pointwise",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U2$binop.data.out","add_all__U5$binop.data.in.0"],
          ["mul_d1__U3$binop.data.out","add_all__U5$binop.data.in.1"],
          ["add_all__U6$binop.data.in.0","add_all__U5$binop.data.out"],
          ["mul_d2__U4$binop.data.out","add_all__U6$binop.data.in.1"],
          ["add_all__U7$binop.data.in.0","add_all__U6$binop.data.out"],
          ["const_term.out","add_all__U7$binop.data.in.1"],
          ["self.out","add_all__U7$binop.data.out"],
          ["mul_d0__U2$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U3$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U4$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U2$binop.data.in.1"],
          ["self.d.1","mul_d1__U3$binop.data.in.1"],
          ["self.d.2","mul_d2__U4$binop.data.in.1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "mul_d0__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U19$binop.data.out","add_all__U22$binop.data.in.0"],
          ["mul_d1__U20$binop.data.out","add_all__U22$binop.data.in.1"],
          ["add_all__U23$binop.data.in.0","add_all__U22$binop.data.out"],
          ["mul_d2__U21$binop.data.out","add_all__U23$binop.data.in.1"],
          ["add_all__U24$binop.data.in.0","add_all__U23$binop.data.out"],
          ["const_term.out","add_all__U24$binop.data.in.1"],
          ["self.out","add_all__U24$binop.data.out"],
          ["mul_d0__U19$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U20$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U21$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U19$binop.data.in.1"],
          ["self.d.1","mul_d1__U20$binop.data.in.1"],
          ["self.d.2","mul_d2__U21$binop.data.in.1"]
        ]
      },
      "aff__U35":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3000"]}
          },
          "mul_d0__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U36$binop.data.out","add_all__U39$binop.data.in.0"],
          ["mul_d1__U37$binop.data.out","add_all__U39$binop.data.in.1"],
          ["add_all__U40$binop.data.in.0","add_all__U39$binop.data.out"],
          ["mul_d2__U38$binop.data.out","add_all__U40$binop.data.in.1"],
          ["add_all__U41$binop.data.in.0","add_all__U40$binop.data.out"],
          ["const_term.out","add_all__U41$binop.data.in.1"],
          ["self.out","add_all__U41$binop.data.out"],
          ["mul_d0__U36$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U37$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U38$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U36$binop.data.in.1"],
          ["self.d.1","mul_d1__U37$binop.data.in.1"],
          ["self.d.2","mul_d2__U38$binop.data.in.1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U55$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U56$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U57$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U52$binop.data.out","add_all__U55$binop.data.in.0"],
          ["mul_d1__U53$binop.data.out","add_all__U55$binop.data.in.1"],
          ["add_all__U56$binop.data.in.0","add_all__U55$binop.data.out"],
          ["mul_d2__U54$binop.data.out","add_all__U56$binop.data.in.1"],
          ["add_all__U57$binop.data.in.0","add_all__U56$binop.data.out"],
          ["const_term.out","add_all__U57$binop.data.in.1"],
          ["self.out","add_all__U57$binop.data.out"],
          ["mul_d0__U52$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U53$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U54$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U52$binop.data.in.1"],
          ["self.d.1","mul_d1__U53$binop.data.in.1"],
          ["self.d.2","mul_d2__U54$binop.data.in.1"]
        ]
      },
      "aff__U58":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U62$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U63$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U64$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U59$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U60$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U61$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U59$binop.data.out","add_all__U62$binop.data.in.0"],
          ["mul_d1__U60$binop.data.out","add_all__U62$binop.data.in.1"],
          ["add_all__U63$binop.data.in.0","add_all__U62$binop.data.out"],
          ["mul_d2__U61$binop.data.out","add_all__U63$binop.data.in.1"],
          ["add_all__U64$binop.data.in.0","add_all__U63$binop.data.out"],
          ["const_term.out","add_all__U64$binop.data.in.1"],
          ["self.out","add_all__U64$binop.data.out"],
          ["mul_d0__U59$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U60$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U61$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U59$binop.data.in.1"],
          ["self.d.1","mul_d1__U60$binop.data.in.1"],
          ["self.d.2","mul_d2__U61$binop.data.in.1"]
        ]
      },
      "aff__U65":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U70$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U66$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U67$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U68$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U66$binop.data.out","add_all__U69$binop.data.in.0"],
          ["mul_d1__U67$binop.data.out","add_all__U69$binop.data.in.1"],
          ["add_all__U70$binop.data.in.0","add_all__U69$binop.data.out"],
          ["mul_d2__U68$binop.data.out","add_all__U70$binop.data.in.1"],
          ["add_all__U71$binop.data.in.0","add_all__U70$binop.data.out"],
          ["const_term.out","add_all__U71$binop.data.in.1"],
          ["self.out","add_all__U71$binop.data.out"],
          ["mul_d0__U66$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U67$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U68$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U66$binop.data.in.1"],
          ["self.d.1","mul_d1__U67$binop.data.in.1"],
          ["self.d.2","mul_d2__U68$binop.data.in.1"]
        ]
      },
      "aff__U72":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U78$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U74$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U73$binop.data.out","add_all__U76$binop.data.in.0"],
          ["mul_d1__U74$binop.data.out","add_all__U76$binop.data.in.1"],
          ["add_all__U77$binop.data.in.0","add_all__U76$binop.data.out"],
          ["mul_d2__U75$binop.data.out","add_all__U77$binop.data.in.1"],
          ["add_all__U78$binop.data.in.0","add_all__U77$binop.data.out"],
          ["const_term.out","add_all__U78$binop.data.in.1"],
          ["self.out","add_all__U78$binop.data.out"],
          ["mul_d0__U73$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U74$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U75$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U73$binop.data.in.1"],
          ["self.d.1","mul_d1__U74$binop.data.in.1"],
          ["self.d.2","mul_d2__U75$binop.data.in.1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U10$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U11$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U11$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U12$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U8.out"],
          ["d_1_inc$binop.data.in.1","_U81.out"],
          ["d_2_inc$binop.data.in.1","_U82.out"],
          ["inc_time$binop.data.in.1","_U83.out"],
          ["cmp_time$compop.data.in.1","_U9.out"],
          ["affine_func$mul_d0__U2$binop.data.out","affine_func$add_all__U5$binop.data.in.0"],
          ["affine_func$mul_d1__U3$binop.data.out","affine_func$add_all__U5$binop.data.in.1"],
          ["affine_func$add_all__U6$binop.data.in.0","affine_func$add_all__U5$binop.data.out"],
          ["affine_func$mul_d2__U4$binop.data.out","affine_func$add_all__U6$binop.data.in.1"],
          ["affine_func$add_all__U7$binop.data.in.0","affine_func$add_all__U6$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U7$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U7$binop.data.out"],
          ["affine_func$mul_d0__U2$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U3$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U4$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U2$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U3$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U4$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U10$lut$lut.bit.in.2","d_0_am__U10$c0.out"],
          ["true1.out","d_0_am__U10$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U10$lut$lut.bit.in.1"],
          ["d_0_am__U11$lut$lut.bit.in.0","d_0_am__U10$lut$lut.bit.out"],
          ["d_0_am__U11$lut$lut.bit.in.2","d_0_am__U11$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U11$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U11$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U12$lut$lut.bit.in.2","d_1_am__U12$c0.out"],
          ["true2.out","d_1_am__U12$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U12$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U12$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "affine_func$mul_d0__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U27$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U27$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U28$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U28$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U29$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U29$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U25.out"],
          ["d_1_inc$binop.data.in.1","_U251.out"],
          ["d_2_inc$binop.data.in.1","_U252.out"],
          ["inc_time$binop.data.in.1","_U253.out"],
          ["cmp_time$compop.data.in.1","_U26.out"],
          ["affine_func$mul_d0__U19$binop.data.out","affine_func$add_all__U22$binop.data.in.0"],
          ["affine_func$mul_d1__U20$binop.data.out","affine_func$add_all__U22$binop.data.in.1"],
          ["affine_func$add_all__U23$binop.data.in.0","affine_func$add_all__U22$binop.data.out"],
          ["affine_func$mul_d2__U21$binop.data.out","affine_func$add_all__U23$binop.data.in.1"],
          ["affine_func$add_all__U24$binop.data.in.0","affine_func$add_all__U23$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U24$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U24$binop.data.out"],
          ["affine_func$mul_d0__U19$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U20$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U21$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U19$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U20$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U21$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U27$lut$lut.bit.in.2","d_0_am__U27$c0.out"],
          ["true1.out","d_0_am__U27$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U27$lut$lut.bit.in.1"],
          ["d_0_am__U28$lut$lut.bit.in.0","d_0_am__U27$lut$lut.bit.out"],
          ["d_0_am__U28$lut$lut.bit.in.2","d_0_am__U28$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U28$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U28$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U29$lut$lut.bit.in.2","d_1_am__U29$c0.out"],
          ["true2.out","d_1_am__U29$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U29$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U29$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3000"]}
          },
          "affine_func$mul_d0__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U44$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U44$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U45$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U45$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U46$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U42.out"],
          ["d_1_inc$binop.data.in.1","_U421.out"],
          ["d_2_inc$binop.data.in.1","_U422.out"],
          ["inc_time$binop.data.in.1","_U423.out"],
          ["cmp_time$compop.data.in.1","_U43.out"],
          ["affine_func$mul_d0__U36$binop.data.out","affine_func$add_all__U39$binop.data.in.0"],
          ["affine_func$mul_d1__U37$binop.data.out","affine_func$add_all__U39$binop.data.in.1"],
          ["affine_func$add_all__U40$binop.data.in.0","affine_func$add_all__U39$binop.data.out"],
          ["affine_func$mul_d2__U38$binop.data.out","affine_func$add_all__U40$binop.data.in.1"],
          ["affine_func$add_all__U41$binop.data.in.0","affine_func$add_all__U40$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U41$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U41$binop.data.out"],
          ["affine_func$mul_d0__U36$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U37$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U38$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U36$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U37$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U38$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U44$lut$lut.bit.in.2","d_0_am__U44$c0.out"],
          ["true1.out","d_0_am__U44$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U44$lut$lut.bit.in.1"],
          ["d_0_am__U45$lut$lut.bit.in.0","d_0_am__U44$lut$lut.bit.out"],
          ["d_0_am__U45$lut$lut.bit.in.2","d_0_am__U45$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U45$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U45$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U46$lut$lut.bit.in.2","d_1_am__U46$c0.out"],
          ["true2.out","d_1_am__U46$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U46$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U46$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14$reg0.clk"],
          ["self.in.0","_U14$reg0.in"],
          ["self.out.0","_U14$reg0.out"],
          ["self.clk","_U15$reg0.clk"],
          ["self.in.1","_U15$reg0.in"],
          ["self.out.1","_U15$reg0.out"],
          ["self.clk","_U16$reg0.clk"],
          ["self.in.2","_U16$reg0.in"],
          ["self.out.2","_U16$reg0.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U32$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31$reg0.clk"],
          ["self.in.0","_U31$reg0.in"],
          ["self.out.0","_U31$reg0.out"],
          ["self.clk","_U32$reg0.clk"],
          ["self.in.1","_U32$reg0.in"],
          ["self.out.1","_U32$reg0.out"],
          ["self.clk","_U33$reg0.clk"],
          ["self.in.2","_U33$reg0.in"],
          ["self.out.2","_U33$reg0.out"]
        ]
      },
      "array_delay_U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U48$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U49$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U50$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U48$reg0.clk"],
          ["self.in.0","_U48$reg0.in"],
          ["self.out.0","_U48$reg0.out"],
          ["self.clk","_U49$reg0.clk"],
          ["self.in.1","_U49$reg0.in"],
          ["self.out.1","_U49$reg0.out"],
          ["self.clk","_U50$reg0.clk"],
          ["self.in.2","_U50$reg0.in"],
          ["self.out.2","_U50$reg0.out"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["mult_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.mult_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_mult_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_mult_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["mult_stencil_op_hcompute_mult_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$mul_hw_input_stencil_1_259_260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_stencil_1_259_260$binop.data.in.1","inner_compute$const2__259.out"],
          ["self.hw_input_stencil_op_hcompute_mult_stencil_read.0","inner_compute$mul_hw_input_stencil_1_259_260$binop.data.in.0"],
          ["self.mult_stencil_op_hcompute_mult_stencil_write.0","inner_compute$mul_hw_input_stencil_1_259_260$binop.data.out"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil":{
        "type":["Record",[
          ["out_mult_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_hw_input_stencil_1_259_260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_input_stencil_1_259_260$binop.data.in.1","const2__259.out"],
          ["self.in0_hw_input_stencil.0","mul_hw_input_stencil_1_259_260$binop.data.in.0"],
          ["self.out_mult_stencil","mul_hw_input_stencil_1_259_260$binop.data.out"]
        ]
      },
      "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3"]
        ]
      },
      "hw_input_stencil_op_hcompute_mult_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read_ren","BitIn"],
          ["op_hcompute_mult_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.raddr"],
          ["self.op_hcompute_mult_stencil_read.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.rdata"],
          ["self.op_hcompute_mult_stencil_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.waddr"],
          ["self.op_hcompute_hw_input_stencil_write.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wdata"],
          ["self.op_hcompute_hw_input_stencil_write_wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wen"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.in.0"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$const_term.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_0.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_1.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_2.out"],
          ["self.op_hcompute_mult_stencil_read_ctrl_vars.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.in.1"],
          ["self.op_hcompute_mult_stencil_read_ctrl_vars.1","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.in.1"],
          ["self.op_hcompute_mult_stencil_read_ctrl_vars.2","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.in.0"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$const_term.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.in.1"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_0.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_1.out"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.in.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_2.out"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.in.1"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars.1","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.in.1"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars.2","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.in.1"]
        ]
      },
      "mult_stencil_op_hcompute_hw_output_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5"]
        ]
      },
      "mult_stencil_op_hcompute_mult_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5","self.in"]
        ]
      },
      "mult_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mult_stencil_write_wen","BitIn"],
          ["op_hcompute_mult_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.clk","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.clk"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.raddr"],
          ["self.op_hcompute_hw_output_stencil_read.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.ren"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.waddr"],
          ["self.op_hcompute_mult_stencil_write.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wdata"],
          ["self.op_hcompute_mult_stencil_write_wen","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wen"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.in.0"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$const_term.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_0.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_1.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_2.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.in.1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars.1","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.in.1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars.2","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.in.0"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$const_term.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.in.1"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_0.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_1.out"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.in.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_2.out"],
          ["self.op_hcompute_mult_stencil_write_ctrl_vars.0","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.in.1"],
          ["self.op_hcompute_mult_stencil_write_ctrl_vars.1","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.in.1"],
          ["self.op_hcompute_mult_stencil_write_ctrl_vars.2","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.in.1"]
        ]
      },
      "pointwise":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U79$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_input_copy_stencil_op_hcompute_hw_input_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_en":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_input_copy_stencil_op_hcompute_hw_input_stencil_read_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars$_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars$_U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars$_U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil$inner_compute$const2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_mult_stencil$inner_compute$mul_hw_input_stencil_1_259_260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U27$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U27$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U28$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U28$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_am__U29$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_am__U29$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U31$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U32$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["io16in_input_copy_stencil_op_hcompute_hw_input_stencil_read_0.out","_U79$reg0.in"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wdata","_U79$reg0.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.raddr"],
          ["op_hcompute_mult_stencil$inner_compute$mul_hw_input_stencil_1_259_260$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.rdata"],
          ["op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.ren"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.waddr"],
          ["op_hcompute_hw_input_stencil_exe_start.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wen"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.in.0"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U55$binop.data.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U56$binop.data.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$const_term.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$add_all__U57$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_0.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_1.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$coeff_2.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d0__U52$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d1__U53$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen$mul_d2__U54$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.in.0"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U62$binop.data.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U63$binop.data.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$const_term.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$add_all__U64$binop.data.in.1"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_0.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_1.out"],
          ["hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.in.0","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$coeff_2.out"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U14$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d0__U59$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U15$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d1__U60$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U16$reg0.out","hw_input_stencil$hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen$mul_d2__U61$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.rdata","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_hw_output_stencil_exe_start.out","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_en.in"],
          ["op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.bit.out","io1_input_copy_stencil_op_hcompute_hw_input_stencil_read_valid.in"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.raddr"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.ren"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.waddr"],
          ["op_hcompute_mult_stencil$inner_compute$mul_hw_input_stencil_1_259_260$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wdata"],
          ["op_hcompute_mult_stencil_exe_start.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wen"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.in.0"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U69$binop.data.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U70$binop.data.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$const_term.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$add_all__U71$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_0.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_1.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$coeff_2.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d0__U66$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d1__U67$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen$mul_d2__U68$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.in.0"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U76$binop.data.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U77$binop.data.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$const_term.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$add_all__U78$binop.data.in.1"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_0.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_1.out"],
          ["mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.in.0","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$coeff_2.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U31$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d0__U73$binop.data.in.1"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U32$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d1__U74$binop.data.in.1"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U33$reg0.out","mult_stencil$mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen$mul_d2__U75$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_input_stencil_port_controller$_U8.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_input_stencil_port_controller$_U81.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_input_stencil_port_controller$_U82.out"],
          ["op_hcompute_hw_input_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_hw_input_stencil_port_controller$_U83.out"],
          ["op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_input_stencil_port_controller$_U9.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d0__U2$binop.data.out","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U5$binop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d1__U3$binop.data.out","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U5$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U6$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U5$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d2__U4$binop.data.out","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U6$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U7$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U6$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$const_term.out","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U7$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$add_all__U7$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d0__U2$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d1__U3$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d2__U4$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d0__U2$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d1__U3$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$affine_func$mul_d2__U4$binop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_input_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$inc_time$binop.data.out","op_hcompute_hw_input_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_hw_input_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_hw_input_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_input_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.2","op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$c0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$true1.out","op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_0_am__U10$lut$lut.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.2","op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$c0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_0_am__U11$lut$lut.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_max.out","op_hcompute_hw_input_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_input_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U14$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_0_reg$reg0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.2","op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$c0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$true2.out","op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_1_am__U12$lut$lut.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_max.out","op_hcompute_hw_input_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_input_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U15$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_1_reg$reg0.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_max.out","op_hcompute_hw_input_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_input_stencil_port_controller$true.out","op_hcompute_hw_input_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_input_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_input_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars$_U16$reg0.in","op_hcompute_hw_input_stencil_port_controller$d_2_reg$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U42.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U421.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U422.out"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U423.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U43.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U36$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U39$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U37$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U39$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U40$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U39$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U38$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U40$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U41$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U40$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$const_term.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U41$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U41$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U36$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U37$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U38$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U36$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U37$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U38$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true1.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U44$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U45$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true2.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_am__U46$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil$inner_compute$mul_hw_input_stencil_1_259_260$binop.data.in.1","op_hcompute_mult_stencil$inner_compute$const2__259.out"],
          ["op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_mult_stencil_exe_start.in"],
          ["op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U25.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U251.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U252.out"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U253.out"],
          ["op_hcompute_mult_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_mult_stencil_port_controller$_U26.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U19$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U22$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U20$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U22$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$add_all__U23$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U22$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U21$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U23$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$add_all__U24$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U23$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$const_term.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U24$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U24$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U19$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U20$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U21$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U19$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U20$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U21$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.out","op_hcompute_mult_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.out","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U27$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_0_am__U27$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$true1.out","op_hcompute_mult_stencil_port_controller$d_0_am__U27$lut$lut.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_0_am__U27$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U28$lut$lut.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_am__U27$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U28$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_0_am__U28$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_0_am__U28$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_am__U28$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_max.out","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U31$reg0.in","op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_am__U29$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_1_am__U29$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$true2.out","op_hcompute_mult_stencil_port_controller$d_1_am__U29$lut$lut.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_1_am__U29$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_1_am__U29$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_max.out","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U32$reg0.in","op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_max.out","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_mult_stencil_port_controller$true.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U33$reg0.in","op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out"]
        ]
      }
    },
    "generators":{
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"},
        "modules":[
          [{"depth":["Int",4096]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg$enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "readreg$reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg$enMux$mux.data.in.0","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.ren","readreg$enMux$mux.bit.in.0"],
              ["readreg$reg0.out","readreg$enMux$mux.data.in.1"],
              ["readreg$reg0.in","readreg$enMux$mux.data.out"],
              ["self.clk","readreg$reg0.clk"],
              ["self.rdata","readreg$reg0.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "raw_dual_port_sram_TG":[{"depth":"Int"},"sparse",[
        [{"depth":["Int",4096]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
      ]]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["reg0.in","enMux$mux.data.out"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
