// Seed: 1563162207
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    id_3
);
  assign id_1.id_0 = id_0;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final $display;
  always id_9 <= 1;
  always id_4 <= #((-1)) -1'b0 || 1'd0;
  wire id_12;
  wire id_13;
  assign {{-1, id_12, id_2, -1'b0}, 1, 1} = -1'b0;
  module_0 modCall_1 ();
  timeprecision 1ps;
endmodule
