[02/01 23:42:36      0] 
[02/01 23:42:36      0] Cadence Innovus(TM) Implementation System.
[02/01 23:42:36      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/01 23:42:36      0] 
[02/01 23:42:36      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[02/01 23:42:36      0] Options:	
[02/01 23:42:36      0] Date:		Thu Feb  1 23:42:36 2018
[02/01 23:42:36      0] Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[02/01 23:42:36      0] OS:		CentOS release 6.9 (Final)
[02/01 23:42:36      0] 
[02/01 23:42:36      0] License:
[02/01 23:42:36      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/01 23:42:36      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/01 23:42:38      0] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[02/01 23:42:53     13] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[02/01 23:42:53     13] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[02/01 23:42:53     13] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[02/01 23:42:53     13] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[02/01 23:42:53     13] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[02/01 23:42:53     13] @(#)CDS: CPE v15.23-s045
[02/01 23:42:53     13] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[02/01 23:42:53     13] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[02/01 23:42:53     13] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/01 23:42:53     13] @(#)CDS: RCDB 11.7
[02/01 23:42:53     13] --- Running on ieng6-ece-19.ucsd.edu (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB) ---
[02/01 23:42:53     13] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv.

[02/01 23:42:53     14] 
[02/01 23:42:53     14] **INFO:  MMMC transition support version v31-84 
[02/01 23:42:53     14] 
[02/01 23:42:53     14] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/01 23:42:53     14] <CMD> suppressMessage ENCEXT-2799
[02/01 23:43:20     14] <CMD> set init_pwr_net vdd
[02/01 23:43:20     14] <CMD> set init_gnd_net gnd
[02/01 23:43:20     14] <CMD> set init_verilog ../../desdir/netlist/aes_cipher_top.v
[02/01 23:43:20     14] <CMD> set init_design_netlisttype Verilog
[02/01 23:43:20     14] <CMD> set init_design_settop 1
[02/01 23:43:20     14] <CMD> set init_top_cell aes_cipher_top
[02/01 23:43:20     14] <CMD> set init_lef_file ../../libdir/lef/tcbn65gplus_8lmT2.lef
[02/01 23:43:20     14] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/01 23:43:20     14] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/01 23:43:20     14] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/01 23:43:20     14] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/01 23:43:20     14] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/01 23:43:20     14] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/01 23:43:20     14] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/01 23:43:20     14] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[02/01 23:43:20     14] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[02/01 23:43:20     14] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[02/01 23:43:20     14] 
[02/01 23:43:20     14] Loading LEF file ../../libdir/lef/tcbn65gplus_8lmT2.lef ...
[02/01 23:43:20     14] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/01 23:43:20     14] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/01 23:43:20     14] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/01 23:43:20     14] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/01 23:43:20     14] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/01 23:43:20     14] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/01 23:43:20     14] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/01 23:43:20     14] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/01 23:43:20     14] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:20     14] The LEF parser will ignore this statement.
[02/01 23:43:20     14] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/01 23:43:20     14] Set DBUPerIGU to M2 pitch 400.
[02/01 23:43:20     14] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/01 23:43:20     14] Type 'man IMPLF-200' for more detail.
[02/01 23:43:20     14] 
[02/01 23:43:20     14] viaInitial starts at Thu Feb  1 23:43:20 2018
viaInitial ends at Thu Feb  1 23:43:20 2018
Reading WC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[02/01 23:43:20     14] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[02/01 23:43:20     14] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[02/01 23:43:22     16] Read 811 cells in library 'tcbn65gpluswc' 
[02/01 23:43:22     16] Reading BC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplusbc.lib' ...
[02/01 23:43:23     17] Read 811 cells in library 'tcbn65gplusbc' 
[02/01 23:43:23     17] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.30min, fe_real=0.78min, fe_mem=438.0M) ***
[02/01 23:43:23     17] *** Begin netlist parsing (mem=438.0M) ***
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/01 23:43:23     17] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/01 23:43:23     17] To increase the message display limit, refer to the product command reference manual.
[02/01 23:43:23     18] Created 811 new cells from 2 timing libraries.
[02/01 23:43:23     18] Reading netlist ...
[02/01 23:43:23     18] Backslashed names will retain backslash and a trailing blank character.
[02/01 23:43:23     18] Reading verilog netlist '../../desdir/netlist/aes_cipher_top.v'
[02/01 23:43:23     18] 
[02/01 23:43:23     18] *** Memory Usage v#1 (Current mem = 438.031M, initial mem = 151.930M) ***
[02/01 23:43:23     18] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=438.0M) ***
[02/01 23:43:23     18] Set top cell to aes_cipher_top.
[02/01 23:43:24     18] Hooked 1622 DB cells to tlib cells.
[02/01 23:43:24     18] Starting recursive module instantiation check.
[02/01 23:43:24     18] No recursion found.
[02/01 23:43:24     18] Building hierarchical netlist for Cell aes_cipher_top ...
[02/01 23:43:24     18] *** Netlist is unique.
[02/01 23:43:24     18] ** info: there are 1680 modules.
[02/01 23:43:24     18] ** info: there are 10926 stdCell insts.
[02/01 23:43:24     18] 
[02/01 23:43:24     18] *** Memory Usage v#1 (Current mem = 496.234M, initial mem = 151.930M) ***
[02/01 23:43:24     18] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/01 23:43:24     18] Type 'man IMPFP-3961' for more detail.
[02/01 23:43:24     18] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/01 23:43:24     18] Type 'man IMPFP-3961' for more detail.
[02/01 23:43:24     18] Set Default Net Delay as 1000 ps.
[02/01 23:43:24     18] Set Default Net Load as 0.5 pF. 
[02/01 23:43:24     18] Set Default Input Pin Transition as 0.1 ps.
[02/01 23:43:25     19] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/01 23:43:25     19] Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/01 23:43:25     19] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:25     19] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:25     19] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/01 23:43:25     19] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/01 23:43:25     19] Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/01 23:43:25     19] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:25     19] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:25     19] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/01 23:43:25     19] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/01 23:43:25     19] Importing multi-corner RC tables ... 
[02/01 23:43:25     19] Summary of Active RC-Corners : 
[02/01 23:43:25     19]  
[02/01 23:43:25     19]  Analysis View: WC_VIEW
[02/01 23:43:25     19]     RC-Corner Name        : Cmax
[02/01 23:43:25     19]     RC-Corner Index       : 0
[02/01 23:43:25     19]     RC-Corner Temperature : 125 Celsius
[02/01 23:43:25     19]     RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/01 23:43:25     19]     RC-Corner PreRoute Res Factor         : 1
[02/01 23:43:25     19]     RC-Corner PreRoute Cap Factor         : 1
[02/01 23:43:25     19]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:25     19]  
[02/01 23:43:25     19]  Analysis View: BC_VIEW
[02/01 23:43:25     19]     RC-Corner Name        : Cmin
[02/01 23:43:25     19]     RC-Corner Index       : 1
[02/01 23:43:25     19]     RC-Corner Temperature : -40 Celsius
[02/01 23:43:25     19]     RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/01 23:43:25     19]     RC-Corner PreRoute Res Factor         : 1
[02/01 23:43:25     19]     RC-Corner PreRoute Cap Factor         : 1
[02/01 23:43:25     19]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/01 23:43:25     19]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:25     19]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:25     19] *Info: initialize multi-corner CTS.
[02/01 23:43:25     19] Reading timing constraints file '../../desdir/constraints/aes_cipher_top.sdc' ...
[02/01 23:43:25     19] Current (total cpu=0:00:19.6, real=0:00:49.0, peak res=291.6M, current mem=616.1M)
[02/01 23:43:25     19] INFO (CTE): Constraints read successfully.
[02/01 23:43:25     19] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=308.4M, current mem=632.3M)
[02/01 23:43:25     19] Current (total cpu=0:00:19.8, real=0:00:49.0, peak res=308.4M, current mem=632.3M)
[02/01 23:43:25     20] Summary for sequential cells idenfication: 
[02/01 23:43:25     20] Identified SBFF number: 199
[02/01 23:43:25     20] Identified MBFF number: 0
[02/01 23:43:25     20] Not identified SBFF number: 0
[02/01 23:43:25     20] Not identified MBFF number: 0
[02/01 23:43:25     20] Number of sequential cells which are not FFs: 104
[02/01 23:43:25     20] 
[02/01 23:43:25     20] Total number of combinational cells: 492
[02/01 23:43:25     20] Total number of sequential cells: 303
[02/01 23:43:25     20] Total number of tristate cells: 11
[02/01 23:43:25     20] Total number of level shifter cells: 0
[02/01 23:43:25     20] Total number of power gating cells: 0
[02/01 23:43:25     20] Total number of isolation cells: 0
[02/01 23:43:25     20] Total number of power switch cells: 0
[02/01 23:43:25     20] Total number of pulse generator cells: 0
[02/01 23:43:25     20] Total number of always on buffers: 0
[02/01 23:43:25     20] Total number of retention cells: 0
[02/01 23:43:25     20] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/01 23:43:25     20] Total number of usable buffers: 18
[02/01 23:43:25     20] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/01 23:43:25     20] Total number of unusable buffers: 9
[02/01 23:43:25     20] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/01 23:43:25     20] Total number of usable inverters: 18
[02/01 23:43:25     20] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/01 23:43:25     20] Total number of unusable inverters: 9
[02/01 23:43:25     20] List of identified usable delay cells:
[02/01 23:43:25     20] Total number of identified usable delay cells: 0
[02/01 23:43:25     20] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/01 23:43:25     20] Total number of identified unusable delay cells: 9
[02/01 23:43:25     20] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/01 23:43:25     20] 
[02/01 23:43:25     20] *** Summary of all messages that are not suppressed in this session:
[02/01 23:43:25     20] Severity  ID               Count  Summary                                  
[02/01 23:43:25     20] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/01 23:43:25     20] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/01 23:43:25     20] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/01 23:43:25     20] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/01 23:43:25     20] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/01 23:43:25     20] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/01 23:43:25     20] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/01 23:43:25     20] *** Message Summary: 1633 warning(s), 0 error(s)
[02/01 23:43:25     20] 
[02/01 23:43:25     20] <CMD> set_interactive_constraint_modes {CON}
[02/01 23:43:25     20] <CMD> setDesignMode -process 65
[02/01 23:43:25     20] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/01 23:43:25     20] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/01 23:43:25     20] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/01 23:43:25     20] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/01 23:43:25     20] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/01 23:43:25     20] Updating process node dependent CCOpt properties for the 65nm process node.
[02/01 23:43:30     20] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[02/01 23:43:30     20] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/01 23:43:31     20] <CMD> createPlaceBlockage -box {10 90 40 170}
[02/01 23:43:31     20] <CMD> createPlaceBlockage -box {45 90 75 170}
[02/01 23:43:31     20] <CMD> createPlaceBlockage -box {185 90 215 170}
[02/01 23:43:31     20] <CMD> createPlaceBlockage -box {220 90 250 170}
[02/01 23:43:39     20] <CMD> restoreDesign /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat aes_cipher_top
[02/01 23:43:39     20] exclude_path_collection 0
[02/01 23:43:39     20] Resetting process node dependent CCOpt properties.
[02/01 23:43:39     20] Reset to color id 0 for u0 (aes_key_expand_128) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us00 (aes_sbox_0) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us01 (aes_sbox_19) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us02 (aes_sbox_18) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us03 (aes_sbox_17) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us10 (aes_sbox_16) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us11 (aes_sbox_15) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us12 (aes_sbox_14) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us13 (aes_sbox_13) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us20 (aes_sbox_12) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us21 (aes_sbox_11) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us22 (aes_sbox_10) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us23 (aes_sbox_9) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us30 (aes_sbox_8) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us31 (aes_sbox_7) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us32 (aes_sbox_6) and all their descendants.
[02/01 23:43:39     20] Reset to color id 0 for us33 (aes_sbox_5) and all their descendants.
[02/01 23:43:40     20] Free PSO.
[02/01 23:43:40     20] Reset cap table.
[02/01 23:43:40     20] Cleaning up the current multi-corner RC extraction setup.
[02/01 23:43:40     20] Resetting process node dependent CCOpt properties.
[02/01 23:43:40     21] Set DBUPerIGU to 1000.
[02/01 23:43:40     21] Set net toggle Scale Factor to 1.00
[02/01 23:43:40     21] Set Shrink Factor to 1.00000
[02/01 23:43:40     21] Set net toggle Scale Factor to 1.00
[02/01 23:43:40     21] Set Shrink Factor to 1.00000
[02/01 23:43:40     21] 
[02/01 23:43:40     21] *** Memory Usage v#1 (Current mem = 630.578M, initial mem = 151.930M) ***
[02/01 23:43:40     21] 
[02/01 23:43:40     21] 
[02/01 23:43:40     21] Info (SM2C): Status of key globals:
[02/01 23:43:40     21] 	 MMMC-by-default flow     : 1
[02/01 23:43:40     21] 	 Default MMMC objs envvar : 0
[02/01 23:43:40     21] 	 Data portability         : 0
[02/01 23:43:40     21] 	 MMMC PV Emulation        : 0
[02/01 23:43:40     21] 	 MMMC debug               : 0
[02/01 23:43:40     21] 	 Init_Design flow         : 1
[02/01 23:43:40     21] 
[02/01 23:43:40     21] 
[02/01 23:43:40     21] 	 CTE SM2C global          : false
[02/01 23:43:40     21] 	 Reporting view filter    : false
[02/01 23:43:40     21] Set Default Input Pin Transition as 0.1 ps.
[02/01 23:43:40     21] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/01 23:43:40     21] 
[02/01 23:43:40     21] Loading LEF file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[02/01 23:43:40     21] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/01 23:43:40     21] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/01 23:43:40     21] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/01 23:43:40     21] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/01 23:43:40     21] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/01 23:43:40     21] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/01 23:43:40     21] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/01 23:43:40     21] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/01 23:43:40     21] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/01 23:43:40     21] The LEF parser will ignore this statement.
[02/01 23:43:40     21] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/01 23:43:40     21] Set DBUPerIGU to M2 pitch 400.
[02/01 23:43:41     21] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/01 23:43:41     21] Type 'man IMPLF-200' for more detail.
[02/01 23:43:41     21] 
[02/01 23:43:41     21] viaInitial starts at Thu Feb  1 23:43:41 2018
viaInitial ends at Thu Feb  1 23:43:41 2018
Loading view definition file from /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/viewDefinition.tcl
[02/01 23:43:41     21] Reading WC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
[02/01 23:43:42     23] Read 811 cells in library 'tcbn65gpluswc' 
[02/01 23:43:42     23] Reading BC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplusbc.lib' ...
[02/01 23:43:44     25] Read 811 cells in library 'tcbn65gplusbc' 
[02/01 23:43:44     25] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=1.13min, fe_mem=503.3M) ***
[02/01 23:43:44     25] *** Begin netlist parsing (mem=503.3M) ***
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/01 23:43:44     25] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/01 23:43:44     25] To increase the message display limit, refer to the product command reference manual.
[02/01 23:43:44     25] Created 811 new cells from 2 timing libraries.
[02/01 23:43:44     25] Reading netlist ...
[02/01 23:43:44     25] Backslashed names will retain backslash and a trailing blank character.
[02/01 23:43:44     25] Reading verilog netlist '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.v.gz'
[02/01 23:43:44     25] 
[02/01 23:43:44     25] *** Memory Usage v#1 (Current mem = 503.289M, initial mem = 151.930M) ***
[02/01 23:43:44     25] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=503.3M) ***
[02/01 23:43:44     25] Set top cell to aes_cipher_top.
[02/01 23:43:45     25] Hooked 1622 DB cells to tlib cells.
[02/01 23:43:45     25] Starting recursive module instantiation check.
[02/01 23:43:45     25] No recursion found.
[02/01 23:43:45     25] Building hierarchical netlist for Cell aes_cipher_top ...
[02/01 23:43:45     25] *** Netlist is unique.
[02/01 23:43:45     25] ** info: there are 1680 modules.
[02/01 23:43:45     25] ** info: there are 13894 stdCell insts.
[02/01 23:43:45     25] 
[02/01 23:43:45     25] *** Memory Usage v#1 (Current mem = 517.039M, initial mem = 151.930M) ***
[02/01 23:43:45     25] *info: set bottom ioPad orient R0
[02/01 23:43:45     25] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/01 23:43:45     25] Type 'man IMPFP-3961' for more detail.
[02/01 23:43:45     25] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/01 23:43:45     25] Type 'man IMPFP-3961' for more detail.
[02/01 23:43:45     25] Set Default Net Delay as 1000 ps.
[02/01 23:43:45     25] Set Default Net Load as 0.5 pF. 
[02/01 23:43:45     25] Set Default Input Pin Transition as 0.1 ps.
[02/01 23:43:45     25] Loading preference file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/gui.pref.tcl ...
[02/01 23:43:45     25] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/01 23:43:45     25] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/01 23:43:45     25] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/01 23:43:45     25] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/01 23:43:45     25] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/01 23:43:45     25] Updating process node dependent CCOpt properties for the 65nm process node.
[02/01 23:43:45     25] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/01 23:43:45     25] **WARN: analysis view BC_VIEW not found, use default_view_setup
[02/01 23:43:45     25] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/01 23:43:45     25] Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/01 23:43:45     25] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:45     25] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:45     25] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/01 23:43:45     25] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/01 23:43:45     25] Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/01 23:43:45     25] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:45     25] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/01 23:43:45     25] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/01 23:43:45     25] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/01 23:43:45     25] Importing multi-corner RC tables ... 
[02/01 23:43:45     25] Summary of Active RC-Corners : 
[02/01 23:43:45     25]  
[02/01 23:43:45     25]  Analysis View: WC_VIEW
[02/01 23:43:45     25]     RC-Corner Name        : Cmax
[02/01 23:43:45     25]     RC-Corner Index       : 0
[02/01 23:43:45     25]     RC-Corner Temperature : 125 Celsius
[02/01 23:43:45     25]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/01 23:43:45     25]     RC-Corner PreRoute Res Factor         : 1
[02/01 23:43:45     25]     RC-Corner PreRoute Cap Factor         : 1
[02/01 23:43:45     25]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:45     25]  
[02/01 23:43:45     25]  Analysis View: BC_VIEW
[02/01 23:43:45     25]     RC-Corner Name        : Cmin
[02/01 23:43:45     25]     RC-Corner Index       : 1
[02/01 23:43:45     25]     RC-Corner Temperature : -40 Celsius
[02/01 23:43:45     25]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/01 23:43:45     25]     RC-Corner PreRoute Res Factor         : 1
[02/01 23:43:45     25]     RC-Corner PreRoute Cap Factor         : 1
[02/01 23:43:45     25]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/01 23:43:45     25]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/01 23:43:45     25]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/01 23:43:46     26] *Info: initialize multi-corner CTS.
[02/01 23:43:46     26] Reading timing constraints file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[02/01 23:43:46     26] Current (total cpu=0:00:26.7, real=0:01:10, peak res=336.3M, current mem=647.0M)
[02/01 23:43:46     26] INFO (CTE): Constraints read successfully.
[02/01 23:43:46     26] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=344.9M, current mem=656.7M)
[02/01 23:43:46     26] Current (total cpu=0:00:26.9, real=0:01:10, peak res=344.9M, current mem=656.7M)
[02/01 23:43:46     27] Summary for sequential cells idenfication: 
[02/01 23:43:46     27] Identified SBFF number: 199
[02/01 23:43:46     27] Identified MBFF number: 0
[02/01 23:43:46     27] Not identified SBFF number: 0
[02/01 23:43:46     27] Not identified MBFF number: 0
[02/01 23:43:46     27] Number of sequential cells which are not FFs: 104
[02/01 23:43:46     27] 
[02/01 23:43:46     27] Total number of combinational cells: 492
[02/01 23:43:46     27] Total number of sequential cells: 303
[02/01 23:43:46     27] Total number of tristate cells: 11
[02/01 23:43:46     27] Total number of level shifter cells: 0
[02/01 23:43:46     27] Total number of power gating cells: 0
[02/01 23:43:46     27] Total number of isolation cells: 0
[02/01 23:43:46     27] Total number of power switch cells: 0
[02/01 23:43:46     27] Total number of pulse generator cells: 0
[02/01 23:43:46     27] Total number of always on buffers: 0
[02/01 23:43:46     27] Total number of retention cells: 0
[02/01 23:43:46     27] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/01 23:43:46     27] Total number of usable buffers: 18
[02/01 23:43:46     27] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/01 23:43:46     27] Total number of unusable buffers: 9
[02/01 23:43:46     27] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/01 23:43:46     27] Total number of usable inverters: 18
[02/01 23:43:46     27] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/01 23:43:46     27] Total number of unusable inverters: 9
[02/01 23:43:46     27] List of identified usable delay cells:
[02/01 23:43:46     27] Total number of identified usable delay cells: 0
[02/01 23:43:46     27] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/01 23:43:46     27] Total number of identified unusable delay cells: 9
[02/01 23:43:46     27] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[02/01 23:43:46     27] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[02/01 23:43:46     27] Type 'man IMPOPT-3058' for more detail.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[02/01 23:43:46     27] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[02/01 23:43:46     27] To increase the message display limit, refer to the product command reference manual.
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[02/01 23:43:46     27]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[02/01 23:43:46     27] Reading floorplan file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.fp.gz (mem = 660.7M).
[02/01 23:43:46     27] *info: reset 14186 existing net BottomPreferredLayer and AvoidDetour
[02/01 23:43:46     27] Deleting old partition specification.
[02/01 23:43:47     27] Set FPlanBox to (0 0 527600 522400)
[02/01 23:43:47     27]  ... processed partition successfully.
[02/01 23:43:47     27] Set (u0) in guide (162000 164000 359600 354800)
[02/01 23:43:47     27] Set (us00) in guide (28000 430400 125600 491600)
[02/01 23:43:47     27] Set (us01) in guide (131600 430400 231200 491600)
[02/01 23:43:47     27] Set (us02) in guide (288000 430400 387200 491600)
[02/01 23:43:47     27] Set (us03) in guide (396800 430400 497200 491600)
[02/01 23:43:47     27] Set (us20) in guide (26000 362000 124400 423200)
[02/01 23:43:47     27] Set (us21) in guide (131600 362000 232000 423200)
[02/01 23:43:47     27] Set (us32) in guide (288000 362000 387600 423200)
[02/01 23:43:47     27] Set (us33) in guide (396000 362000 499200 423200)
[02/01 23:43:47     27] Set (us10) in guide (28000 99200 128000 160400)
[02/01 23:43:47     27] Set (us22) in guide (28000 30800 127200 92000)
[02/01 23:43:47     27] Set (us23) in guide (133200 30800 235600 92000)
[02/01 23:43:47     27] Set (us30) in guide (296400 27200 395200 88400)
[02/01 23:43:47     27] Set (us31) in guide (403600 27200 502800 88400)
[02/01 23:43:47     27] Set (us11) in guide (132400 99200 236400 156800)
[02/01 23:43:47     27] Set (us12) in guide (296400 95600 395200 156800)
[02/01 23:43:47     27] Set (us13) in guide (402000 95600 499600 156800)
[02/01 23:43:47     27] There are 10 nets with weight being set
[02/01 23:43:47     27] There are 139 nets with bottomPreferredRoutingLayer being set
[02/01 23:43:47     27] There are 10 nets with avoidDetour being set
[02/01 23:43:47     27] Extracting standard cell pins and blockage ...... 
[02/01 23:43:47     27] Pin and blockage extraction finished
[02/01 23:43:47     27] *** End loading floorplan (cpu = 0:00:00.1, mem = 660.7M) ***
[02/01 23:43:47     27] Reading placement file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.place.gz.
[02/01 23:43:47     27] ** Reading stdCellPlacement "/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.place.gz" ...
[02/01 23:43:47     27] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=662.7M) ***
[02/01 23:43:47     27] Total net length = 2.561e+05 (1.309e+05 1.252e+05) (ext = 1.575e+04)
[02/01 23:43:47     27] Reading routing file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.route.gz.
[02/01 23:43:47     27] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Thu Feb  1 20:18:22 2018 Format: 15.2) ...
[02/01 23:43:47     27] Suppress "**WARN ..." messages.
[02/01 23:43:47     27] routingBox: (0 0) (527600 522400)
[02/01 23:43:47     27] coreBox:    (20000 20000) (507600 502400)
[02/01 23:43:47     27] Un-suppress "**WARN ..." messages.
[02/01 23:43:48     28] *** Total 14158 nets are successfully restored.
[02/01 23:43:48     28] *** Completed restoreRoute (cpu=0:00:00.7 real=0:00:01.0 mem=686.8M) ***
[02/01 23:43:48     28] Reading DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.def.gz', current time is Thu Feb  1 23:43:48 2018 ...
[02/01 23:43:48     28] --- DIVIDERCHAR '/'
[02/01 23:43:48     28] --- UnitsPerDBU = 1.0000
[02/01 23:43:48     28] DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/route.enc.dat/aes_cipher_top.def.gz' is parsed, current time is Thu Feb  1 23:43:48 2018.
[02/01 23:43:48     28] Set Default Input Pin Transition as 0.1 ps.
[02/01 23:43:48     28] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/01 23:43:48     28] Initializing multi-corner capacitance tables ... 
[02/01 23:43:48     28] Initializing multi-corner resistance tables ...
[02/01 23:43:49     29] Summary for sequential cells idenfication: 
[02/01 23:43:49     29] Identified SBFF number: 199
[02/01 23:43:49     29] Identified MBFF number: 0
[02/01 23:43:49     29] Not identified SBFF number: 0
[02/01 23:43:49     29] Not identified MBFF number: 0
[02/01 23:43:49     29] Number of sequential cells which are not FFs: 104
[02/01 23:43:49     29] 
[02/01 23:43:49     29] Extracting original clock gating for clk... 
[02/01 23:43:49     29]   clock_tree clk contains 530 sinks and 0 clock gates.
[02/01 23:43:49     29]   Extraction for clk complete.
[02/01 23:43:49     29] Extracting original clock gating for clk done.
[02/01 23:43:49     29] 
[02/01 23:43:49     29] *** Summary of all messages that are not suppressed in this session:
[02/01 23:43:49     29] Severity  ID               Count  Summary                                  
[02/01 23:43:49     29] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/01 23:43:49     29] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/01 23:43:49     29] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/01 23:43:49     29] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/01 23:43:49     29] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/01 23:43:49     29] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/01 23:43:49     29] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/01 23:43:49     29] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[02/01 23:43:49     29] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/01 23:43:49     29] *** Message Summary: 2232 warning(s), 0 error(s)
[02/01 23:43:49     29] 
[02/01 23:44:03     29] <CMD> optDesign -postRoute -drv
[02/01 23:44:03     29] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/01 23:44:03     29] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/01 23:44:03     29] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/01 23:44:03     29] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/01 23:44:03     29] -setupDynamicPowerViewAsDefaultView false
[02/01 23:44:03     29]                                            # bool, default=false, private
[02/01 23:44:03     29] #spOpts: N=65 
[02/01 23:44:03     29] Core basic site is core
[02/01 23:44:04     29] Estimated cell power/ground rail width = 0.225 um
[02/01 23:44:04     29] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 23:44:04     30] #spOpts: N=65 mergeVia=F 
[02/01 23:44:04     30] GigaOpt running with 1 threads.
[02/01 23:44:04     30] Info: 1 threads available for lower-level modules during optimization.
[02/01 23:44:04     30] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/01 23:44:04     30] 	Cell FILL1_LL, site bcore.
[02/01 23:44:04     30] 	Cell FILL_NW_HH, site bcore.
[02/01 23:44:04     30] 	Cell FILL_NW_LL, site bcore.
[02/01 23:44:04     30] 	Cell GFILL, site gacore.
[02/01 23:44:04     30] 	Cell GFILL10, site gacore.
[02/01 23:44:04     30] 	Cell GFILL2, site gacore.
[02/01 23:44:04     30] 	Cell GFILL3, site gacore.
[02/01 23:44:04     30] 	Cell GFILL4, site gacore.
[02/01 23:44:04     30] 	Cell LVLLHCD1, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHCD2, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHCD4, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHCD8, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHD1, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHD2, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHD4, site bcore.
[02/01 23:44:04     30] 	Cell LVLLHD8, site bcore.
[02/01 23:44:04     30] .
[02/01 23:44:04     30] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/01 23:44:04     30] Type 'man IMPTS-403' for more detail.
[02/01 23:44:04     30] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[02/01 23:44:04     30] Type 'man IMPOPT-7077' for more detail.
[02/01 23:44:06     32] Effort level <high> specified for reg2reg path_group
[02/01 23:44:06     32] *** Timing Optimization ... ***
[02/01 23:44:06     32] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 742.0M, totSessionCpu=0:00:32 **
[02/01 23:44:06     32] #Created 847 library cell signatures
[02/01 23:44:06     32] #Created 14186 NETS and 0 SPECIALNETS signatures
[02/01 23:44:06     32] #Created 13895 instance signatures
[02/01 23:44:06     32] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.84 (MB), peak = 691.84 (MB)
[02/01 23:44:06     32] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.89 (MB), peak = 691.89 (MB)
[02/01 23:44:06     32] #spOpts: N=65 
[02/01 23:44:06     32] Begin checking placement ... (start mem=745.0M, init mem=747.0M)
[02/01 23:44:06     32] *info: Placed = 13894          (Fixed = 9)
[02/01 23:44:06     32] *info: Unplaced = 0           
[02/01 23:44:06     32] Placement Density:83.90%(41181/49085)
[02/01 23:44:06     32] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=749.0M)
[02/01 23:44:06     32]  Initial DC engine is -> aae
[02/01 23:44:06     32]  
[02/01 23:44:06     32]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/01 23:44:06     32]  
[02/01 23:44:06     32]  
[02/01 23:44:06     32]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/01 23:44:06     32]  
[02/01 23:44:06     32] Reset EOS DB
[02/01 23:44:06     32] Ignoring AAE DB Resetting ...
[02/01 23:44:06     32]  Set Options for AAE Based Opt flow 
[02/01 23:44:06     32] *** optDesign -postRoute ***
[02/01 23:44:06     32] DRC Margin: user margin 0.0; extra margin 0
[02/01 23:44:06     32] Setup Target Slack: user slack 0
[02/01 23:44:06     32] Hold Target Slack: user slack 0
[02/01 23:44:06     32] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/01 23:44:06     32] Opt: RC extraction mode changed to 'detail'
[02/01 23:44:07     33] Include MVT Delays for Hold Opt
[02/01 23:44:07     33] ** INFO : this run is activating 'postRoute' automaton
[02/01 23:44:07     33] 
[02/01 23:44:07     33] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/01 23:44:07     33] 
[02/01 23:44:07     33] Type 'man IMPOPT-3663' for more detail.
[02/01 23:44:08     33] 
[02/01 23:44:08     33] Power view               = WC_VIEW
[02/01 23:44:08     33] Number of VT partitions  = 2
[02/01 23:44:08     33] Standard cells in design = 811
[02/01 23:44:08     33] Instances in design      = 13894
[02/01 23:44:08     33] 
[02/01 23:44:08     33] Instance distribution across the VT partitions:
[02/01 23:44:08     33] 
[02/01 23:44:08     33]  LVT : inst = 6084 (43.8%), cells = 335 (41%)
[02/01 23:44:08     33]    Lib tcbn65gpluswc        : inst = 6084 (43.8%)
[02/01 23:44:08     33] 
[02/01 23:44:08     33]  HVT : inst = 7810 (56.2%), cells = 457 (56%)
[02/01 23:44:08     33]    Lib tcbn65gpluswc        : inst = 7810 (56.2%)
[02/01 23:44:08     33] 
[02/01 23:44:08     33] Reporting took 0 sec
[02/01 23:44:08     33] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/01 23:44:08     33] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/01 23:44:08     33] Extraction called for design 'aes_cipher_top' of instances=13894 and nets=14186 using extraction engine 'postRoute' at effort level 'low' .
[02/01 23:44:08     33] PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
[02/01 23:44:08     33] RC Extraction called in multi-corner(2) mode.
[02/01 23:44:08     33] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/01 23:44:08     33] Process corner(s) are loaded.
[02/01 23:44:08     33]  Corner: Cmax
[02/01 23:44:08     33]  Corner: Cmin
[02/01 23:44:08     33] extractDetailRC Option : -outfile /tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d  -extended
[02/01 23:44:08     33] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/01 23:44:08     33]       RC Corner Indexes            0       1   
[02/01 23:44:08     33] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/01 23:44:08     33] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/01 23:44:08     33] Resistance Scaling Factor    : 1.00000 1.00000 
[02/01 23:44:08     33] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/01 23:44:08     33] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/01 23:44:08     33] Shrink Factor                : 1.00000
[02/01 23:44:08     33] Initializing multi-corner capacitance tables ... 
[02/01 23:44:08     33] Initializing multi-corner resistance tables ...
[02/01 23:44:08     34] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 734.8M)
[02/01 23:44:08     34] Creating parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for storing RC.
[02/01 23:44:08     34] Extracted 10.0007% (CPU Time= 0:00:00.4  MEM= 794.5M)
[02/01 23:44:08     34] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 798.5M)
[02/01 23:44:08     34] Extracted 30.0011% (CPU Time= 0:00:00.7  MEM= 802.6M)
[02/01 23:44:08     34] Extracted 40.0007% (CPU Time= 0:00:00.9  MEM= 805.6M)
[02/01 23:44:09     34] Extracted 50.0009% (CPU Time= 0:00:01.0  MEM= 808.6M)
[02/01 23:44:09     35] Extracted 60.001% (CPU Time= 0:00:01.3  MEM= 810.6M)
[02/01 23:44:09     35] Extracted 70.0006% (CPU Time= 0:00:01.6  MEM= 817.6M)
[02/01 23:44:09     35] Extracted 80.0008% (CPU Time= 0:00:01.9  MEM= 819.6M)
[02/01 23:44:10     36] Extracted 90.001% (CPU Time= 0:00:02.2  MEM= 820.6M)
[02/01 23:44:10     36] Extracted 100% (CPU Time= 0:00:03.0  MEM= 823.6M)
[02/01 23:44:11     36] Number of Extracted Resistors     : 317842
[02/01 23:44:11     36] Number of Extracted Ground Cap.   : 308434
[02/01 23:44:11     36] Number of Extracted Coupling Cap. : 566896
[02/01 23:44:11     36] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:44:11     36] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/01 23:44:11     36]  Corner: Cmax
[02/01 23:44:11     36]  Corner: Cmin
[02/01 23:44:11     36] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 792.6M)
[02/01 23:44:11     36] Creating parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb_Filter.rcdb.d' for storing RC.
[02/01 23:44:11     37] Closing parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d'. 14153 times net's RC data read were performed.
[02/01 23:44:11     37] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=792.625M)
[02/01 23:44:11     37] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:44:11     37] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=792.625M)
[02/01 23:44:11     37] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 792.625M)
[02/01 23:44:11     37] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:44:11     37] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 792.6M)
[02/01 23:44:11     37] Initializing multi-corner capacitance tables ... 
[02/01 23:44:12     37] Initializing multi-corner resistance tables ...
[02/01 23:44:12     38] Starting SI iteration 1 using Infinite Timing Windows
[02/01 23:44:12     38] #################################################################################
[02/01 23:44:12     38] # Design Stage: PostRoute
[02/01 23:44:12     38] # Design Name: aes_cipher_top
[02/01 23:44:12     38] # Design Mode: 65nm
[02/01 23:44:12     38] # Analysis Mode: MMMC OCV 
[02/01 23:44:12     38] # Parasitics Mode: SPEF/RCDB
[02/01 23:44:12     38] # Signoff Settings: SI On 
[02/01 23:44:12     38] #################################################################################
[02/01 23:44:12     38] AAE_INFO: 1 threads acquired from CTE.
[02/01 23:44:12     38] Setting infinite Tws ...
[02/01 23:44:12     38] First Iteration Infinite Tw... 
[02/01 23:44:12     38] Calculate early delays in OCV mode...
[02/01 23:44:12     38] Calculate late delays in OCV mode...
[02/01 23:44:12     38] Topological Sorting (CPU = 0:00:00.0, MEM = 821.2M, InitMEM = 821.2M)
[02/01 23:44:20     46] AAE_INFO-618: Total number of nets in the design is 14186,  99.8 percent of the nets selected for SI analysis
[02/01 23:44:20     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 23:44:20     46] End delay calculation. (MEM=952.742 CPU=0:00:07.0 REAL=0:00:07.0)
[02/01 23:44:20     46] Save waveform /tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/.AAE_WXCtI4/.AAE_19452/waveform.data...
[02/01 23:44:20     46] *** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 952.7M) ***
[02/01 23:44:21     47] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 952.7M)
[02/01 23:44:21     47] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 23:44:21     47] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 952.7M)
[02/01 23:44:21     47] Starting SI iteration 2
[02/01 23:44:22     47] AAE_INFO: 1 threads acquired from CTE.
[02/01 23:44:22     47] Calculate early delays in OCV mode...
[02/01 23:44:22     47] Calculate late delays in OCV mode...
[02/01 23:44:26     52] AAE_INFO-618: Total number of nets in the design is 14186,  20.3 percent of the nets selected for SI analysis
[02/01 23:44:26     52] End delay calculation. (MEM=960.789 CPU=0:00:04.3 REAL=0:00:04.0)
[02/01 23:44:26     52] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 960.8M) ***
[02/01 23:44:27     52] *** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:00:52.8 mem=960.8M)
[02/01 23:44:27     52] ** Profile ** Start :  cpu=0:00:00.0, mem=960.8M
[02/01 23:44:27     52] ** Profile ** Other data :  cpu=0:00:00.0, mem=960.8M
[02/01 23:44:27     53] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=960.8M
[02/01 23:44:27     53] ** Profile ** DRVs :  cpu=0:00:00.2, mem=960.8M
[02/01 23:44:27     53] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.049  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=960.8M
[02/01 23:44:27     53] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 877.0M, totSessionCpu=0:00:53 **
[02/01 23:44:27     53] Setting latch borrow mode to budget during optimization.
[02/01 23:44:28     54] Glitch fixing enabled
[02/01 23:44:28     54] Leakage Power Opt: re-selecting buf/inv list 
[02/01 23:44:28     54] Summary for sequential cells idenfication: 
[02/01 23:44:28     54] Identified SBFF number: 199
[02/01 23:44:28     54] Identified MBFF number: 0
[02/01 23:44:28     54] Not identified SBFF number: 0
[02/01 23:44:28     54] Not identified MBFF number: 0
[02/01 23:44:28     54] Number of sequential cells which are not FFs: 104
[02/01 23:44:28     54] 
[02/01 23:44:28     54] **INFO: Num dontuse cells 97, Num usable cells 772
[02/01 23:44:28     54] optDesignOneStep: Leakage Power Flow
[02/01 23:44:28     54] **INFO: Num dontuse cells 97, Num usable cells 772
[02/01 23:44:28     54] **INFO: Start fixing DRV (Mem = 944.78M) ...
[02/01 23:44:28     54] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[02/01 23:44:28     54] **INFO: Start fixing DRV iteration 1 ...
[02/01 23:44:28     54] Begin: GigaOpt DRV Optimization
[02/01 23:44:28     54] Glitch fixing enabled
[02/01 23:44:28     54] Info: 10 clock nets excluded from IPO operation.
[02/01 23:44:28     54] Summary for sequential cells idenfication: 
[02/01 23:44:28     54] Identified SBFF number: 199
[02/01 23:44:28     54] Identified MBFF number: 0
[02/01 23:44:28     54] Not identified SBFF number: 0
[02/01 23:44:28     54] Not identified MBFF number: 0
[02/01 23:44:28     54] Number of sequential cells which are not FFs: 104
[02/01 23:44:28     54] 
[02/01 23:44:28     54] DRV pessimism of 5.00% is used.
[02/01 23:44:28     54] PhyDesignGrid: maxLocalDensity 0.96
[02/01 23:44:28     54] #spOpts: N=65 mergeVia=F 
[02/01 23:44:33     58] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/01 23:44:33     58] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[02/01 23:44:33     58] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/01 23:44:33     58] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/01 23:44:33     58] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/01 23:44:33     58] DEBUG: @coeDRVCandCache::init.
[02/01 23:44:33     59] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/01 23:44:33     59] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  83.90  |            |           |
[02/01 23:44:33     59] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/01 23:44:33     59] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  83.90  |   0:00:00.0|    1182.2M|
[02/01 23:44:33     59] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/01 23:44:33     59] **** Begin NDR-Layer Usage Statistics ****
[02/01 23:44:33     59] Layer 3 has 10 constrained nets 
[02/01 23:44:33     59] Layer 7 has 129 constrained nets 
[02/01 23:44:33     59] **** End NDR-Layer Usage Statistics ****
[02/01 23:44:33     59] 
[02/01 23:44:33     59] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1182.2M) ***
[02/01 23:44:33     59] 
[02/01 23:44:33     59] Begin: glitch net info
[02/01 23:44:33     59] glitch slack range: number of glitch nets
[02/01 23:44:33     59] glitch slack < -0.32 : 0
[02/01 23:44:33     59] -0.32 < glitch slack < -0.28 : 0
[02/01 23:44:33     59] -0.28 < glitch slack < -0.24 : 0
[02/01 23:44:33     59] -0.24 < glitch slack < -0.2 : 0
[02/01 23:44:33     59] -0.2 < glitch slack < -0.16 : 0
[02/01 23:44:33     59] -0.16 < glitch slack < -0.12 : 0
[02/01 23:44:33     59] -0.12 < glitch slack < -0.08 : 0
[02/01 23:44:33     59] -0.08 < glitch slack < -0.04 : 0
[02/01 23:44:33     59] -0.04 < glitch slack : 0
[02/01 23:44:33     59] End: glitch net info
[02/01 23:44:33     59] DEBUG: @coeDRVCandCache::cleanup.
[02/01 23:44:33     59] drv optimizer changes nothing and skips refinePlace
[02/01 23:44:33     59] End: GigaOpt DRV Optimization
[02/01 23:44:33     59] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1062.7M, totSessionCpu=0:00:59 **
[02/01 23:44:33     59] *info:
[02/01 23:44:33     59] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1062.71M).
[02/01 23:44:33     59] Leakage Power Opt: resetting the buf/inv selection
[02/01 23:44:33     59] ** Profile ** Start :  cpu=0:00:00.0, mem=1062.7M
[02/01 23:44:33     59] ** Profile ** Other data :  cpu=0:00:00.0, mem=1062.7M
[02/01 23:44:33     59] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1072.7M
[02/01 23:44:33     59] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1072.7M
[02/01 23:44:33     59] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1062.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.049  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1072.7M
[02/01 23:44:33     59] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1062.7M, totSessionCpu=0:01:00 **
[02/01 23:44:34     59]   Timing Snapshot: (REF)
[02/01 23:44:34     59]      Weighted WNS: 0.000
[02/01 23:44:34     59]       All  PG WNS: 0.000
[02/01 23:44:34     59]       High PG WNS: 0.000
[02/01 23:44:34     59]       All  PG TNS: 0.000
[02/01 23:44:34     59]       High PG TNS: 0.000
[02/01 23:44:34     59]          Tran DRV: 0
[02/01 23:44:34     59]           Cap DRV: 0
[02/01 23:44:34     59]        Fanout DRV: 0
[02/01 23:44:34     59]            Glitch: 0
[02/01 23:44:34     59]   Timing Snapshot: (REF)
[02/01 23:44:34     59]      Weighted WNS: -0.003
[02/01 23:44:34     59]       All  PG WNS: -0.003
[02/01 23:44:34     59]       High PG WNS: -0.003
[02/01 23:44:34     59]       All  PG TNS: -0.007
[02/01 23:44:34     59]       High PG TNS: -0.007
[02/01 23:44:34     59]          Tran DRV: 0
[02/01 23:44:34     59]           Cap DRV: 0
[02/01 23:44:34     59]        Fanout DRV: 0
[02/01 23:44:34     59]            Glitch: 0
[02/01 23:44:34     59]    Category Slack: { [L, -0.003] [H, -0.003] }
[02/01 23:44:34     59] 
[02/01 23:44:34     59] ** Profile ** Start :  cpu=0:00:00.0, mem=1054.2M
[02/01 23:44:34     60] ** Profile ** Other data :  cpu=0:00:00.1, mem=1054.2M
[02/01 23:44:34     60] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1054.2M
[02/01 23:44:34     60] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1054.2M
[02/01 23:44:34     60] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.049  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1054.2M
[02/01 23:44:34     60] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 996.9M, totSessionCpu=0:01:01 **
[02/01 23:44:34     60] -routeWithEco false                      # bool, default=false
[02/01 23:44:34     60] -routeWithEco true                       # bool, default=false, user setting
[02/01 23:44:34     60] -routeSelectedNetOnly false              # bool, default=false
[02/01 23:44:34     60] -routeWithTimingDriven true              # bool, default=false, user setting
[02/01 23:44:34     60] -routeWithTimingDriven false             # bool, default=false, user setting
[02/01 23:44:34     60] -routeWithSiDriven true                  # bool, default=false, user setting
[02/01 23:44:34     60] -routeWithSiDriven false                 # bool, default=false, user setting
[02/01 23:44:34     60] 
[02/01 23:44:34     60] globalDetailRoute
[02/01 23:44:34     60] 
[02/01 23:44:34     60] #setNanoRouteMode -drouteAutoStop true
[02/01 23:44:34     60] #setNanoRouteMode -drouteFixAntenna true
[02/01 23:44:34     60] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[02/01 23:44:34     60] #setNanoRouteMode -routeWithEco true
[02/01 23:44:34     60] #setNanoRouteMode -routeWithSiDriven false
[02/01 23:44:34     60] #setNanoRouteMode -routeWithTimingDriven false
[02/01 23:44:34     60] #Start globalDetailRoute on Thu Feb  1 23:44:34 2018
[02/01 23:44:34     60] #
[02/01 23:44:34     60] Closing parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d'. 14153 times net's RC data read were performed.
[02/01 23:44:35     61] ### Net info: total nets: 14186
[02/01 23:44:35     61] ### Net info: dirty nets: 0
[02/01 23:44:35     61] ### Net info: marked as disconnected nets: 0
[02/01 23:44:36     62] ### Net info: fully routed nets: 14153
[02/01 23:44:36     62] ### Net info: trivial (single pin) nets: 0
[02/01 23:44:36     62] ### Net info: unrouted nets: 33
[02/01 23:44:36     62] ### Net info: re-extraction nets: 0
[02/01 23:44:36     62] ### Net info: ignored nets: 0
[02/01 23:44:36     62] ### Net info: skip routing nets: 0
[02/01 23:44:36     62] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/01 23:44:36     62] #Loading the last recorded routing design signature
[02/01 23:44:36     62] #No placement changes detected since last routing
[02/01 23:44:36     62] #Start routing data preparation.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/01 23:44:36     62] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/01 23:44:36     62] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/01 23:44:36     62] #Minimum voltage of a net in the design = 0.000.
[02/01 23:44:36     62] #Maximum voltage of a net in the design = 1.100.
[02/01 23:44:36     62] #Voltage range [0.000 - 0.000] has 1 net.
[02/01 23:44:36     62] #Voltage range [0.900 - 1.100] has 1 net.
[02/01 23:44:36     62] #Voltage range [0.000 - 1.100] has 14184 nets.
[02/01 23:44:55     81] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/01 23:44:55     81] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/01 23:44:55     81] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/01 23:44:55     81] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/01 23:44:55     81] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/01 23:44:55     81] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/01 23:44:55     81] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/01 23:44:55     81] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/01 23:44:55     81] #425/14153 = 3% of signal nets have been set as priority nets
[02/01 23:44:55     81] #Regenerating Ggrids automatically.
[02/01 23:44:55     81] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/01 23:44:55     81] #Using automatically generated G-grids.
[02/01 23:44:55     81] #Done routing data preparation.
[02/01 23:44:55     81] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 901.23 (MB), peak = 938.70 (MB)
[02/01 23:44:55     81] #Merging special wires...
[02/01 23:44:55     81] #Found 0 nets for post-route si or timing fixing.
[02/01 23:44:55     81] #WARNING (NRGR-22) Design is already detail routed.
[02/01 23:44:55     81] #Cpu time = 00:00:19
[02/01 23:44:55     81] #Elapsed time = 00:00:19
[02/01 23:44:55     81] #Increased memory = 16.79 (MB)
[02/01 23:44:55     81] #Total memory = 901.74 (MB)
[02/01 23:44:55     81] #Peak memory = 938.70 (MB)
[02/01 23:44:56     82] #
[02/01 23:44:56     82] #Start Detail Routing..
[02/01 23:44:56     82] #start initial detail routing ...
[02/01 23:44:56     82] #    number of violations = 0
[02/01 23:44:56     82] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.68 (MB), peak = 938.70 (MB)
[02/01 23:44:56     82] #start 1st optimization iteration ...
[02/01 23:44:56     82] #    number of violations = 0
[02/01 23:44:56     82] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.08 (MB), peak = 938.70 (MB)
[02/01 23:44:56     82] #Complete Detail Routing.
[02/01 23:44:56     82] #Total number of nets with non-default rule or having extra spacing = 29
[02/01 23:44:56     82] #Total wire length = 320525 um.
[02/01 23:44:56     82] #Total half perimeter of net bounding box = 272459 um.
[02/01 23:44:56     82] #Total wire length on LAYER M1 = 2586 um.
[02/01 23:44:56     82] #Total wire length on LAYER M2 = 69161 um.
[02/01 23:44:56     82] #Total wire length on LAYER M3 = 92087 um.
[02/01 23:44:56     82] #Total wire length on LAYER M4 = 70037 um.
[02/01 23:44:56     82] #Total wire length on LAYER M5 = 51724 um.
[02/01 23:44:56     82] #Total wire length on LAYER M6 = 18680 um.
[02/01 23:44:56     82] #Total wire length on LAYER M7 = 7573 um.
[02/01 23:44:56     82] #Total wire length on LAYER M8 = 8677 um.
[02/01 23:44:56     82] #Total number of vias = 120378
[02/01 23:44:56     82] #Total number of multi-cut vias = 84582 ( 70.3%)
[02/01 23:44:56     82] #Total number of single cut vias = 35796 ( 29.7%)
[02/01 23:44:56     82] #Up-Via Summary (total 120378):
[02/01 23:44:56     82] #                   single-cut          multi-cut      Total
[02/01 23:44:56     82] #-----------------------------------------------------------
[02/01 23:44:56     82] #  Metal 1       32312 ( 66.1%)     16572 ( 33.9%)      48884
[02/01 23:44:56     82] #  Metal 2        2543 (  6.1%)     39125 ( 93.9%)      41668
[02/01 23:44:56     82] #  Metal 3         715 (  4.1%)     16569 ( 95.9%)      17284
[02/01 23:44:56     82] #  Metal 4         157 (  1.9%)      8323 ( 98.1%)       8480
[02/01 23:44:56     82] #  Metal 5           3 (  0.1%)      2498 ( 99.9%)       2501
[02/01 23:44:56     82] #  Metal 6          34 (  4.0%)       806 ( 96.0%)        840
[02/01 23:44:56     82] #  Metal 7          32 (  4.4%)       689 ( 95.6%)        721
[02/01 23:44:56     82] #-----------------------------------------------------------
[02/01 23:44:56     82] #                35796 ( 29.7%)     84582 ( 70.3%)     120378 
[02/01 23:44:56     82] #
[02/01 23:44:56     82] #Total number of DRC violations = 0
[02/01 23:44:56     82] #Cpu time = 00:00:01
[02/01 23:44:56     82] #Elapsed time = 00:00:01
[02/01 23:44:56     82] #Increased memory = 3.62 (MB)
[02/01 23:44:56     82] #Total memory = 905.37 (MB)
[02/01 23:44:56     82] #Peak memory = 938.70 (MB)
[02/01 23:44:56     82] #
[02/01 23:44:56     82] #start routing for process antenna violation fix ...
[02/01 23:44:57     83] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 907.26 (MB), peak = 938.70 (MB)
[02/01 23:44:57     83] #
[02/01 23:44:57     83] #Total number of nets with non-default rule or having extra spacing = 29
[02/01 23:44:57     83] #Total wire length = 320525 um.
[02/01 23:44:57     83] #Total half perimeter of net bounding box = 272459 um.
[02/01 23:44:57     83] #Total wire length on LAYER M1 = 2586 um.
[02/01 23:44:57     83] #Total wire length on LAYER M2 = 69161 um.
[02/01 23:44:57     83] #Total wire length on LAYER M3 = 92087 um.
[02/01 23:44:57     83] #Total wire length on LAYER M4 = 70037 um.
[02/01 23:44:57     83] #Total wire length on LAYER M5 = 51724 um.
[02/01 23:44:57     83] #Total wire length on LAYER M6 = 18680 um.
[02/01 23:44:57     83] #Total wire length on LAYER M7 = 7573 um.
[02/01 23:44:57     83] #Total wire length on LAYER M8 = 8677 um.
[02/01 23:44:57     83] #Total number of vias = 120378
[02/01 23:44:57     83] #Total number of multi-cut vias = 84582 ( 70.3%)
[02/01 23:44:57     83] #Total number of single cut vias = 35796 ( 29.7%)
[02/01 23:44:57     83] #Up-Via Summary (total 120378):
[02/01 23:44:57     83] #                   single-cut          multi-cut      Total
[02/01 23:44:57     83] #-----------------------------------------------------------
[02/01 23:44:57     83] #  Metal 1       32312 ( 66.1%)     16572 ( 33.9%)      48884
[02/01 23:44:57     83] #  Metal 2        2543 (  6.1%)     39125 ( 93.9%)      41668
[02/01 23:44:57     83] #  Metal 3         715 (  4.1%)     16569 ( 95.9%)      17284
[02/01 23:44:57     83] #  Metal 4         157 (  1.9%)      8323 ( 98.1%)       8480
[02/01 23:44:57     83] #  Metal 5           3 (  0.1%)      2498 ( 99.9%)       2501
[02/01 23:44:57     83] #  Metal 6          34 (  4.0%)       806 ( 96.0%)        840
[02/01 23:44:57     83] #  Metal 7          32 (  4.4%)       689 ( 95.6%)        721
[02/01 23:44:57     83] #-----------------------------------------------------------
[02/01 23:44:57     83] #                35796 ( 29.7%)     84582 ( 70.3%)     120378 
[02/01 23:44:57     83] #
[02/01 23:44:57     83] #Total number of DRC violations = 0
[02/01 23:44:57     83] #Total number of net violated process antenna rule = 0
[02/01 23:44:57     83] #
[02/01 23:44:59     85] #
[02/01 23:44:59     85] #Start Post Route via swapping..
[02/01 23:44:59     85] #0.00% of area are rerouted by ECO routing.
[02/01 23:44:59     85] #    number of violations = 0
[02/01 23:44:59     85] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.37 (MB), peak = 938.70 (MB)
[02/01 23:44:59     85] #    number of violations = 0
[02/01 23:44:59     85] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.37 (MB), peak = 938.70 (MB)
[02/01 23:44:59     85] #CELL_VIEW aes_cipher_top,init has no DRC violation.
[02/01 23:44:59     85] #Total number of DRC violations = 0
[02/01 23:44:59     85] #Total number of net violated process antenna rule = 0
[02/01 23:44:59     85] #No via is swapped.
[02/01 23:44:59     85] #Post Route via swapping is done.
[02/01 23:44:59     85] #Total number of nets with non-default rule or having extra spacing = 29
[02/01 23:44:59     85] #Total wire length = 320525 um.
[02/01 23:44:59     85] #Total half perimeter of net bounding box = 272459 um.
[02/01 23:44:59     85] #Total wire length on LAYER M1 = 2586 um.
[02/01 23:44:59     85] #Total wire length on LAYER M2 = 69161 um.
[02/01 23:44:59     85] #Total wire length on LAYER M3 = 92087 um.
[02/01 23:44:59     85] #Total wire length on LAYER M4 = 70037 um.
[02/01 23:44:59     85] #Total wire length on LAYER M5 = 51724 um.
[02/01 23:44:59     85] #Total wire length on LAYER M6 = 18680 um.
[02/01 23:44:59     85] #Total wire length on LAYER M7 = 7573 um.
[02/01 23:44:59     85] #Total wire length on LAYER M8 = 8677 um.
[02/01 23:44:59     85] #Total number of vias = 120378
[02/01 23:44:59     85] #Total number of multi-cut vias = 84582 ( 70.3%)
[02/01 23:44:59     85] #Total number of single cut vias = 35796 ( 29.7%)
[02/01 23:44:59     85] #Up-Via Summary (total 120378):
[02/01 23:44:59     85] #                   single-cut          multi-cut      Total
[02/01 23:44:59     85] #-----------------------------------------------------------
[02/01 23:44:59     85] #  Metal 1       32312 ( 66.1%)     16572 ( 33.9%)      48884
[02/01 23:44:59     85] #  Metal 2        2543 (  6.1%)     39125 ( 93.9%)      41668
[02/01 23:44:59     85] #  Metal 3         715 (  4.1%)     16569 ( 95.9%)      17284
[02/01 23:44:59     85] #  Metal 4         157 (  1.9%)      8323 ( 98.1%)       8480
[02/01 23:44:59     85] #  Metal 5           3 (  0.1%)      2498 ( 99.9%)       2501
[02/01 23:44:59     85] #  Metal 6          34 (  4.0%)       806 ( 96.0%)        840
[02/01 23:44:59     85] #  Metal 7          32 (  4.4%)       689 ( 95.6%)        721
[02/01 23:44:59     85] #-----------------------------------------------------------
[02/01 23:44:59     85] #                35796 ( 29.7%)     84582 ( 70.3%)     120378 
[02/01 23:44:59     85] #
[02/01 23:44:59     85] #detailRoute Statistics:
[02/01 23:44:59     85] #Cpu time = 00:00:04
[02/01 23:44:59     85] #Elapsed time = 00:00:04
[02/01 23:44:59     85] #Increased memory = 7.89 (MB)
[02/01 23:44:59     85] #Total memory = 909.64 (MB)
[02/01 23:44:59     85] #Peak memory = 938.70 (MB)
[02/01 23:44:59     85] #Updating routing design signature
[02/01 23:44:59     85] #Created 847 library cell signatures
[02/01 23:44:59     85] #Created 14186 NETS and 0 SPECIALNETS signatures
[02/01 23:44:59     85] #Created 13895 instance signatures
[02/01 23:44:59     85] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.04 (MB), peak = 938.70 (MB)
[02/01 23:44:59     85] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.07 (MB), peak = 938.70 (MB)
[02/01 23:45:00     86] #
[02/01 23:45:00     86] #globalDetailRoute statistics:
[02/01 23:45:00     86] #Cpu time = 00:00:25
[02/01 23:45:00     86] #Elapsed time = 00:00:25
[02/01 23:45:00     86] #Increased memory = -0.64 (MB)
[02/01 23:45:00     86] #Total memory = 891.87 (MB)
[02/01 23:45:00     86] #Peak memory = 938.70 (MB)
[02/01 23:45:00     86] #Number of warnings = 29
[02/01 23:45:00     86] #Total number of warnings = 29
[02/01 23:45:00     86] #Number of fails = 0
[02/01 23:45:00     86] #Total number of fails = 0
[02/01 23:45:00     86] #Complete globalDetailRoute on Thu Feb  1 23:45:00 2018
[02/01 23:45:00     86] #
[02/01 23:45:00     86] **optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1018.8M, totSessionCpu=0:01:26 **
[02/01 23:45:00     86] -routeWithEco false                      # bool, default=false
[02/01 23:45:00     86] -routeSelectedNetOnly false              # bool, default=false
[02/01 23:45:00     86] -routeWithTimingDriven true              # bool, default=false, user setting
[02/01 23:45:00     86] -routeWithSiDriven true                  # bool, default=false, user setting
[02/01 23:45:00     86] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/01 23:45:00     86] Extraction called for design 'aes_cipher_top' of instances=13894 and nets=14186 using extraction engine 'postRoute' at effort level 'low' .
[02/01 23:45:00     86] PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
[02/01 23:45:00     86] RC Extraction called in multi-corner(2) mode.
[02/01 23:45:00     86] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/01 23:45:00     86] Process corner(s) are loaded.
[02/01 23:45:00     86]  Corner: Cmax
[02/01 23:45:00     86]  Corner: Cmin
[02/01 23:45:00     86] extractDetailRC Option : -outfile /tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d -maxResLength 200  -extended
[02/01 23:45:00     86] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/01 23:45:00     86]       RC Corner Indexes            0       1   
[02/01 23:45:00     86] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/01 23:45:00     86] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/01 23:45:00     86] Resistance Scaling Factor    : 1.00000 1.00000 
[02/01 23:45:00     86] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/01 23:45:00     86] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/01 23:45:00     86] Shrink Factor                : 1.00000
[02/01 23:45:00     86] Initializing multi-corner capacitance tables ... 
[02/01 23:45:00     86] Initializing multi-corner resistance tables ...
[02/01 23:45:00     86] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1018.8M)
[02/01 23:45:00     86] Creating parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for storing RC.
[02/01 23:45:00     86] Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 1079.5M)
[02/01 23:45:00     86] Extracted 20.0009% (CPU Time= 0:00:00.7  MEM= 1079.5M)
[02/01 23:45:00     87] Extracted 30.0011% (CPU Time= 0:00:00.9  MEM= 1083.5M)
[02/01 23:45:01     87] Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 1086.5M)
[02/01 23:45:01     87] Extracted 50.0009% (CPU Time= 0:00:01.2  MEM= 1089.5M)
[02/01 23:45:01     87] Extracted 60.001% (CPU Time= 0:00:01.5  MEM= 1091.5M)
[02/01 23:45:01     87] Extracted 70.0006% (CPU Time= 0:00:01.8  MEM= 1098.5M)
[02/01 23:45:02     88] Extracted 80.0008% (CPU Time= 0:00:02.1  MEM= 1100.5M)
[02/01 23:45:02     88] Extracted 90.001% (CPU Time= 0:00:02.5  MEM= 1101.5M)
[02/01 23:45:03     89] Extracted 100% (CPU Time= 0:00:03.2  MEM= 1104.5M)
[02/01 23:45:03     89] Number of Extracted Resistors     : 317842
[02/01 23:45:03     89] Number of Extracted Ground Cap.   : 308434
[02/01 23:45:03     89] Number of Extracted Coupling Cap. : 566896
[02/01 23:45:03     89] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:45:03     89] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/01 23:45:03     89]  Corner: Cmax
[02/01 23:45:03     89]  Corner: Cmin
[02/01 23:45:03     89] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1079.5M)
[02/01 23:45:03     89] Creating parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb_Filter.rcdb.d' for storing RC.
[02/01 23:45:03     89] Closing parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d'. 14153 times net's RC data read were performed.
[02/01 23:45:03     89] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1083.477M)
[02/01 23:45:03     89] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:45:03     89] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1083.477M)
[02/01 23:45:03     89] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:03.0  MEM: 1083.477M)
[02/01 23:45:03     89] **optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 1005.7M, totSessionCpu=0:01:30 **
[02/01 23:45:03     89] Starting SI iteration 1 using Infinite Timing Windows
[02/01 23:45:03     89] Begin IPO call back ...
[02/01 23:45:04     90] End IPO call back ...
[02/01 23:45:04     90] #################################################################################
[02/01 23:45:04     90] # Design Stage: PostRoute
[02/01 23:45:04     90] # Design Name: aes_cipher_top
[02/01 23:45:04     90] # Design Mode: 65nm
[02/01 23:45:04     90] # Analysis Mode: MMMC OCV 
[02/01 23:45:04     90] # Parasitics Mode: SPEF/RCDB
[02/01 23:45:04     90] # Signoff Settings: SI On 
[02/01 23:45:04     90] #################################################################################
[02/01 23:45:04     90] AAE_INFO: 1 threads acquired from CTE.
[02/01 23:45:04     90] Setting infinite Tws ...
[02/01 23:45:04     90] First Iteration Infinite Tw... 
[02/01 23:45:04     90] Calculate early delays in OCV mode...
[02/01 23:45:04     90] Calculate late delays in OCV mode...
[02/01 23:45:04     90] Topological Sorting (CPU = 0:00:00.0, MEM = 1020.4M, InitMEM = 1018.2M)
[02/01 23:45:04     90] Initializing multi-corner capacitance tables ... 
[02/01 23:45:04     90] Initializing multi-corner resistance tables ...
[02/01 23:45:05     91] Opening parasitic data file '/tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/aes_cipher_top_19452_NFD6Ut.rcdb.d' for reading.
[02/01 23:45:05     91] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1036.7M)
[02/01 23:45:05     91] AAE_INFO: 1 threads acquired from CTE.
[02/01 23:45:12     98] AAE_INFO-618: Total number of nets in the design is 14186,  99.8 percent of the nets selected for SI analysis
[02/01 23:45:12     98] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 23:45:12     98] End delay calculation. (MEM=1073.5 CPU=0:00:06.9 REAL=0:00:07.0)
[02/01 23:45:12     98] Save waveform /tmp/innovus_temp_19452_ieng6-ece-19.ucsd.edu_shl237_u5LzAv/.AAE_WXCtI4/.AAE_19452/waveform.data...
[02/01 23:45:12     98] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1073.5M) ***
[02/01 23:45:12     98] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1073.5M)
[02/01 23:45:12     98] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 23:45:12     98] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1073.5M)
[02/01 23:45:12     98] Starting SI iteration 2
[02/01 23:45:12     98] AAE_INFO: 1 threads acquired from CTE.
[02/01 23:45:12     98] Calculate early delays in OCV mode...
[02/01 23:45:12     98] Calculate late delays in OCV mode...
[02/01 23:45:17    103] AAE_INFO-618: Total number of nets in the design is 14186,  20.3 percent of the nets selected for SI analysis
[02/01 23:45:17    103] End delay calculation. (MEM=1081.54 CPU=0:00:04.4 REAL=0:00:05.0)
[02/01 23:45:17    103] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1081.5M) ***
[02/01 23:45:18    104] *** Done Building Timing Graph (cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=0:01:45 mem=1081.5M)
[02/01 23:45:18    104] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1017.8M, totSessionCpu=0:01:45 **
[02/01 23:45:18    104] Latch borrow mode reset to max_borrow
[02/01 23:45:19    105] <optDesign CMD> Restore Using all VT Cells
[02/01 23:45:19    105] Reported timing to dir ./timingReports
[02/01 23:45:19    105] **optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1017.8M, totSessionCpu=0:01:45 **
[02/01 23:45:19    105] Begin: glitch net info
[02/01 23:45:19    105] glitch slack range: number of glitch nets
[02/01 23:45:19    105] glitch slack < -0.32 : 0
[02/01 23:45:19    105] -0.32 < glitch slack < -0.28 : 0
[02/01 23:45:19    105] -0.28 < glitch slack < -0.24 : 0
[02/01 23:45:19    105] -0.24 < glitch slack < -0.2 : 0
[02/01 23:45:19    105] -0.2 < glitch slack < -0.16 : 0
[02/01 23:45:19    105] -0.16 < glitch slack < -0.12 : 0
[02/01 23:45:19    105] -0.12 < glitch slack < -0.08 : 0
[02/01 23:45:19    105] -0.08 < glitch slack < -0.04 : 0
[02/01 23:45:19    105] -0.04 < glitch slack : 0
[02/01 23:45:19    105] End: glitch net info
[02/01 23:45:19    105] ** Profile ** Start :  cpu=0:00:00.0, mem=1075.0M
[02/01 23:45:19    105] ** Profile ** Other data :  cpu=0:00:00.0, mem=1075.1M
[02/01 23:45:19    105] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1075.1M
[02/01 23:45:20    105] ** Profile ** Total reports :  cpu=0:00:00.5, mem=1019.8M
[02/01 23:45:20    106] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1019.8M
[02/01 23:45:20    106] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.049  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1019.8M
[02/01 23:45:20    106] **optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1017.8M, totSessionCpu=0:01:46 **
[02/01 23:45:20    106]  ReSet Options after AAE Based Opt flow 
[02/01 23:45:20    106] Opt: RC extraction mode changed to 'detail'
[02/01 23:45:20    106] *** Finished optDesign ***
[02/01 23:45:20    106] 
[02/01 23:45:20    106] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:17 real=  0:01:17)
[02/01 23:45:20    106] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/01 23:45:20    106] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.0 real=0:00:08.0)
[02/01 23:45:20    106] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/01 23:45:20    106] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.2 real=0:00:16.2)
[02/01 23:45:20    106] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.9 real=0:00:05.8)
[02/01 23:45:20    106] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[02/01 23:45:20    106] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:25.5 real=0:00:25.3)
[02/01 23:45:20    106] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.7 real=0:00:14.6)
[02/01 23:45:20    106] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/01 23:45:20    106] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[02/01 23:45:20    106] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/01 23:45:20    106] Info: pop threads available for lower-level modules during optimization.
[02/01 23:45:20    106] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/01 23:45:56    106] <CMD> report_constraint -drv_violation_type max_transition -all_violators > post_vios.rpt
[02/01 23:46:02    107] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[02/01 23:46:02    107] <CMD> report_power -outfile aes_cipher_top.post_route.power.rpt
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Power Net Detected:
[02/01 23:46:02    107]     Voltage	    Name
[02/01 23:46:02    107]     0.00V	    gnd
[02/01 23:46:02    107]     0.90V	    vdd
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Power Analysis
[02/01 23:46:02    107] 
[02/01 23:46:02    107]     0.00V	    gnd
[02/01 23:46:02    107]     0.90V	    vdd
[02/01 23:46:02    107] Begin Processing Timing Library for Power Calculation
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Processing Timing Library for Power Calculation
[02/01 23:46:02    107] 
[02/01 23:46:02    107] 
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Processing Power Net/Grid for Power Calculation
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.65MB/926.65MB)
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Processing Timing Window Data for Power Calculation
[02/01 23:46:02    107] 
[02/01 23:46:02    107] clk(847.458MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=927.50MB/927.50MB)
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Processing User Attributes
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=927.54MB/927.54MB)
[02/01 23:46:02    107] 
[02/01 23:46:02    107] Begin Processing Signal Activity
[02/01 23:46:02    107] 
[02/01 23:46:03    108] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=930.16MB/930.16MB)
[02/01 23:46:03    108] 
[02/01 23:46:03    108] Begin Power Computation
[02/01 23:46:03    108] 
[02/01 23:46:03    108]       ----------------------------------------------------------
[02/01 23:46:03    108]       # of cell(s) missing both power/leakage table: 0
[02/01 23:46:03    108]       # of cell(s) missing power table: 0
[02/01 23:46:03    108]       # of cell(s) missing leakage table: 0
[02/01 23:46:03    108]       # of MSMV cell(s) missing power_level: 0
[02/01 23:46:03    108]       ----------------------------------------------------------
[02/01 23:46:03    108] 
[02/01 23:46:03    108] 
[02/01 23:46:06    111] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=931.02MB/931.02MB)
[02/01 23:46:06    111] 
[02/01 23:46:06    111] Begin Processing User Attributes
[02/01 23:46:06    111] 
[02/01 23:46:06    111] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.05MB/931.05MB)
[02/01 23:46:06    111] 
[02/01 23:46:06    111] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=931.06MB/931.06MB)
[02/01 23:46:06    111] 
[02/01 23:46:06    111] <CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
[02/01 23:46:06    111] Start to collect the design information.
[02/01 23:46:06    111] Build netlist information for Cell aes_cipher_top.
[02/01 23:46:06    111] Finished collecting the design information.
[02/01 23:46:06    111] Generating standard cells used in the design report.
[02/01 23:46:06    111] Analyze library ... 
[02/01 23:46:06    111] Analyze netlist ... 
[02/01 23:46:06    111] Generate no-driven nets information report.
[02/01 23:46:06    111] Analyze timing ... 
[02/01 23:46:06    111] Analyze floorplan/placement ... 
[02/01 23:46:06    111] Analysis Routing ...
[02/01 23:46:06    111] Report saved in file aes_cipher_top.post_route.summary.rpt.
[02/01 23:46:08    111] 
[02/01 23:46:08    111] *** Memory Usage v#1 (Current mem = 955.199M, initial mem = 151.930M) ***
[02/01 23:46:08    111] 
[02/01 23:46:08    111] *** Summary of all messages that are not suppressed in this session:
[02/01 23:46:08    111] Severity  ID               Count  Summary                                  
[02/01 23:46:08    111] WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/01 23:46:08    111] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/01 23:46:08    111] WARNING   IMPFP-3961           4  The techSite '%s' has no related cells i...
[02/01 23:46:08    111] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/01 23:46:08    111] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[02/01 23:46:08    111] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[02/01 23:46:08    111] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[02/01 23:46:08    111] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[02/01 23:46:08    111] WARNING   IMPEXT-3442          2  The version of the capacitance table fil...
[02/01 23:46:08    111] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[02/01 23:46:08    111] WARNING   IMPVL-159         3244  Pin '%s' of cell '%s' is defined in LEF ...
[02/01 23:46:08    111] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/01 23:46:08    111] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[02/01 23:46:08    111] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/01 23:46:08    111] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[02/01 23:46:08    111] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/01 23:46:08    111] *** Message Summary: 3874 warning(s), 0 error(s)
[02/01 23:46:08    111] 
[02/01 23:46:08    111] --- Ending "Innovus" (totcpu=0:01:52, real=0:03:32, mem=955.2M) ---
