SCHM0102

HEADER
{
 FREEID 521
 VARIABLES
 {
  #ARCHITECTURE="tipo_ls"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="tipo_ls"
  #LANGUAGE="VHDL"
  AUTHOR="mario"
  COMPANY="UTM"
  CREATIONDATE="14/12/2024"
  TITLE="No Title"
 }
 SYMBOL "#default" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734116890"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,125,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,110,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,110,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_op(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_resultado(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="op1(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="op2(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Banco_de_Registros" "Banco_de_Registros"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734116897"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,280)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,88,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,88,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,88,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,51,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,92,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,52,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do1(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do2(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ad(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="di(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="we"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "decoder" "decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734116902"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,320)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,115,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (138,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (181,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (181,110,275,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (169,150,275,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (217,190,275,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (207,230,275,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (207,270,275,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="dato(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="dato_imm(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct3(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct7(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Memoria_de_Datos" "Memoria_de_Datos"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734161581"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,77,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (101,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,51,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,52,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="di(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="we"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memoria_del_programa" "memoria_del_programa"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734122373"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,80)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,77,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (101,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a(5:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MUX_EXTEND" "MUX_EXTEND"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734116941"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,90,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,131,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,103,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="alu_src"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="banco(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ext(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_rd" "mux_rd"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734161674"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,91,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,83,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,93,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="imm_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_reg" "mux_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734161651"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,92,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (104,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,189,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,184,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="alu2reg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_reg(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="operacion_alu(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="registro_mem(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Sign_Extend" "Sign_Extend"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734124433"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,162,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="dato_imm(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="imm(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "suma4" "suma4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734122360"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 11
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,103,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,51,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,48,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a_in(5:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a_out(5:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "unidad_de_control" "unidad_de_control"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734116968"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,119,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,119,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,131,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (169,150,235,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (192,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,230,235,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct3(2:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="alu2reg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct7(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_op(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="alu_src"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="imm_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wem"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (260,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wer"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  29, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="ALU"
   }
   COORD (1360,440)
   VERTEXES ( (2,235), (6,239), (8,241), (4,369) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1360,404,1399,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29
  }
  TEXT  35, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1360,600,1418,635)
   MARGINS (1,1)
   PARENT 29
  }
  INSTANCE  36, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Banco_de_Registros"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="Banco_de_Registros"
   }
   COORD (980,520)
   VERTEXES ( (2,37), (6,39), (10,41), (12,42), (16,44), (8,40), (14,236), (4,238) )
   PINPROP 4,"#PIN_STATE","0"
  }
  VTX  37, 0, 0
  {
   COORD (980,560)
  }
  VTX  39, 0, 0
  {
   COORD (980,600)
  }
  VTX  40, 0, 0
  {
   COORD (1200,600)
  }
  VTX  41, 0, 0
  {
   COORD (980,640)
  }
  VTX  42, 0, 0
  {
   COORD (980,680)
  }
  VTX  44, 0, 0
  {
   COORD (980,760)
  }
  TEXT  45, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (980,484,1019,519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 36
  }
  TEXT  46, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (980,800,1251,835)
   MARGINS (1,1)
   PARENT 36
  }
  INSTANCE  47, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="decoder"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="decoder"
   }
   COORD (440,480)
   VERTEXES ( (2,48), (6,50), (8,51), (10,52), (12,53), (14,54), (16,55), (4,49) )
  }
  VTX  48, 0, 0
  {
   COORD (440,520)
  }
  VTX  49, 0, 0
  {
   COORD (740,520)
  }
  VTX  50, 0, 0
  {
   COORD (740,560)
  }
  VTX  51, 0, 0
  {
   COORD (740,600)
  }
  VTX  52, 0, 0
  {
   COORD (740,640)
  }
  VTX  53, 0, 0
  {
   COORD (740,680)
  }
  VTX  54, 0, 0
  {
   COORD (740,720)
  }
  VTX  55, 0, 0
  {
   COORD (740,760)
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (440,444,479,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 47
  }
  TEXT  57, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (440,800,547,835)
   MARGINS (1,1)
   PARENT 47
  }
  INSTANCE  58, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memoria_del_programa"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="memoria_del_programa"
   }
   COORD (120,480)
   VERTEXES ( (2,59), (4,60) )
  }
  VTX  59, 0, 0
  {
   COORD (120,520)
  }
  VTX  60, 0, 0
  {
   COORD (320,520)
  }
  TEXT  61, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (120,444,159,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 58
  }
  TEXT  62, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (120,560,428,595)
   MARGINS (1,1)
   PARENT 58
  }
  INSTANCE  63, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="suma4"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="suma4"
   }
   COORD (140,720)
   VERTEXES ( (6,66), (8,67), (4,65), (2,64) )
  }
  VTX  64, 0, 0
  {
   COORD (140,760)
  }
  VTX  65, 0, 0
  {
   COORD (380,760)
  }
  VTX  66, 0, 0
  {
   COORD (140,800)
  }
  VTX  67, 0, 0
  {
   COORD (140,840)
  }
  TEXT  68, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (140,684,179,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 63
  }
  TEXT  69, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (140,880,229,915)
   MARGINS (1,1)
   PARENT 63
  }
  INSTANCE  70, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="unidad_de_control"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="unidad_de_control"
   }
   COORD (920,860)
   VERTEXES ( (2,71), (6,72), (10,74), (18,76), (12,75), (8,234), (14,331), (4,367), (16,462) )
   PINPROP 16,"#PIN_STATE","0"
  }
  VTX  71, 0, 0
  {
   COORD (920,900)
  }
  VTX  72, 0, 0
  {
   COORD (920,940)
  }
  VTX  74, 0, 0
  {
   COORD (920,980)
  }
  VTX  75, 0, 0
  {
   COORD (1180,980)
  }
  VTX  76, 0, 0
  {
   COORD (1180,1100)
  }
  TEXT  77, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (920,824,959,859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 70
  }
  TEXT  78, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (920,1140,1159,1175)
   MARGINS (1,1)
   PARENT 70
  }
  NET BUS  79, 0, 0
  BUS  80, 0, 0
  {
   NET 79
   VTX 60, 48
  }
  NET BUS  81, 0, 0
  BUS  82, 0, 0
  {
   NET 81
   VTX 59, 153
  }
  BUS  83, 0, 0
  {
   NET 81
   VTX 153, 154
  }
  BUS  84, 0, 0
  {
   NET 81
   VTX 154, 155
  }
  BUS  85, 0, 0
  {
   NET 81
   VTX 155, 156
  }
  BUS  86, 0, 0
  {
   NET 81
   VTX 156, 65
  }
  INSTANCE  87, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (80,800)
   VERTEXES ( (2,88) )
  }
  VTX  88, 0, 0
  {
   COORD (80,800)
  }
  TEXT  89, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (-38,783,20,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 87
  }
  INSTANCE  90, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RST"
    #SYMBOL="Input"
   }
   COORD (80,840)
   VERTEXES ( (2,91) )
  }
  VTX  91, 0, 0
  {
   COORD (80,840)
  }
  TEXT  92, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (-31,823,29,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 90
  }
  NET WIRE  93, 0, 0
  WIRE  94, 0, 0
  {
   NET 93
   VTX 91, 67
  }
  BUS  97, 0, 0
  {
   NET 322
   VTX 157, 158
  }
  BUS  98, 0, 0
  {
   NET 322
   VTX 158, 41
  }
  NET BUS  99, 0, 0
  BUS  100, 0, 0
  {
   NET 99
   VTX 54, 159
  }
  BUS  101, 0, 0
  {
   NET 99
   VTX 159, 160
  }
  BUS  102, 0, 0
  {
   NET 99
   VTX 160, 37
  }
  NET BUS  103, 0, 0
  BUS  104, 0, 0
  {
   NET 103
   VTX 55, 161
  }
  BUS  105, 0, 0
  {
   NET 103
   VTX 161, 162
  }
  BUS  106, 0, 0
  {
   NET 103
   VTX 162, 39
  }
  BUS  108, 0, 0
  {
   NET 492
   VTX 51, 163
  }
  BUS  109, 0, 0
  {
   NET 492
   VTX 163, 164
  }
  BUS  110, 0, 0
  {
   NET 492
   VTX 164, 72
  }
  NET BUS  111, 0, 0
  BUS  112, 0, 0
  {
   NET 111
   VTX 52, 165
  }
  BUS  113, 0, 0
  {
   NET 111
   VTX 165, 166
  }
  BUS  114, 0, 0
  {
   NET 111
   VTX 166, 74
  }
  NET BUS  115, 0, 0
  BUS  116, 0, 0
  {
   NET 115
   VTX 50, 167
  }
  BUS  117, 0, 0
  {
   NET 115
   VTX 167, 168
  }
  BUS  118, 0, 0
  {
   NET 115
   VTX 168, 71
  }
  NET WIRE  119, 0, 0
  WIRE  120, 0, 0
  {
   NET 119
   VTX 44, 169
  }
  WIRE  121, 0, 0
  {
   NET 119
   VTX 169, 170
  }
  WIRE  122, 0, 0
  {
   NET 119
   VTX 170, 171
  }
  WIRE  123, 0, 0
  {
   NET 119
   VTX 171, 172
  }
  WIRE  124, 0, 0
  {
   NET 119
   VTX 172, 76
  }
  NET WIRE  125, 0, 0
  WIRE  126, 0, 0
  {
   NET 125
   VTX 152, 88
  }
  WIRE  127, 0, 0
  {
   NET 125
   VTX 42, 173
  }
  WIRE  128, 0, 0
  {
   NET 125
   VTX 173, 174
  }
  WIRE  129, 0, 0
  {
   NET 125
   VTX 174, 175
  }
  WIRE  130, 0, 0
  {
   NET 125
   VTX 175, 176
  }
  WIRE  131, 0, 0
  {
   NET 125
   VTX 176, 177
  }
  WIRE  132, 0, 0
  {
   NET 125
   VTX 177, 152
  }
  WIRE  133, 0, 0
  {
   NET 125
   VTX 152, 66
  }
  INSTANCE  134, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="NUM(5:0)"
    #SYMBOL="BusInput"
   }
   COORD (80,760)
   VERTEXES ( (2,135) )
  }
  VTX  135, 0, 0
  {
   COORD (80,760)
  }
  TEXT  136, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (-99,743,29,778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 134
  }
  NET BUS  137, 0, 0
  BUS  138, 0, 0
  {
   NET 137
   VTX 64, 135
  }
  NET BUS  139, 0, 0
  VTX  152, 0, 0
  {
   COORD (90,800)
  }
  VTX  153, 0, 0
  {
   COORD (100,520)
  }
  VTX  154, 0, 0
  {
   COORD (100,660)
  }
  VTX  155, 0, 0
  {
   COORD (390,660)
  }
  VTX  156, 0, 0
  {
   COORD (390,760)
  }
  VTX  157, 0, 0
  {
   COORD (880,680)
  }
  VTX  158, 0, 0
  {
   COORD (880,640)
  }
  VTX  159, 0, 0
  {
   COORD (840,720)
  }
  VTX  160, 0, 0
  {
   COORD (840,560)
  }
  VTX  161, 0, 0
  {
   COORD (860,760)
  }
  VTX  162, 0, 0
  {
   COORD (860,600)
  }
  VTX  163, 0, 0
  {
   COORD (780,600)
  }
  VTX  164, 0, 0
  {
   COORD (780,940)
  }
  VTX  165, 0, 0
  {
   COORD (760,640)
  }
  VTX  166, 0, 0
  {
   COORD (760,980)
  }
  VTX  167, 0, 0
  {
   COORD (800,560)
  }
  VTX  168, 0, 0
  {
   COORD (800,900)
  }
  VTX  169, 0, 0
  {
   COORD (880,760)
  }
  VTX  170, 0, 0
  {
   COORD (880,1200)
  }
  VTX  171, 0, 0
  {
   COORD (1200,1200)
  }
  VTX  172, 0, 0
  {
   COORD (1200,1100)
  }
  VTX  173, 0, 0
  {
   COORD (900,680)
  }
  VTX  174, 0, 0
  {
   COORD (900,820)
  }
  VTX  175, 0, 0
  {
   COORD (420,820)
  }
  VTX  176, 0, 0
  {
   COORD (420,960)
  }
  VTX  177, 0, 0
  {
   COORD (90,960)
  }
  INSTANCE  178, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Sign_Extend"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="Sign_Extend"
   }
   COORD (920,300)
   VERTEXES ( (2,179), (4,180) )
  }
  VTX  179, 0, 0
  {
   COORD (920,340)
  }
  VTX  180, 0, 0
  {
   COORD (1220,340)
  }
  TEXT  181, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (920,264,959,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 178
  }
  TEXT  182, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (920,380,1085,415)
   MARGINS (1,1)
   PARENT 178
  }
  INSTANCE  183, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX_EXTEND"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="MUX_EXTEND"
   }
   COORD (1320,680)
   VERTEXES ( (8,187), (6,186), (2,184), (4,240) )
   PINPROP 4,"#PIN_STATE","0"
  }
  VTX  184, 0, 0
  {
   COORD (1320,720)
  }
  VTX  186, 0, 0
  {
   COORD (1320,760)
  }
  VTX  187, 0, 0
  {
   COORD (1320,800)
  }
  TEXT  188, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1320,644,1359,679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 183
  }
  TEXT  189, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1320,840,1519,875)
   MARGINS (1,1)
   PARENT 183
  }
  BUS  193, 0, 0
  {
   NET 492
   VTX 194, 195
  }
  VTX  194, 0, 0
  {
   COORD (840,520)
  }
  VTX  195, 0, 0
  {
   COORD (840,340)
  }
  NET BUS  196, 0, 0
  BUS  197, 0, 0
  {
   NET 196
   VTX 180, 204
  }
  BUS  198, 0, 0
  {
   NET 196
   VTX 204, 205
  }
  BUS  199, 0, 0
  {
   NET 196
   VTX 423, 187
  }
  NET BUS  200, 0, 0
  BUS  201, 0, 0
  {
   NET 200
   VTX 40, 206
  }
  BUS  202, 0, 0
  {
   NET 200
   VTX 206, 207
  }
  BUS  203, 0, 0
  {
   NET 200
   VTX 207, 186
  }
  VTX  204, 0, 0
  {
   COORD (1240,340)
  }
  VTX  205, 0, 0
  {
   COORD (1240,800)
  }
  VTX  206, 0, 0
  {
   COORD (1260,600)
  }
  VTX  207, 0, 0
  {
   COORD (1260,760)
  }
  NET BUS  208, 0, 0
  NET BUS  214, 0, 0
  WIRE  228, 0, 0
  {
   NET 229
   VTX 75, 232
  }
  NET WIRE  229, 0, 0
  WIRE  230, 0, 0
  {
   NET 229
   VTX 233, 184
  }
  WIRE  231, 0, 0
  {
   NET 229
   VTX 232, 233
  }
  VTX  232, 0, 0
  {
   COORD (1300,980)
  }
  VTX  233, 0, 0
  {
   COORD (1300,720)
  }
  VTX  234, 0, 0
  {
   COORD (1180,940)
  }
  VTX  235, 0, 0
  {
   COORD (1360,480)
  }
  VTX  236, 0, 0
  {
   COORD (980,720)
  }
  VTX  238, 0, 0
  {
   COORD (1200,560)
  }
  VTX  239, 0, 0
  {
   COORD (1360,520)
  }
  VTX  240, 0, 0
  {
   COORD (1560,720)
  }
  VTX  241, 0, 0
  {
   COORD (1360,560)
  }
  VTX  242, 0, 0
  {
   COORD (1280,940)
  }
  BUS  243, 0, 0
  {
   NET 139
   VTX 234, 242
  }
  VTX  244, 0, 0
  {
   COORD (1280,480)
  }
  BUS  245, 0, 0
  {
   NET 139
   VTX 242, 244
  }
  BUS  246, 0, 0
  {
   NET 139
   VTX 244, 235
  }
  VTX  247, 0, 0
  {
   COORD (940,720)
  }
  BUS  248, 0, 0
  {
   NET 404
   VTX 236, 247
  }
  VTX  249, 0, 0
  {
   COORD (940,420)
  }
  BUS  250, 0, 0
  {
   NET 404
   VTX 247, 249
  }
  VTX  256, 0, 0
  {
   COORD (1340,560)
  }
  BUS  257, 0, 0
  {
   NET 208
   VTX 238, 256
  }
  VTX  258, 0, 0
  {
   COORD (1340,520)
  }
  BUS  259, 0, 0
  {
   NET 208
   VTX 256, 258
  }
  BUS  260, 0, 0
  {
   NET 208
   VTX 258, 239
  }
  VTX  261, 0, 0
  {
   COORD (1580,720)
  }
  BUS  262, 0, 0
  {
   NET 214
   VTX 240, 261
  }
  VTX  263, 0, 0
  {
   COORD (1580,620)
  }
  BUS  264, 0, 0
  {
   NET 214
   VTX 261, 263
  }
  VTX  265, 0, 0
  {
   COORD (1340,620)
  }
  BUS  266, 0, 0
  {
   NET 214
   VTX 263, 265
  }
  VTX  267, 0, 0
  {
   COORD (1340,580)
  }
  BUS  268, 0, 0
  {
   NET 214
   VTX 265, 267
  }
  VTX  269, 0, 0
  {
   COORD (1350,580)
  }
  BUS  270, 0, 0
  {
   NET 214
   VTX 267, 269
  }
  VTX  271, 0, 0
  {
   COORD (1350,560)
  }
  BUS  272, 0, 0
  {
   NET 214
   VTX 269, 271
  }
  BUS  273, 0, 0
  {
   NET 214
   VTX 271, 241
  }
  INSTANCE  274, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Memoria_de_Datos"
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="Memoria_de_Datos"
   }
   COORD (1800,900)
   VERTEXES ( (8,434), (4,452), (10,463), (6,466), (2,475) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  275, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,864,1839,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 274
  }
  TEXT  279, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1100,2054,1135)
   MARGINS (1,1)
   PARENT 274
  }
  INSTANCE  283, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_reg"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="mux_reg"
   }
   COORD (1800,480)
   VERTEXES ( (2,368), (6,370), (4,393), (8,451) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  284, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,444,1855,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 283
  }
  TEXT  288, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,640,1915,675)
   MARGINS (1,1)
   PARENT 283
  }
  INSTANCE  292, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_rd"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="mux_rd"
   }
   COORD (620,40)
   VERTEXES ( (4,301), (6,311), (8,323), (2,332) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  293, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (620,4,675,39)
   ALIGN 8
   MARGINS (1,1)
   PARENT 292
  }
  TEXT  297, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (620,200,719,235)
   MARGINS (1,1)
   PARENT 292
  }
  VTX  301, 0, 0
  {
   COORD (880,80)
  }
  VTX  302, 0, 0
  {
   COORD (900,340)
  }
  BUS  303, 0, 0
  {
   NET 492
   VTX 195, 302
  }
  BUS  304, 0, 0
  {
   NET 492
   VTX 302, 179
  }
  VTX  306, 0, 0
  {
   COORD (900,80)
  }
  BUS  307, 0, 0
  {
   NET 492
   VTX 301, 306
  }
  BUS  308, 0, 0
  {
   NET 492
   VTX 306, 302
  }
  VTX  310, 0, 0
  {
   COORD (820,680)
  }
  VTX  311, 0, 0
  {
   COORD (620,120)
  }
  BUS  312, 0, 0
  {
   NET 322
   VTX 53, 310
  }
  BUS  313, 0, 0
  {
   NET 322
   VTX 310, 157
  }
  VTX  315, 0, 0
  {
   COORD (820,300)
  }
  BUS  316, 0, 0
  {
   NET 322
   VTX 310, 315
  }
  VTX  317, 0, 0
  {
   COORD (480,300)
  }
  BUS  318, 0, 0
  {
   NET 322
   VTX 315, 317
  }
  VTX  319, 0, 0
  {
   COORD (480,120)
  }
  BUS  320, 0, 0
  {
   NET 322
   VTX 317, 319
  }
  BUS  321, 0, 0
  {
   NET 322
   VTX 319, 311
  }
  NET BUS  322, 0, 0
  VTX  323, 0, 0
  {
   COORD (620,160)
  }
  VTX  324, 0, 0
  {
   COORD (860,380)
  }
  BUS  325, 0, 0
  {
   NET 103
   VTX 162, 324
  }
  VTX  326, 0, 0
  {
   COORD (580,380)
  }
  BUS  327, 0, 0
  {
   NET 103
   VTX 324, 326
  }
  VTX  328, 0, 0
  {
   COORD (580,160)
  }
  BUS  329, 0, 0
  {
   NET 103
   VTX 326, 328
  }
  BUS  330, 0, 0
  {
   NET 103
   VTX 328, 323
  }
  VTX  331, 0, 0
  {
   COORD (1180,1020)
  }
  VTX  332, 0, 0
  {
   COORD (620,80)
  }
  NET WIRE  333, 0, 0
  VTX  334, 0, 0
  {
   COORD (1240,1020)
  }
  WIRE  335, 0, 0
  {
   NET 333
   VTX 331, 334
  }
  VTX  336, 0, 0
  {
   COORD (1240,1220)
  }
  WIRE  337, 0, 0
  {
   NET 333
   VTX 334, 336
  }
  VTX  338, 0, 0
  {
   COORD (500,1220)
  }
  WIRE  339, 0, 0
  {
   NET 333
   VTX 336, 338
  }
  VTX  340, 0, 0
  {
   COORD (500,860)
  }
  WIRE  341, 0, 0
  {
   NET 333
   VTX 338, 340
  }
  VTX  342, 0, 0
  {
   COORD (400,860)
  }
  WIRE  343, 0, 0
  {
   NET 333
   VTX 340, 342
  }
  VTX  344, 0, 0
  {
   COORD (400,780)
  }
  WIRE  345, 0, 0
  {
   NET 333
   VTX 342, 344
  }
  VTX  346, 0, 0
  {
   COORD (420,780)
  }
  WIRE  347, 0, 0
  {
   NET 333
   VTX 344, 346
  }
  VTX  348, 0, 0
  {
   COORD (420,80)
  }
  WIRE  349, 0, 0
  {
   NET 333
   VTX 346, 348
  }
  WIRE  350, 0, 0
  {
   NET 333
   VTX 348, 332
  }
  NET WIRE  355, 0, 0
  VTX  367, 0, 0
  {
   COORD (1180,900)
  }
  VTX  368, 0, 0
  {
   COORD (1800,520)
  }
  VTX  369, 0, 0
  {
   COORD (1700,480)
  }
  VTX  370, 0, 0
  {
   COORD (1800,560)
  }
  VTX  371, 0, 0
  {
   COORD (1760,900)
  }
  WIRE  372, 0, 0
  {
   NET 355
   VTX 367, 371
  }
  VTX  373, 0, 0
  {
   COORD (1760,520)
  }
  WIRE  374, 0, 0
  {
   NET 355
   VTX 371, 373
  }
  WIRE  375, 0, 0
  {
   NET 355
   VTX 373, 368
  }
  VTX  376, 0, 0
  {
   COORD (1780,480)
  }
  VTX  378, 0, 0
  {
   COORD (1780,560)
  }
  BUS  379, 0, 0
  {
   NET 482
   VTX 376, 378
  }
  BUS  380, 0, 0
  {
   NET 482
   VTX 378, 370
  }
  NET BUS  383, 0, 0
  VTX  393, 0, 0
  {
   COORD (2060,520)
  }
  VTX  398, 0, 0
  {
   COORD (2080,520)
  }
  BUS  399, 0, 0
  {
   NET 404
   VTX 393, 398
  }
  VTX  400, 0, 0
  {
   COORD (2080,420)
  }
  BUS  401, 0, 0
  {
   NET 404
   VTX 398, 400
  }
  NET BUS  404, 0, 0
  BUS  407, 0, 0
  {
   NET 404
   VTX 249, 400
  }
  VTX  423, 0, 0
  {
   COORD (1260,800)
  }
  BUS  424, 0, 0
  {
   NET 196
   VTX 205, 423
  }
  VTX  434, 0, 0
  {
   COORD (1800,1020)
  }
  VTX  448, 0, 0
  {
   COORD (1260,1020)
  }
  BUS  449, 0, 0
  {
   NET 196
   VTX 423, 448
  }
  BUS  450, 0, 0
  {
   NET 196
   VTX 448, 434
  }
  VTX  451, 0, 0
  {
   COORD (1800,600)
  }
  VTX  452, 0, 0
  {
   COORD (2000,940)
  }
  VTX  453, 0, 0
  {
   COORD (1780,600)
  }
  BUS  454, 0, 0
  {
   NET 383
   VTX 451, 453
  }
  VTX  455, 0, 0
  {
   COORD (1780,720)
  }
  BUS  456, 0, 0
  {
   NET 383
   VTX 453, 455
  }
  VTX  457, 0, 0
  {
   COORD (2020,720)
  }
  BUS  458, 0, 0
  {
   NET 383
   VTX 455, 457
  }
  VTX  459, 0, 0
  {
   COORD (2020,940)
  }
  BUS  460, 0, 0
  {
   NET 383
   VTX 457, 459
  }
  BUS  461, 0, 0
  {
   NET 383
   VTX 459, 452
  }
  VTX  462, 0, 0
  {
   COORD (1180,1060)
  }
  VTX  463, 0, 0
  {
   COORD (1800,1060)
  }
  NET WIRE  464, 0, 0
  WIRE  465, 0, 0
  {
   NET 464
   VTX 462, 463
  }
  VTX  466, 0, 0
  {
   COORD (1800,980)
  }
  VTX  467, 0, 0
  {
   COORD (420,1300)
  }
  WIRE  468, 0, 0
  {
   NET 125
   VTX 176, 467
  }
  VTX  469, 0, 0
  {
   COORD (1720,1300)
  }
  WIRE  470, 0, 0
  {
   NET 125
   VTX 467, 469
  }
  VTX  471, 0, 0
  {
   COORD (1720,980)
  }
  WIRE  472, 0, 0
  {
   NET 125
   VTX 469, 471
  }
  WIRE  473, 0, 0
  {
   NET 125
   VTX 471, 466
  }
  VTX  474, 0, 0
  {
   COORD (1720,480)
  }
  VTX  475, 0, 0
  {
   COORD (1800,940)
  }
  BUS  476, 0, 0
  {
   NET 482
   VTX 369, 474
  }
  BUS  477, 0, 0
  {
   NET 482
   VTX 474, 376
  }
  VTX  479, 0, 0
  {
   COORD (1720,940)
  }
  BUS  480, 0, 0
  {
   NET 482
   VTX 474, 479
  }
  BUS  481, 0, 0
  {
   NET 482
   VTX 479, 475
  }
  NET BUS  482, 0, 0
  VTX  488, 0, 0
  {
   COORD (780,520)
  }
  BUS  489, 0, 0
  {
   NET 492
   VTX 49, 488
  }
  BUS  490, 0, 0
  {
   NET 492
   VTX 488, 194
  }
  BUS  491, 0, 0
  {
   NET 492
   VTX 163, 488
  }
  NET BUS  492, 0, 0
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1069946976"
  }
 }
 
 BODY
 {
  TEXT  493, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1386,1256,1439)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  494, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  495, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1141,1444,1210,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  496, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  497, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1130,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  498, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1130,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  499, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1380), (1300,1500) )
  }
  LINE  500, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1240), (1130,1240), (1130,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  501, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1140,1260,1435,1361)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  502, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1440,1240), (1440,1380) )
  }
  LINE  503, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1616,1304), (1682,1304) )
   FILL (0,(0,4,255),0)
  }
  LINE  504, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1585,1300), (1585,1300) )
   FILL (0,(0,4,255),0)
  }
  LINE  505, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1634,1304), (1650,1264) )
   FILL (0,(0,4,255),0)
  }
  TEXT  506, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (1663,1246,1965,1348)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  507, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1576,1264), (1551,1327) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  508, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (1583,1290), (1616,1304), (1583,1315), (1583,1290) )
   CONTROLS (( (1607,1290), (1615,1289)),( (1613,1315), (1610,1315)),( (1583,1307), (1583,1302)) )
  }
  LINE  509, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1495,1311), (1583,1311) )
   FILL (0,(0,4,255),0)
  }
  LINE  510, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1502,1294), (1583,1294) )
   FILL (0,(0,4,255),0)
  }
  LINE  511, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1688,1271), (1511,1271) )
   FILL (0,(0,4,255),0)
  }
  LINE  512, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1686,1278), (1508,1278) )
   FILL (0,(0,4,255),0)
  }
  LINE  513, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1700,1286), (1506,1286) )
   FILL (0,(0,4,255),0)
  }
  LINE  514, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1702,1294), (1510,1294) )
   FILL (0,(0,4,255),0)
  }
  LINE  515, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1615,1302), (1499,1302) )
   FILL (0,(0,4,255),0)
  }
  LINE  516, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1680,1311), (1495,1311) )
   FILL (0,(0,4,255),0)
  }
  LINE  517, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1673,1319), (1492,1319) )
   FILL (0,(0,4,255),0)
  }
  TEXT  518, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (1482,1336,1934,1370)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  519, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1667,1327), (1489,1327) )
   FILL (0,(0,4,255),0)
  }
  LINE  520, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1690,1264), (1514,1264) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

