
---------- Begin Simulation Statistics ----------
final_tick                               590094319000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701324                       # Number of bytes of host memory used
host_op_rate                                    86148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7134.37                       # Real time elapsed on the host
host_tick_rate                               82711498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612574688                       # Number of instructions simulated
sim_ops                                     614612285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590094                       # Number of seconds simulated
sim_ticks                                590094319000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.902247                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78209300                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92116879                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6980122                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123927881                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12552095                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12664585                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          112490                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159872455                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062374                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4909610                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143212002                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19891296                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63144021                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580310448                       # Number of instructions committed
system.cpu0.commit.committedOps             581329946                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1045476970                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385798                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    776757270     74.30%     74.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160035937     15.31%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37489187      3.59%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33299063      3.19%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10968071      1.05%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1956660      0.19%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1923908      0.18%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3155578      0.30%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19891296      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1045476970                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887703                       # Number of function calls committed.
system.cpu0.commit.int_insts                561305620                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956483                       # Number of loads committed
system.cpu0.commit.membars                    2037595                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037604      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322245011     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180974674     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70918969     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581329946                       # Class of committed instruction
system.cpu0.commit.refs                     251893678                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580310448                       # Number of Instructions Simulated
system.cpu0.committedOps                    581329946                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.013120                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.013120                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196549512                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2080199                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77304102                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657313882                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               393687100                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457193666                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4917835                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7044660                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4038844                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159872455                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114550455                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    658192908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2651430                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669291822                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13976746                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136850                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         391205282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90761395                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572909                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1056386957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879646                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               575337326     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               359341043     34.02%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73088841      6.92%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36894646      3.49%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6737208      0.64%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3796232      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165872      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021835      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3954      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1056386957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      111847416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4985921                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150870217                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546304                       # Inst execution rate
system.cpu0.iew.exec_refs                   286560031                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80101687                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155514508                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205853555                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021692                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2465225                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81121413                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644455002                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206458344                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3723609                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            638210997                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                808280                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4024004                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4917835                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6105687                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11374541                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29272                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8752                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4127561                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25897072                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9184218                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8752                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       857874                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4128047                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271195354                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630497591                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850082                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230538287                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539701                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630598357                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776766059                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404209007                       # number of integer regfile writes
system.cpu0.ipc                              0.496741                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.496741                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038491      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346791203     54.02%     54.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139822      0.64%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018073      0.16%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208584047     32.49%     87.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79362904     12.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             641934607                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                75                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1431771                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002230                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295490     20.64%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                961569     67.16%     87.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               174709     12.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             641327817                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2341787361                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630497524                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        707587665                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641395522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                641934607                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059480                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63125052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            99557                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           962                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14060426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1056386957                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.821197                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          592761266     56.11%     56.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322389054     30.52%     86.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114188790     10.81%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20460744      1.94%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4176968      0.40%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1693151      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             495996      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             131766      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              89222      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1056386957                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549491                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9751258                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2086674                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205853555                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81121413                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1168234373                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11955077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168911978                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370583685                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7026034                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               399401541                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9683784                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16026                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            794813710                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             651947428                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419655800                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                454741915                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11085890                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4917835                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28238951                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49072110                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       794813653                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        174737                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15337135                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2833                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1670048617                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1299870041                       # The number of ROB writes
system.cpu0.timesIdled                       12163726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.955019                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4608120                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5692198                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           812658                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7912258                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            270774                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         402054                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          131280                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8901663                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3202                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           481900                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095683                       # Number of branches committed
system.cpu1.commit.bw_lim_events               856686                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4725916                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264240                       # Number of instructions committed
system.cpu1.commit.committedOps              33282339                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    196771665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169142                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822783                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183123795     93.06%     93.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6850110      3.48%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2244838      1.14%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1989780      1.01%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       507122      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       172424      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       959253      0.49%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67657      0.03%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       856686      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    196771665                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320850                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049134                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248852                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083341     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266777     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896110      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282339                       # Class of committed instruction
system.cpu1.commit.refs                      12162899                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264240                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282339                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.134134                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.134134                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176942241                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334070                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4419532                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40102356                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5414733                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12491509                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                482129                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               615139                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2339431                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8901663                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5041140                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191309446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54197                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41027997                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1625774                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044978                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5547697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4878894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207303                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         197670043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212710                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172381086     87.21%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14724289      7.45%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6181778      3.13%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2971598      1.50%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1141532      0.58%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  141292      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128254      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     153      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           197670043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         243122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              516796                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7761930                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184951                       # Inst execution rate
system.cpu1.iew.exec_refs                    13089045                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945530                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151367616                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10142949                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018637                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           588415                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980013                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38000605                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10143515                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           578673                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36604335                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                764433                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1634418                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                482129                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3593163                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          158788                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4873                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          435                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       894097                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        65966                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           194                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93402                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423394                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21752795                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36239147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860205                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18711871                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183106                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36248985                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44968048                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24721322                       # number of integer regfile writes
system.cpu1.ipc                              0.163022                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163022                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036080      5.48%      5.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21983279     59.12%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11227749     30.20%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935759      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37183008                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1171613                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031509                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 246556     21.04%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815524     69.61%     90.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               109530      9.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36318526                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273301589                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36239135                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42718994                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34945890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37183008                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4718265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            93944                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           273                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1674106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    197670043                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188106                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175328670     88.70%     88.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14412499      7.29%     95.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4333593      2.19%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1481712      0.75%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1466239      0.74%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             248083      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             283548      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              74064      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41635      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      197670043                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187875                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6178626                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532434                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10142949                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980013                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       197913165                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   982267432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161938012                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413688                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6878774                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6639243                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1284225                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6942                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48334153                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39187430                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27000540                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12933640                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7102723                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                482129                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15652808                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4586852                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48334141                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24211                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13894733                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   233922948                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76917152                       # The number of ROB writes
system.cpu1.timesIdled                           3910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3736290                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               922814                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5119109                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20496                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1164844                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5008629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9993823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87089                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24515                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36237903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2745670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72451081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2770185                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3546457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1602140                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3382948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1461117                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1461110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3546457                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           497                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15001390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15001390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    423021248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               423021248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              556                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5008735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5008735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5008735                       # Request fanout histogram
system.membus.respLayer1.occupancy        26041228343                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17484712685                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   590094319000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   590094319000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    996256916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1246346065.630306                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       272000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3306052000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   584116777500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5977541500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98660590                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98660590                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98660590                       # number of overall hits
system.cpu0.icache.overall_hits::total       98660590                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15889864                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15889864                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15889864                       # number of overall misses
system.cpu0.icache.overall_misses::total     15889864                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 223158197497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 223158197497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 223158197497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 223158197497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114550454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114550454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114550454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114550454                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138715                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138715                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138715                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138715                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14044.059628                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14044.059628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14044.059628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14044.059628                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3520                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.873016                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14870476                       # number of writebacks
system.cpu0.icache.writebacks::total         14870476                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1019354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1019354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1019354                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1019354                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14870510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14870510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14870510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14870510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 198607464999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 198607464999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 198607464999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 198607464999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129816                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129816                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129816                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129816                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13355.793782                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13355.793782                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13355.793782                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13355.793782                       # average overall mshr miss latency
system.cpu0.icache.replacements              14870476                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98660590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98660590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15889864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15889864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 223158197497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 223158197497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114550454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114550454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138715                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138715                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14044.059628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14044.059628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1019354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1019354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14870510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14870510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 198607464999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 198607464999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13355.793782                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13355.793782                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999897                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113530808                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14870476                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.634645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999897                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        243971416                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       243971416                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232549905                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232549905                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232549905                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232549905                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28858059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28858059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28858059                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28858059                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 796818909401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 796818909401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 796818909401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 796818909401                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261407964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261407964                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261407964                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261407964                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110395                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110395                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110395                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110395                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27611.659863                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27611.659863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27611.659863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27611.659863                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6158190                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       343781                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           123043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4281                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.049089                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.303901                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20269016                       # number of writebacks
system.cpu0.dcache.writebacks::total         20269016                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8982961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8982961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8982961                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8982961                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19875098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19875098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19875098                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19875098                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 370896891457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 370896891457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 370896891457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 370896891457                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076031                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076031                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076031                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076031                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18661.386800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18661.386800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18661.386800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18661.386800                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20269016                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167922728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167922728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22568102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22568102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 506796839500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 506796839500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190490830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190490830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22456.334144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22456.334144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5353784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5353784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17214318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17214318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 276077950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 276077950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16037.693187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16037.693187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64627177                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64627177                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6289957                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6289957                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 290022069901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 290022069901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917134                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917134                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.088694                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088694                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46108.752397                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46108.752397                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3629177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3629177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2660780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2660780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94818940957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94818940957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037520                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037520                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35635.768819                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35635.768819                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54492500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54492500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69951.861361                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69951.861361                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        71875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       590500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       590500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075888                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075888                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4187.943262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4187.943262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       450500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       450500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075350                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075350                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3217.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3217.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611495                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611495                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406708                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406708                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31624992000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31624992000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399437                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399437                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77758.470451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77758.470451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406708                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406708                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31218284000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31218284000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399437                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399437                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76758.470451                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76758.470451                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963792                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253443043                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20281496                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.496270                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963792                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545141378                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545141378                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14687855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18907652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2756                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              159844                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33758107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14687855                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18907652                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2756                       # number of overall hits
system.l2.overall_hits::.cpu1.data             159844                       # number of overall hits
system.l2.overall_hits::total                33758107                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            182653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1359661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907342                       # number of demand (read+write) misses
system.l2.demand_misses::total                2451805                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           182653                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1359661                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2149                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907342                       # number of overall misses
system.l2.overall_misses::total               2451805                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15293417996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 135840832988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    194423998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92688686249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     244017361231                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15293417996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 135840832988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    194423998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92688686249                       # number of overall miss cycles
system.l2.overall_miss_latency::total    244017361231                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14870508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20267313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36209912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14870508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20267313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36209912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.438124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067711                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.438124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067711                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83729.355642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99907.868938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90471.846440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102154.078891                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99525.598990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83729.355642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99907.868938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90471.846440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102154.078891                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99525.598990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             134361                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4627                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.038470                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2491791                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1602140                       # number of writebacks
system.l2.writebacks::total                   1602140                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47624                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3082                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50763                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47624                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3082                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50763                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       182612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1312037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       904260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2401042                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       182612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1312037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       904260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2644703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5045745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13465685496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 119386249091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    172225499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83431229272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 216455389358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13465685496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 119386249091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    172225499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83431229272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 247329095899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 463784485257                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.434862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.847331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.434862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.847331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139347                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73739.324338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90993.050570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80743.318800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92264.646531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90150.605178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73739.324338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90993.050570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80743.318800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92264.646531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93518.665763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91915.957952                       # average overall mshr miss latency
system.l2.replacements                        7670607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4972933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4972933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4972933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4972933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31154046                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31154046                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31154046                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31154046                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2644703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2644703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 247329095899                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 247329095899                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93518.665763                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93518.665763                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.861386                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1373.563218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1313.186813                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1744500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1825500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.861386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.724138                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20060.439560                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       447500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       468000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20340.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20347.826087                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2225069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2310703                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         828634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81050861249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66037515951                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147088377200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3053703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3798442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.271354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97812.618417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100192.709737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98867.057461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24933                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2156                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27089                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       803701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       656949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1460650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71078656290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59306481961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130385138251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.263189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88439.178612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90275.625598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89265.147880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14687855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14690611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       182653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           184802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15293417996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    194423998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15487841994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14870508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14875413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.438124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83729.355642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90471.846440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83807.761788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       182612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       184745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13465685496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    172225499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13637910995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.434862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73739.324338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80743.318800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73820.189965                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16682583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        74210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16756793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       531027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       248237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          779264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54789971739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26651170298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81441142037                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17213610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17536057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.769854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103177.374670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107361.796581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104510.335441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          926                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       508336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       247311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       755647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48307592801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24124747311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  72432340112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.766982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95030.831578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97548.217875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95854.731259                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               120                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          674                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             688                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15627498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        83999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15711497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          789                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           808                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.854246                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.736842                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.851485                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23186.198813                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5999.928571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22836.478198                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          189                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          192                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          485                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          496                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9565992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       213999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9779991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.614702                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.578947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.613861                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19723.694845                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19454.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19717.723790                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999823                       # Cycle average of tags in use
system.l2.tags.total_refs                    74892186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7670918                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.763132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.712695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.084084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.070739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.104193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.016612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.219855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.219010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586373606                       # Number of tag accesses
system.l2.tags.data_accesses                586373606                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11687104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      84005312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        136512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57875328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    166780032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          320484288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11687104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       136512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11823616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102536960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102536960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         182611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1312583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         904302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2605938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5007567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1602140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1602140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19805485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142359127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           231339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98078097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    282632838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543106886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19805485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       231339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20036824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173763679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173763679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173763679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19805485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142359127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          231339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98078097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    282632838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            716870565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1545428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    182611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1245421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2602050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004825661752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9231602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1454502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5007567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1602140                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5007567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1602140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  85841                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 56712                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            209198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1007662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            399041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            293864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            288344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            260950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           226389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           219101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           215381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            181536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68026                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 189864132264                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24608630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            282146494764                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38576.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57326.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3622972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  974570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5007567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1602140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1484975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  793452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  363372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  291904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  251387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  216777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  196060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  156849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  139468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 152375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 269961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 148866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  56743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  36424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  96940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 100789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1869575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.384321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.019484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.487120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1058601     56.62%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       378486     20.24%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        99396      5.32%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59535      3.18%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47450      2.54%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31084      1.66%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23020      1.23%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23754      1.27%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148249      7.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1869575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.089272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.142158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94481     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80463     85.16%     85.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1530      1.62%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7827      8.28%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3052      3.23%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1102      1.17%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              306      0.32%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              131      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              314990464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5493824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98905984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               320484288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102536960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590094215500                       # Total gap between requests
system.mem_ctrls.avgGap                      89276.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11687104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79706944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       136512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56928704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    166531200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98905984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19805484.688965462148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 135074921.810931712389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231339.288660394639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96473906.233284726739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 282211156.145700871944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167610466.353261083364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       182611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1312583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       904302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2605938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1602140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5940432504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65585679984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83121837                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46048620165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 164488640274                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14145958667077                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32530.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49966.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38969.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50921.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63120.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8829414.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6096895980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3240550500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13549149600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3688666020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46581107040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122072679150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123798173280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       319027221570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.637677                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 320382540193                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19704360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 250007418807                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7251976620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3854486625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21591974040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4378353300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46581107040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     213209699850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47051208480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       343918805955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.820059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 119873854178                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19704360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 450516104822                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5773531976.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27903398908.731411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223719033000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99344101000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 490750218000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5034999                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5034999                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5034999                       # number of overall hits
system.cpu1.icache.overall_hits::total        5034999                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6141                       # number of overall misses
system.cpu1.icache.overall_misses::total         6141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    293450500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    293450500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    293450500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    293450500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5041140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5041140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5041140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5041140                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001218                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001218                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001218                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001218                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47785.458394                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47785.458394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47785.458394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47785.458394                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          422                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          146                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4873                       # number of writebacks
system.cpu1.icache.writebacks::total             4873                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1236                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1236                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1236                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1236                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4905                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4905                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    232848000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    232848000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    232848000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    232848000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47471.559633                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47471.559633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47471.559633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47471.559633                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4873                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5034999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5034999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    293450500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    293450500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5041140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5041140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47785.458394                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47785.458394                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1236                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1236                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    232848000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    232848000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47471.559633                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47471.559633                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.413044                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4785640                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4873                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           982.072645                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        387635500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.413044                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10087185                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10087185                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9075877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9075877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9075877                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9075877                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2658599                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2658599                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2658599                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2658599                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 255657749811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 255657749811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 255657749811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 255657749811                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11734476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11734476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11734476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11734476                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226563                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226563                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226563                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226563                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96162.584057                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96162.584057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96162.584057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96162.584057                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1732791                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       237745                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31819                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3234                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.457745                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.514224                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067136                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067136                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2003840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2003840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2003840                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2003840                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654759                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61953669275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61953669275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61953669275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61953669275                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055798                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055798                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94620.569209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94620.569209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94620.569209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94620.569209                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067136                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8233044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8233044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1605747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1605747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128426320000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128426320000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9838791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9838791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79979.174802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79979.174802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1282380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1282380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28225391000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28225391000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87285.935176                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87285.935176                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       842833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        842833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1052852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1052852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127231429811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127231429811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120844.553471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120844.553471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       721460                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       721460                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33728278275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33728278275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174814                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174814                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101777.587495                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101777.587495                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4163500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4163500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28713.793103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28713.793103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010707                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010707                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         5400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1190000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1190000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.316397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.316397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8686.131387                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8686.131387                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1053000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1053000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.316397                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.316397                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7686.131387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7686.131387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592207                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592207                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35116278500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35116278500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418221                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418221                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82487.182830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82487.182830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34690560500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34690560500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418221                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418221                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81487.182830                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81487.182830                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.601275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10748041                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080344                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.948721                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        387647000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.601275                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925040                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925040                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26586974                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26586974                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 590094319000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32413103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6575073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31238552                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6068467                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4828264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3823402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3823402                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14875414                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17537690                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          808                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          808                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44611492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60819168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3214980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108660323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1903422912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2594324416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       625792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136596224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4634969344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12526014                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104238976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         48737651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059653                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45854843     94.09%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2858281      5.86%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24524      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           48737651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72437806933                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30422891653                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22325918606                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1621004318                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7372470                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2410790652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703304                       # Number of bytes of host memory used
host_op_rate                                    70113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35241.13                       # Real time elapsed on the host
host_tick_rate                               51663955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468436250                       # Number of instructions simulated
sim_ops                                    2470869302                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.820696                       # Number of seconds simulated
sim_ticks                                1820696333000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.604218                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164021423                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164673170                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12900008                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185746654                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            308821                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         324773                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15952                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196104105                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10028                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197876                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12883867                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124098334                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33357835                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         600927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      250822683                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           928009875                       # Number of instructions committed
system.cpu0.commit.committedOps             928207906                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3584245346                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.258969                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.218051                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3355357225     93.61%     93.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     81784065      2.28%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20075818      0.56%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9963241      0.28%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8747940      0.24%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5465728      0.15%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     39255056      1.10%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     30238438      0.84%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33357835      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3584245346                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317469625                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              674188                       # Number of function calls committed.
system.cpu0.commit.int_insts                761301431                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246440231                       # Number of loads committed
system.cpu0.commit.membars                     392224                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       393235      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468511481     50.47%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117771493     12.69%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36529303      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8358472      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12192659      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141106686     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        711254      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105531421     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24943154      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        928207906                       # Class of committed instruction
system.cpu0.commit.refs                     272292515                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  928009875                       # Number of Instructions Simulated
system.cpu0.committedOps                    928207906                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.923425                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.923425                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3171587076                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16258                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143505730                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1279711064                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100778231                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                267666766                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13664438                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25094                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70052513                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196104105                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79006941                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3523535497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1626896                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1460613294                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27361158                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.053860                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86532794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164330244                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.401160                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3623749024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.403148                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006820                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2783573084     76.81%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602289527     16.62%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43976217      1.21%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131080057      3.62%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5904545      0.16%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  629063      0.02%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43426833      1.20%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12855329      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14369      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3623749024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358573491                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315238078                       # number of floating regfile writes
system.cpu0.idleCycles                       17228442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14966484                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146293024                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.426215                       # Inst execution rate
system.cpu0.iew.exec_refs                   812737277                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27867079                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1391350264                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310086166                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            260880                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17440770                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32836878                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1177399663                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            784870198                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12874058                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1551838759                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12518421                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            918381353                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13664438                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            944550508                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52062407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          388514                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       947759                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63645935                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6984594                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        947759                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7002370                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7964114                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                829129734                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031272529                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839639                       # average fanout of values written-back
system.cpu0.iew.wb_producers                696169966                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.283241                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1035494691                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1604788287                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546483073                       # number of integer regfile writes
system.cpu0.ipc                              0.254879                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.254879                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           396341      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540944629     34.57%     34.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14086      0.00%     34.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1995      0.00%     34.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124844929      7.98%     42.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                996      0.00%     42.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47731279      3.05%     45.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8752886      0.56%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     46.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13554735      0.87%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           482366175     30.83%     78.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724289      0.05%     78.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      306213982     19.57%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27024365      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1564712816                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              629932735                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1170720510                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341971762                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         517087387                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  189731141                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121256                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7318465      3.86%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                72018      0.04%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               146846      0.08%      3.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               53471      0.03%      4.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56232834     29.64%     33.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              231515      0.12%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92735574     48.88%     82.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9666      0.01%     82.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32925942     17.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4808      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1124114881                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5776066715                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689300767                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        910450165                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1176644250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1564712816                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             755413                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      249191760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3881427                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        154486                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    204118658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3623749024                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.431794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.197618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3029182762     83.59%     83.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          223631557      6.17%     89.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          112006000      3.09%     92.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           66351309      1.83%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          105082368      2.90%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           54254854      1.50%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15950924      0.44%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7607954      0.21%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9681296      0.27%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3623749024                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.429751                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17596410                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10855782                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310086166                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32836878                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363883565                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186995050                       # number of misc regfile writes
system.cpu0.numCycles                      3640977466                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      415295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2527026894                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            778503692                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             162651706                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133579650                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             551796869                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8537166                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1745774206                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1234343365                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1035705809                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                289285530                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2189025                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13664438                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            659699647                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               257202122                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492232389                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1253541817                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        492865                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12105                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                423736278                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11933                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4729867569                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2397613744                       # The number of ROB writes
system.cpu0.timesIdled                         164138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3106                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.702393                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163711071                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164199741                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12697627                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        184954955                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            278116                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         286080                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7964                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195194462                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4372                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194846                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12689282                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124029066                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33098712                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      247738432                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           927851687                       # Number of instructions committed
system.cpu1.commit.committedOps             928049111                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3580953853                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259163                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.219325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3352895968     93.63%     93.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     81116847      2.27%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19844194      0.55%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9912103      0.28%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8660983      0.24%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5404018      0.15%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     39093347      1.09%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     30927681      0.86%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33098712      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3580953853                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317449150                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              608057                       # Number of function calls committed.
system.cpu1.commit.int_insts                761321621                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246604723                       # Number of loads committed
system.cpu1.commit.membars                     390655                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390655      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       468821931     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117909483     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36326816      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8267768      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12091888      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140930486     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        455241      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105869083     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24842032      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        928049111                       # Class of committed instruction
system.cpu1.commit.refs                     272096842                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  927851687                       # Number of Instructions Simulated
system.cpu1.committedOps                    928049111                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.905355                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.905355                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3172387960                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8375                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143379789                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1275125782                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97240183                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                267031783                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13458876                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19412                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69832666                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195194462                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78128104                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3523726515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1592178                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1453932249                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26934442                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053868                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82757732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         163989187                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401241                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3619951468                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.401726                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.003664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2782236324     76.86%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               600861787     16.60%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43743044      1.21%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131096156      3.62%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5782766      0.16%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  613127      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42937381      1.19%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12676412      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3619951468                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358165594                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315150213                       # number of floating regfile writes
system.cpu1.idleCycles                        3639171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14756351                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               145989080                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.427006                       # Inst execution rate
system.cpu1.iew.exec_refs                   809039863                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27498339                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1398054748                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309426933                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            256219                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17150893                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32403289                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1174181958                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            781541524                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12684503                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1547293263                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12710209                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            916311198                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13458876                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            942728273                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51746566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          377484                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       935090                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62822210                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6911170                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        935090                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6900762                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7855589                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                829027493                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030005012                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840182                       # average fanout of values written-back
system.cpu1.iew.wb_producers                696534050                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.284250                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1034185559                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1600477398                       # number of integer regfile reads
system.cpu1.int_regfile_writes              545898028                       # number of integer regfile writes
system.cpu1.ipc                              0.256059                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256059                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393140      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540392098     34.64%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124943611      8.01%     42.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47424354      3.04%     45.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8658633      0.56%     46.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13449565      0.86%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           479668492     30.75%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             460814      0.03%     78.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      305523867     19.59%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26919461      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1559977766                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              628748111                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1168322570                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341777647                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         514865438                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  189241586                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121310                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7377286      3.90%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                72096      0.04%      3.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               119139      0.06%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               54087      0.03%      4.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56367007     29.79%     33.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              230804      0.12%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92177616     48.71%     82.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  144      0.00%     82.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32838573     17.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4834      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1120078101                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5764657138                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688227365                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        906382741                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1173433572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1559977766                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             748386                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      246132847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3831122                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        153001                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    201418644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3619951468                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.430939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.197136                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3027248957     83.63%     83.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          223126264      6.16%     89.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111534180      3.08%     92.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           66267917      1.83%     94.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104491214      2.89%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53882854      1.49%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15963151      0.44%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7674089      0.21%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9762842      0.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3619951468                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.430506                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17428986                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10746101                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309426933                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32403289                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363491891                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186738035                       # number of misc regfile writes
system.cpu1.numCycles                      3623590639                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17673570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2530891060                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            778739104                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             161936619                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129927775                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             549008906                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8455880                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1740286997                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1230348706                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1032688073                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                288549445                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2188458                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13458876                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            656744789                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               253948969                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        490179628                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1250107369                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        379523                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11349                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                422455719                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11357                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4723608897                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2390621382                       # The number of ROB writes
system.cpu1.timesIdled                          36167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         91440118                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             26589009                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           135110536                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              64858                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35418612                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    173596513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     342917700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8415487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3959271                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139770503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    114919310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279446741                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      118878581                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          171313314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4141660                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1161                       # Transaction distribution
system.membus.trans_dist::CleanEvict        165182934                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           298489                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5337                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1974804                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1973332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     171313315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    516204346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              516204346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11355485888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11355485888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           234304                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         173591945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               173591945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           173591945                       # Request fanout histogram
system.membus.respLayer1.occupancy       897093225592                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        407484404978                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1052                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          526                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    395267.110266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   246585.550579                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          526    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            526                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1820488422500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    207910500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78838828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78838828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78838828                       # number of overall hits
system.cpu0.icache.overall_hits::total       78838828                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168112                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168112                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168112                       # number of overall misses
system.cpu0.icache.overall_misses::total       168112                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12810587999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12810587999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12810587999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12810587999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79006940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79006940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79006940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79006940                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002128                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76202.698195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76202.698195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76202.698195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76202.698195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10264                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              136                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.470588                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152452                       # number of writebacks
system.cpu0.icache.writebacks::total           152452                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15660                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15660                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15660                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15660                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152452                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152452                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152452                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152452                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11725281499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11725281499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11725281499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11725281499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001930                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001930                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001930                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001930                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76911.299944                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76911.299944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76911.299944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76911.299944                       # average overall mshr miss latency
system.cpu0.icache.replacements                152452                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78838828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78838828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12810587999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12810587999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79006940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79006940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76202.698195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76202.698195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15660                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15660                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152452                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152452                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11725281499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11725281499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001930                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001930                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76911.299944                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76911.299944                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78991570                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152484                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           518.031859                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158166332                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158166332                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    143125913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143125913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    143125913                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143125913                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    162367543                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     162367543                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    162367543                       # number of overall misses
system.cpu0.dcache.overall_misses::total    162367543                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11667575547885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11667575547885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11667575547885                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11667575547885                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305493456                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305493456                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305493456                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305493456                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.531493                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.531493                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.531493                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.531493                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71859.038650                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71859.038650                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71859.038650                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71859.038650                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2372339515                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       823853                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53487021                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11899                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.353555                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.237163                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69560893                       # number of writebacks
system.cpu0.dcache.writebacks::total         69560893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     92607516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     92607516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     92607516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     92607516                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69760027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69760027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69760027                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69760027                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6017822932609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6017822932609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6017822932609                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6017822932609                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228352                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86264.630210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86264.630210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86264.630210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86264.630210                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69560789                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    125089986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      125089986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    154755772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    154755772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11367937752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11367937752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279845758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279845758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.553004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.553004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73457.277910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73457.277910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     86376972                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     86376972                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68378800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68378800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5922278769500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5922278769500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86609.866940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86609.866940                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18035927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18035927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7611771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7611771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 299637795885                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 299637795885                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25647698                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25647698                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.296782                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.296782                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39365.056553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39365.056553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6230544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6230544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1381227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1381227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95544163109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95544163109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69173.396631                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69173.396631                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1531                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1531                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.208925                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.208925                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41322.664925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41322.664925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1378                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1378                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          153                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          153                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020879                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020879                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14143.790850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14143.790850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4200                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4200                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2459                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2459                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12324000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12324000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6659                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6659                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.369275                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.369275                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5011.793412                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5011.793412                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2459                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2459                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9866000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9866000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.369275                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.369275                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4012.200081                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4012.200081                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191258                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191258                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4689855499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4689855499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24521.094537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24521.094537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191258                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191258                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4498597499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4498597499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966555                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966555                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23521.094537                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23521.094537                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.939710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          213257356                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69816049                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.054561                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.939710                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998116                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998116                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681226655                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681226655                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10872133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10924267                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21812518                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10463                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10872133                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5655                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10924267                       # number of overall hits
system.l2.overall_hits::total                21812518                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58692714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58439530                       # number of demand (read+write) misses
system.l2.demand_misses::total              117306753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141990                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58692714                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32519                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58439530                       # number of overall misses
system.l2.overall_misses::total             117306753                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11364035495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5758396531111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2706378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5736744728439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11509211673545                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11364035495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5758396531111                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2706378500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5736744728439                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11509211673545                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69564847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69363797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139119271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69564847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69363797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139119271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.931369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.843712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.851863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842508                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.931369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.843712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.851863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842508                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80034.055180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98110.926189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83224.530275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98165.483679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98112.098231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80034.055180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98110.926189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83224.530275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98165.483679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98112.098231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19567556                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    852544                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.951960                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  56292221                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4141617                       # number of writebacks
system.l2.writebacks::total                   4141617                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1522837                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1464269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2987915                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1522837                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1464269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2987915                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       141484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57169877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     56975261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         114318838                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       141484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57169877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     56975261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     63165089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        177483927                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9920553501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5101375325127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2369848003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5084582496663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10198248223294                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9920553501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5101375325127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2369848003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5084582496663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5544759899302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 15743008122596                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.928050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.821821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.843925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.821733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.928050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.821821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.843925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.275768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70117.847255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89231.875121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73561.211913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89241.934261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89208.816340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70117.847255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89231.875121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73561.211913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89241.934261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87782.032561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88701.035574                       # average overall mshr miss latency
system.l2.replacements                      283968997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5345103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5345103                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           44                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             44                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5345147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5345147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           44                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           44                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125770250                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125770250                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1161                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1161                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125771411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125771411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     63165089                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       63165089                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5544759899302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5544759899302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87782.032561                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87782.032561                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           13826                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           14101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                27927                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         36612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         35370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              71982                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    361396983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    374634472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    736031455                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        50438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            99909                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.725881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9870.998115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10591.870851                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10225.215401                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         3062                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3110                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            6172                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        32260                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         65810                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    839737438                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    819596451                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1659333889                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.665173                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.652099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.658699                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25029.431833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25405.965623                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25214.008342                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       201500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        84500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       286000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.922581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.913223                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2583.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   590.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1294.117647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1632000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2850500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4482500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.862069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.896694                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21760                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20073.943662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20656.682028                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           339960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           302549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                642509                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         999793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         977588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1977381                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  90614387755                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  88838381949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179452769704                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1339753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1280137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2619890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.746252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.763659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90633.148817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90875.074110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90752.753113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2737                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2666                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       997056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       974922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1971978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  80469204255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  78921205952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 159390410207                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.744209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.761576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80706.805089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80951.302722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80827.681753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           174509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11364035495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2706378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14070413995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.931369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.851863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80034.055180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83224.530275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80628.586463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           809                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       141484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       173700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9920553501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2369848003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12290401504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.928050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.843925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70117.847255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73561.211913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70756.485343                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10532173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10621718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21153891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57692921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57461942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       115154863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5667782143356                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5647906346490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11315688489846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68225094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68083660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136308754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.845626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98240.512789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98289.513892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98264.964197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1520100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1461603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2981703                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56172821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56000339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    112173160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5020906120872                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5005661290711                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10026567411583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.823345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.822522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89383.193357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89386.267657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89384.728143                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   326248375                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 283969061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.347733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.052571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.642891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.544674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.397379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.396058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.164761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.271834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2446685701                       # Number of tag accesses
system.l2.tags.data_accesses               2446685701                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9054912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3659537856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2061824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3647017984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3772672768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11090345344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9054912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2061824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11116736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    265066240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       265066240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         141483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57180279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       56984656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     58948012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           173286646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4141660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4141660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4973324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2009966072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1132437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2003089652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2072104337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6091265821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4973324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1132437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6105761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145585090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145585090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145585090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4973324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2009966072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1132437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2003089652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2072104337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6236850911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3237658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    141484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56706369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  56511349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  58404426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003726699750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       201821                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       201821                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           270443807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3051946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   173286647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4142821                       # Number of write requests accepted
system.mem_ctrls.readBursts                 173286647                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4142821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1490803                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                905163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6109970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5467201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5042548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4705154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5152691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5381867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          31192645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          26430930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          20353238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          15023015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10827083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9023827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7576667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6914251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5842575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6752182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            207852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            244119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            254075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5904472710741                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               858979220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            9125644785741                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34369.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53119.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143940549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2991901                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             173286647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4142821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10171740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                18265326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                23866301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                23771208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18189995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13882845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10675479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8504086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7041885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6161671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6324653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9731051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5591684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3239563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2529803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1892568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1271230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 588492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  76360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 119500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 187431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 207525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 209121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 211402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 206101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 205484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 204787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 204461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 204201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28101046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.637961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.901425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.168491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9040685     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5665320     20.16%     52.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2417182      8.60%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1610232      5.73%     66.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1219246      4.34%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       969385      3.45%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       783049      2.79%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       625861      2.23%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5770086     20.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28101046                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       201821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     851.228381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    222.083318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2504.619854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       187124     92.72%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6450      3.20%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2348      1.16%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1644      0.81%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239          971      0.48%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          613      0.30%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          469      0.23%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          761      0.38%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          522      0.26%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          221      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          109      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          210      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          163      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           17      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           32      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           71      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           61      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           35      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        201821                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       201821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.318608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           197573     97.90%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1334      0.66%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1970      0.98%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              652      0.32%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              206      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               63      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        201821                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10994934016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                95411392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               207209472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11090345408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            265140544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6038.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6091.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        48.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    47.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1820696413000                       # Total gap between requests
system.mem_ctrls.avgGap                      10261.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9054976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3629207616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2061824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3616726336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3737883264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    207209472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4973358.728679331020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1993307478.144956588745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1132437.058629479958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1986452254.803327560425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2052996535.584278583527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113807815.309089228511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       141484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57180279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     56984656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     58948012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4142821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4071972757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2727505545002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1032782032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2718873941325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3674160544625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45331911423926                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28780.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47700.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32058.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47712.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62328.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10942280.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         105049027860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          55834897635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        587713663320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8356849380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143724344400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     823446900450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5718422880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1729844105925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        950.100286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7806433614                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60797100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1752092799386                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          95592404880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          50808571935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        638908655700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8543673180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143724344400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     823790693100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5428913280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1766797256475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        970.396449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6836961200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60797100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1753062271800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2556                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1279                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6959853.401095                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9492420.115300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1279    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1279                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1811794680500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8901652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78086643                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78086643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78086643                       # number of overall hits
system.cpu1.icache.overall_hits::total       78086643                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41461                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41461                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41461                       # number of overall misses
system.cpu1.icache.overall_misses::total        41461                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3073881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3073881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3073881500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3073881500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78128104                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78128104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78128104                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78128104                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000531                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000531                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000531                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000531                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74139.106630                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74139.106630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74139.106630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74139.106630                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38174                       # number of writebacks
system.cpu1.icache.writebacks::total            38174                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3287                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3287                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3287                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3287                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38174                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38174                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38174                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38174                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2830644500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2830644500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2830644500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2830644500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74151.110704                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74151.110704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74151.110704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74151.110704                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38174                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78086643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78086643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41461                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41461                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3073881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3073881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78128104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78128104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74139.106630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74139.106630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3287                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3287                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38174                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38174                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2830644500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2830644500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74151.110704                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74151.110704                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78379081                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38206                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2051.486180                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156294382                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156294382                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    142069939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       142069939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    142069939                       # number of overall hits
system.cpu1.dcache.overall_hits::total      142069939                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    162809899                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     162809899                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    162809899                       # number of overall misses
system.cpu1.dcache.overall_misses::total    162809899                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11695879083491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11695879083491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11695879083491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11695879083491                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    304879838                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    304879838                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    304879838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    304879838                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.534013                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.534013                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.534013                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.534013                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71837.641048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71837.641048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71837.641048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71837.641048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2359894310                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       845736                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53144379                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11823                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.405342                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.533113                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69349310                       # number of writebacks
system.cpu1.dcache.writebacks::total         69349310                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     93256400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     93256400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     93256400                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     93256400                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69553499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69553499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69553499                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69553499                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5996043979038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5996043979038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5996043979038                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5996043979038                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228134                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86207.654040                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86207.654040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86207.654040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86207.654040                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69349236                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    124194544                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      124194544                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    155395420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    155395420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11404793161500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11404793161500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279589964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279589964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.555798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.555798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73392.080420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73392.080420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     87159048                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     87159048                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68236372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68236372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5902967603500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5902967603500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86507.641460                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86507.641460                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17875395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17875395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7414479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7414479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 291085921991                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 291085921991                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25289874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25289874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.293180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.293180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 39259.120161                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39259.120161                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6097352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6097352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1317127                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1317127                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93076375538                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93076375538                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70666.211791                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70666.211791                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1552                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1552                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56746500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56746500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.193179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36563.466495                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36563.466495                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1263                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1263                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          289                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          289                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9377.162630                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9377.162630                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2904                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2904                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15934000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15934000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.401105                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.401105                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5486.914601                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5486.914601                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13032000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13032000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.401105                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.401105                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4487.603306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4487.603306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3926                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3926                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190920                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190920                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4673523498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4673523498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194846                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194846                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979851                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979851                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24478.962382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24478.962382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190920                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190920                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4482603498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4482603498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979851                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979851                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23478.962382                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23478.962382                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.913349                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          211991282                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69611305                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.045357                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.913349                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997292                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997292                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        679791193                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       679791193                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1820696333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136805380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9486764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133755302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       279827770                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        107543144                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             350                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          327623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5360                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         332983                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2812715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2812715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136614754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209159829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208539594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418271302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19513856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8904046208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4886272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8877638080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17806084416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       392244541                       # Total snoops (count)
system.tol2bus.snoopTraffic                 297010880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        531640013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              403907460     75.97%     75.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1              123773282     23.28%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3959271      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          531640013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279029232884                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105003751147                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228964923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104698452391                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57439143                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           525282                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
