 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NLU
Version: M-2016.12-SP5-4
Date   : Wed Aug 15 10:21:25 2018
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: segmented

  Startpoint: io_in[7] (input port)
  Endpoint: io_out[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NLU                5K_hvratio_1_1        gscl45nm

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  io_in[7] (in)                            0.00       0.00 f
  U18/Y (INVX1)                            0.01       0.01 r
  U19/Y (AND2X1)                           0.10       0.10 r
  U26/Y (AND2X1)                           0.03       0.13 r
  io_out[6] (out)                          0.00       0.13 r
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


1
