/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Monday 12/19/16 11:42:34
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -RVREGS -ST fxr_linkmux_fpc -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/357_Memory_Map_LinkMux_FPC.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_LINKMUX_FPC_SW_DEF
#define DEF_FXR_LINKMUX_FPC_SW_DEF

#ifndef FXR_LM_FPC_CSRS
#define FXR_LM_FPC_CSRS						0x000000000000ULL
#endif
#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define FPC_ERR_OFFSET						0
#define FPC_CFG_OFFSET						128
#define FPC_STS_OFFSET						368
#define FPC_DBG_OFFSET						512
#define FPC_PRF_OFFSET						1024
#define I_CSRS_ADJ						512
#define NUM_VL							10
#define PKEY_END						288
#define VL_DATA_CNT_END						1168
#define VL_PKT_CNT_END						1248
#define FECN_CNT_END						1256
#define VL_FECN_CNT_END						1336
#define BECN_CNT_END						1344
#define VL_BECN_CNT_END						1424
#define BUBBLE_CNT_END						1432
/*
* Table #4 of fxr_top - FPC_ERR_STS
* This CSR contains error flags that can generate a interrupt to the HOST, to 
* enable individual flags see #%%#FPC Error Enable#%%#. To clear individual 
* flags see #%%#FPC Error Clear
*/
#define FXR_FPC_ERR_STS						(FXR_LM_FPC_CSRS + 0x000000000000)
#define FXR_FPC_ERR_STS_RESETCSR				0x0000000000000000ull
#define FXR_FPC_ERR_STS_RESERVED_63_56_SHIFT			56
#define FXR_FPC_ERR_STS_RESERVED_63_56_MASK			0xFFull
#define FXR_FPC_ERR_STS_RESERVED_63_56_SMASK			0xFF00000000000000ull
#define FXR_FPC_ERR_STS_RCVPORT_ERR_SHIFT			55
#define FXR_FPC_ERR_STS_RCVPORT_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_RCVPORT_ERR_SMASK			0x80000000000000ull
#define FXR_FPC_ERR_STS_FMCONFIG_ERR_SHIFT			54
#define FXR_FPC_ERR_STS_FMCONFIG_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_FMCONFIG_ERR_SMASK			0x40000000000000ull
#define FXR_FPC_ERR_STS_UNCORRECTABLE_ERR_SHIFT			53
#define FXR_FPC_ERR_STS_UNCORRECTABLE_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_UNCORRECTABLE_ERR_SMASK			0x20000000000000ull
#define FXR_FPC_ERR_STS_PORTCONSTRAINT_ERR_SHIFT		52
#define FXR_FPC_ERR_STS_PORTCONSTRAINT_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_PORTCONSTRAINT_ERR_SMASK		0x10000000000000ull
#define FXR_FPC_ERR_STS_SPARE_51_39_SHIFT			39
#define FXR_FPC_ERR_STS_SPARE_51_39_MASK			0x1FFFull
#define FXR_FPC_ERR_STS_SPARE_51_39_SMASK			0xFFF8000000000ull
#define FXR_FPC_ERR_STS_LTP_BUF_OVFLOW_SHIFT			38
#define FXR_FPC_ERR_STS_LTP_BUF_OVFLOW_MASK			0x1ull
#define FXR_FPC_ERR_STS_LTP_BUF_OVFLOW_SMASK			0x4000000000ull
#define FXR_FPC_ERR_STS_LTP_BUF_UNFLOW_SHIFT			37
#define FXR_FPC_ERR_STS_LTP_BUF_UNFLOW_MASK			0x1ull
#define FXR_FPC_ERR_STS_LTP_BUF_UNFLOW_SMASK			0x2000000000ull
#define FXR_FPC_ERR_STS_SPARE_36_SHIFT				36
#define FXR_FPC_ERR_STS_SPARE_36_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_36_SMASK				0x1000000000ull
#define FXR_FPC_ERR_STS_LATE_LONG_ERR_SHIFT			35
#define FXR_FPC_ERR_STS_LATE_LONG_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_LATE_LONG_ERR_SMASK			0x800000000ull
#define FXR_FPC_ERR_STS_LATE_SHORT_ERR_SHIFT			34
#define FXR_FPC_ERR_STS_LATE_SHORT_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_LATE_SHORT_ERR_SMASK			0x400000000ull
#define FXR_FPC_ERR_STS_SPARE_33_SHIFT				33
#define FXR_FPC_ERR_STS_SPARE_33_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_33_SMASK				0x200000000ull
#define FXR_FPC_ERR_STS_SLID_SEC_ERR_SHIFT			32
#define FXR_FPC_ERR_STS_SLID_SEC_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_SLID_SEC_ERR_SMASK			0x100000000ull
#define FXR_FPC_ERR_STS_LENGTH_MTU_ERR_SHIFT			31
#define FXR_FPC_ERR_STS_LENGTH_MTU_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_LENGTH_MTU_ERR_SMASK			0x80000000ull
#define FXR_FPC_ERR_STS_DLID_ZERO_ERR_SHIFT			30
#define FXR_FPC_ERR_STS_DLID_ZERO_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_DLID_ZERO_ERR_SMASK			0x40000000ull
#define FXR_FPC_ERR_STS_SLID_ZERO_ERR_SHIFT			29
#define FXR_FPC_ERR_STS_SLID_ZERO_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_SLID_ZERO_ERR_SMASK			0x20000000ull
#define FXR_FPC_ERR_STS_PERM_NVL15_ERR_SHIFT			28
#define FXR_FPC_ERR_STS_PERM_NVL15_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_PERM_NVL15_ERR_SMASK			0x10000000ull
#define FXR_FPC_ERR_STS_SPARE_27_SHIFT				27
#define FXR_FPC_ERR_STS_SPARE_27_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_27_SMASK				0x8000000ull
#define FXR_FPC_ERR_STS_PKT_LENGTH_ERR_SHIFT			26
#define FXR_FPC_ERR_STS_PKT_LENGTH_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_PKT_LENGTH_ERR_SMASK			0x4000000ull
#define FXR_FPC_ERR_STS_VL15_MULTI_ERR_SHIFT			25
#define FXR_FPC_ERR_STS_VL15_MULTI_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_VL15_MULTI_ERR_SMASK			0x2000000ull
#define FXR_FPC_ERR_STS_NONVL15_STATE_ERR_SHIFT			24
#define FXR_FPC_ERR_STS_NONVL15_STATE_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_NONVL15_STATE_ERR_SMASK			0x1000000ull
#define FXR_FPC_ERR_STS_HEAD_DIST_ERR_SHIFT			23
#define FXR_FPC_ERR_STS_HEAD_DIST_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_HEAD_DIST_ERR_SMASK			0x800000ull
#define FXR_FPC_ERR_STS_TAIL_DIST_ERR_SHIFT			22
#define FXR_FPC_ERR_STS_TAIL_DIST_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_TAIL_DIST_ERR_SMASK			0x400000ull
#define FXR_FPC_ERR_STS_CTRL_DIST_ERR_SHIFT			21
#define FXR_FPC_ERR_STS_CTRL_DIST_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_CTRL_DIST_ERR_SMASK			0x200000ull
#define FXR_FPC_ERR_STS_MKR_DIST_ERR_SHIFT			20
#define FXR_FPC_ERR_STS_MKR_DIST_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_MKR_DIST_ERR_SMASK			0x100000ull
#define FXR_FPC_ERR_STS_LINK_ERR_SHIFT				19
#define FXR_FPC_ERR_STS_LINK_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_LINK_ERR_SMASK				0x80000ull
#define FXR_FPC_ERR_STS_EVENT_CNTR_ROLLOVER_ERR_SHIFT		18
#define FXR_FPC_ERR_STS_EVENT_CNTR_ROLLOVER_ERR_MASK		0x1ull
#define FXR_FPC_ERR_STS_EVENT_CNTR_ROLLOVER_ERR_SMASK		0x40000ull
#define FXR_FPC_ERR_STS_MBE_INBOUND_SHIFT			17
#define FXR_FPC_ERR_STS_MBE_INBOUND_MASK			0x1ull
#define FXR_FPC_ERR_STS_MBE_INBOUND_SMASK			0x20000ull
#define FXR_FPC_ERR_STS_CRDT_SB_PARITY_ERR_SHIFT		16
#define FXR_FPC_ERR_STS_CRDT_SB_PARITY_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_CRDT_SB_PARITY_ERR_SMASK		0x10000ull
#define FXR_FPC_ERR_STS_UNSUP_PKT_TYPE_SHIFT			15
#define FXR_FPC_ERR_STS_UNSUP_PKT_TYPE_MASK			0x1ull
#define FXR_FPC_ERR_STS_UNSUP_PKT_TYPE_SMASK			0x8000ull
#define FXR_FPC_ERR_STS_CRDT_ACK_ERR_SHIFT			14
#define FXR_FPC_ERR_STS_CRDT_ACK_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_CRDT_ACK_ERR_SMASK			0x4000ull
#define FXR_FPC_ERR_STS_MBE_OUTBOUND_SHIFT			13
#define FXR_FPC_ERR_STS_MBE_OUTBOUND_MASK			0x1ull
#define FXR_FPC_ERR_STS_MBE_OUTBOUND_SMASK			0x2000ull
#define FXR_FPC_ERR_STS_SPARE_12_SHIFT				12
#define FXR_FPC_ERR_STS_SPARE_12_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_12_SMASK				0x1000ull
#define FXR_FPC_ERR_STS_SPARE_11_SHIFT				11
#define FXR_FPC_ERR_STS_SPARE_11_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_11_SMASK				0x800ull
#define FXR_FPC_ERR_STS_SPARE_10_SHIFT				10
#define FXR_FPC_ERR_STS_SPARE_10_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_10_SMASK				0x400ull
#define FXR_FPC_ERR_STS_SPARE_9_SHIFT				9
#define FXR_FPC_ERR_STS_SPARE_9_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_9_SMASK				0x200ull
#define FXR_FPC_ERR_STS_UNSUP_VL_ERR_SHIFT			8
#define FXR_FPC_ERR_STS_UNSUP_VL_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_UNSUP_VL_ERR_SMASK			0x100ull
#define FXR_FPC_ERR_STS_SC_MKR_ERR_SHIFT			7
#define FXR_FPC_ERR_STS_SC_MKR_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_SC_MKR_ERR_SMASK			0x80ull
#define FXR_FPC_ERR_STS_L2HDR_ERR_SHIFT				6
#define FXR_FPC_ERR_STS_L2HDR_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_L2HDR_ERR_SMASK				0x40ull
#define FXR_FPC_ERR_STS_PREEMPT_SAME_VL_ERR_SHIFT		5
#define FXR_FPC_ERR_STS_PREEMPT_SAME_VL_ERR_MASK		0x1ull
#define FXR_FPC_ERR_STS_PREEMPT_SAME_VL_ERR_SMASK		0x20ull
#define FXR_FPC_ERR_STS_PKEY_ERR_SHIFT				4
#define FXR_FPC_ERR_STS_PKEY_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_PKEY_ERR_SMASK				0x10ull
#define FXR_FPC_ERR_STS_HEADLESS_ERR_SHIFT			3
#define FXR_FPC_ERR_STS_HEADLESS_ERR_MASK			0x1ull
#define FXR_FPC_ERR_STS_HEADLESS_ERR_SMASK			0x8ull
#define FXR_FPC_ERR_STS_SC_ERR_SHIFT				2
#define FXR_FPC_ERR_STS_SC_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_SC_ERR_SMASK				0x4ull
#define FXR_FPC_ERR_STS_L2_ERR_SHIFT				1
#define FXR_FPC_ERR_STS_L2_ERR_MASK				0x1ull
#define FXR_FPC_ERR_STS_L2_ERR_SMASK				0x2ull
#define FXR_FPC_ERR_STS_SPARE_0_SHIFT				0
#define FXR_FPC_ERR_STS_SPARE_0_MASK				0x1ull
#define FXR_FPC_ERR_STS_SPARE_0_SMASK				0x1ull
/*
* Table #5 of fxr_top - FPC_ERR_CLR
* Writing a '1' will clear the corresponding bit in FPC_ERR_FLG. 
* 
*/
#define FXR_FPC_ERR_CLR						(FXR_LM_FPC_CSRS + 0x000000000008)
#define FXR_FPC_ERR_CLR_RESETCSR				0x0000000000000000ull
#define FXR_FPC_ERR_CLR_RESERVED_63_56_SHIFT			56
#define FXR_FPC_ERR_CLR_RESERVED_63_56_MASK			0xFFull
#define FXR_FPC_ERR_CLR_RESERVED_63_56_SMASK			0xFF00000000000000ull
#define FXR_FPC_ERR_CLR_ERR_CLR_SHIFT				0
#define FXR_FPC_ERR_CLR_ERR_CLR_MASK				0xFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_CLR_ERR_CLR_SMASK				0xFFFFFFFFFFFFFFull
/*
* Table #6 of fxr_top - FPC_ERR_FRC
* Writing a '1' will set the corresponding bit in FPC_ERR_FLG. 
* 
*/
#define FXR_FPC_ERR_FRC						(FXR_LM_FPC_CSRS + 0x000000000010)
#define FXR_FPC_ERR_FRC_RESETCSR				0x0000000000000000ull
#define FXR_FPC_ERR_FRC_RESERVED_63_56_SHIFT			56
#define FXR_FPC_ERR_FRC_RESERVED_63_56_MASK			0xFFull
#define FXR_FPC_ERR_FRC_RESERVED_63_56_SMASK			0xFF00000000000000ull
#define FXR_FPC_ERR_FRC_ERR_FRC_SHIFT				0
#define FXR_FPC_ERR_FRC_ERR_FRC_MASK				0xFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_FRC_ERR_FRC_SMASK				0xFFFFFFFFFFFFFFull
/*
* Table #7 of fxr_top - FPC_ERR_EN_HOST
* This CSR is used to enable interrupts associated with FPC_ERR_FLG. Setting to 
* a '1' enables the interrupt to propagate to the higher level 
* logic.
*/
#define FXR_FPC_ERR_EN_HOST					(FXR_LM_FPC_CSRS + 0x000000000018)
#define FXR_FPC_ERR_EN_HOST_RESETCSR				0x0000000000000000ull
#define FXR_FPC_ERR_EN_HOST_RESERVED_63_56_SHIFT		56
#define FXR_FPC_ERR_EN_HOST_RESERVED_63_56_MASK			0xFFull
#define FXR_FPC_ERR_EN_HOST_RESERVED_63_56_SMASK		0xFF00000000000000ull
#define FXR_FPC_ERR_EN_HOST_ERR_EN_SHIFT			0
#define FXR_FPC_ERR_EN_HOST_ERR_EN_MASK				0xFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_EN_HOST_ERR_EN_SMASK			0xFFFFFFFFFFFFFFull
/*
* Table #8 of fxr_top - FPC_ERR_FIRST_HOST
* This CSR captures FPC_ERR_STS on the rising edge of an interrupt. The state of 
* the register is held until the next 0 -> 1 transition. 
*/
#define FXR_FPC_ERR_FIRST_HOST					(FXR_LM_FPC_CSRS + 0x000000000020)
#define FXR_FPC_ERR_FIRST_HOST_RESETCSR				0x0000000000000000ull
#define FXR_FPC_ERR_FIRST_HOST_RESERVED_63_56_SHIFT		56
#define FXR_FPC_ERR_FIRST_HOST_RESERVED_63_56_MASK		0xFFull
#define FXR_FPC_ERR_FIRST_HOST_RESERVED_63_56_SMASK		0xFF00000000000000ull
#define FXR_FPC_ERR_FIRST_HOST_ERR_FIRST_SHIFT			0
#define FXR_FPC_ERR_FIRST_HOST_ERR_FIRST_MASK			0xFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_FIRST_HOST_ERR_FIRST_SMASK			0xFFFFFFFFFFFFFFull
/*
* Table #9 of fxr_top - FPC_ERR_INFO_PORTRCV
* On the detection of a PortRcv error, the error code is written into this CSR. 
* The header of the packet is also recorded in #%%#FPC_ERR_INFO_PORTRCV_HDR0_A#%%# 
* and #%%#FPC_ERR_INFO_PORTRCV_HDR1_A
*/
#define FXR_FPC_ERR_INFO_PORTRCV				(FXR_LM_FPC_CSRS + 0x000000000028)
#define FXR_FPC_ERR_INFO_PORTRCV_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCV_RESERVED_63_8_SHIFT		8
#define FXR_FPC_ERR_INFO_PORTRCV_RESERVED_63_8_MASK		0xFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCV_RESERVED_63_8_SMASK		0xFFFFFFFFFFFFFF00ull
#define FXR_FPC_ERR_INFO_PORTRCV_E_CODE_SHIFT			0
#define FXR_FPC_ERR_INFO_PORTRCV_E_CODE_MASK			0xFFull
#define FXR_FPC_ERR_INFO_PORTRCV_E_CODE_SMASK			0xFFull
/*
* Table #10 of fxr_top - FPC_ERR_INFO_PORTRCV_HDR0_A
* This CSR will record the first flit from point of detection when a rcvport_err 
* in #%%#FPC Error Status#%%# is triggered.
*/
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_A				(FXR_LM_FPC_CSRS + 0x000000000030)
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_A_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_A_HEAD_FLIT_SHIFT		0
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_A_HEAD_FLIT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_A_HEAD_FLIT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #11 of fxr_top - FPC_ERR_INFO_PORTRCV_HDR0_B
* This register holds the upper most bit, bit 64 of the flit when 
* ERR_INFO_PORTRCV_HDR0_A is updated.
*/
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B				(FXR_LM_FPC_CSRS + 0x000000000038)
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_RESERVED_63_1_SHIFT	1
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_RESERVED_63_1_MASK	0x7FFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_RESERVED_63_1_SMASK	0xFFFFFFFFFFFFFFFEull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_HEAD_FLIT_BIT_64_SHIFT	0
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_HEAD_FLIT_BIT_64_MASK	0x1ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR0_B_HEAD_FLIT_BIT_64_SMASK	0x1ull
/*
* Table #12 of fxr_top - FPC_ERR_INFO_PORTRCV_HDR1_A
* This CSR will record the second flit from point of detection when a 
* rcvport_err in #%%#FPC Error Status#%%# is triggered
*/
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_A				(FXR_LM_FPC_CSRS + 0x000000000040)
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_A_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_A_HEAD_FLIT_SHIFT		0
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_A_HEAD_FLIT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_A_HEAD_FLIT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #13 of fxr_top - FPC_ERR_INFO_PORTRCV_HDR1_B
* This register holds the upper most bit, bit 64 of the flit when 
* ERR_INFO_PORTRCV_HDR1_A is updated.
*/
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B				(FXR_LM_FPC_CSRS + 0x000000000048)
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_RESERVED_63_1_SHIFT	1
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_RESERVED_63_1_MASK	0x7FFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_RESERVED_63_1_SMASK	0xFFFFFFFFFFFFFFFEull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_HEAD_FLIT_BIT_64_SHIFT	0
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_HEAD_FLIT_BIT_64_MASK	0x1ull
#define FXR_FPC_ERR_INFO_PORTRCV_HDR1_B_HEAD_FLIT_BIT_64_SMASK	0x1ull
/*
* Table #14 of fxr_top - FPC_ERR_INFO_FMCONFIG
* This CSR records additional error information (error codes) when a FMCONFIG 
* error flag is raised.
*/
#define FXR_FPC_ERR_INFO_FMCONFIG				(FXR_LM_FPC_CSRS + 0x000000000050)
#define FXR_FPC_ERR_INFO_FMCONFIG_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_INFO_FMCONFIG_UNUSED_63_15_SHIFT		15
#define FXR_FPC_ERR_INFO_FMCONFIG_UNUSED_63_15_MASK		0x1FFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_FMCONFIG_UNUSED_63_15_SMASK		0xFFFFFFFFFFFF8000ull
#define FXR_FPC_ERR_INFO_FMCONFIG_VL_SHIFT			11
#define FXR_FPC_ERR_INFO_FMCONFIG_VL_MASK			0xFull
#define FXR_FPC_ERR_INFO_FMCONFIG_VL_SMASK			0x7800ull
#define FXR_FPC_ERR_INFO_FMCONFIG_DISTANCE_SHIFT		8
#define FXR_FPC_ERR_INFO_FMCONFIG_DISTANCE_MASK			0x7ull
#define FXR_FPC_ERR_INFO_FMCONFIG_DISTANCE_SMASK		0x700ull
#define FXR_FPC_ERR_INFO_FMCONFIG_E_CODE_SHIFT			0
#define FXR_FPC_ERR_INFO_FMCONFIG_E_CODE_MASK			0xFFull
#define FXR_FPC_ERR_INFO_FMCONFIG_E_CODE_SMASK			0xFFull
/*
* Table #15 of fxr_top - FPC_ERR_INFO_FLOW_CTRL
* Credit return flits/sideband credit acks are captured when the follow error 
* occurs.
*/
#define FXR_FPC_ERR_INFO_FLOW_CTRL				(FXR_LM_FPC_CSRS + 0x000000000058)
#define FXR_FPC_ERR_INFO_FLOW_CTRL_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_INFO_FLOW_CTRL_FC_DATA_SHIFT		0
#define FXR_FPC_ERR_INFO_FLOW_CTRL_FC_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_FLOW_CTRL_FC_DATA_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #16 of fxr_top - FPC_ERR_INFO_UNCORRECTABLE
* This CSR records the first uncorrectable event detected. 
*/
#define FXR_FPC_ERR_INFO_UNCORRECTABLE				(FXR_LM_FPC_CSRS + 0x000000000060)
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_RESERVED_63_4_SHIFT	4
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_RESERVED_63_4_MASK	0xFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_RESERVED_63_4_SMASK	0xFFFFFFFFFFFFFFF0ull
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_E_CODE_SHIFT		0
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_E_CODE_MASK		0xFull
#define FXR_FPC_ERR_INFO_UNCORRECTABLE_E_CODE_SMASK		0xFull
/*
* Table #17 of fxr_top - FPC_ERR_INFO_PORTRCVCONSTRAINT
* This register holds the error code and error info related SLID security 
* violations and Pkey violations.
*/
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT			(FXR_LM_FPC_CSRS + 0x000000000068)
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_63_48_SHIFT	48
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_63_48_MASK	0xFFFFull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_63_48_SMASK	0xFFFF000000000000ull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_SLID_SHIFT		24
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_SLID_MASK		0xFFFFFFull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_SLID_SMASK		0xFFFFFF000000ull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_PKEY_SHIFT		8
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_PKEY_MASK		0xFFFFull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_PKEY_SMASK		0xFFFF00ull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_7_2_SHIFT	2
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_7_2_MASK	0x3Full
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_UNUSED_7_2_SMASK	0xFCull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_E_CODE_SHIFT		0
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_E_CODE_MASK		0x3ull
#define FXR_FPC_ERR_INFO_PORTRCVCONSTRAINT_E_CODE_SMASK		0x3ull
/*
* Table #18 of fxr_top - FPC_ERR_DROP_ENABLE
* This registers is used to enable/disable dropping of packets when an error 
* occurs. It is expected that this registers is used for debug 
* purposes.
*/
#define FXR_FPC_ERR_DROP_ENABLE					(FXR_LM_FPC_CSRS + 0x000000000070)
#define FXR_FPC_ERR_DROP_ENABLE_RESETCSR			0x00000001F70DE097ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_63_56_SHIFT		56
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_63_56_MASK		0xFFull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_63_56_SMASK		0xFF00000000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_RCVPORT_ERR_SHIFT		55
#define FXR_FPC_ERR_DROP_ENABLE_RCVPORT_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_RCVPORT_ERR_SMASK		0x80000000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_FMCONFIG_ERR_SHIFT		54
#define FXR_FPC_ERR_DROP_ENABLE_FMCONFIG_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_FMCONFIG_ERR_SMASK		0x40000000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_53_SHIFT	53
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_53_MASK	0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_53_SMASK	0x20000000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_PORTCONSTRAINT_ERR_SHIFT	52
#define FXR_FPC_ERR_DROP_ENABLE_PORTCONSTRAINT_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_PORTCONSTRAINT_ERR_SMASK	0x10000000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_51_39_SHIFT		39
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_51_39_MASK		0x1FFFull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_51_39_SMASK		0xFFF8000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_OVFLOW_SHIFT		38
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_OVFLOW_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_OVFLOW_SMASK		0x4000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_UNFLOW_SHIFT		37
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_UNFLOW_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LTP_BUF_UNFLOW_SMASK		0x2000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_36_SHIFT			36
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_36_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_36_SMASK			0x1000000000ull
#define FXR_FPC_ERR_DROP_ENABLE_LATE_LONG_ERR_SHIFT		35
#define FXR_FPC_ERR_DROP_ENABLE_LATE_LONG_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LATE_LONG_ERR_SMASK		0x800000000ull
#define FXR_FPC_ERR_DROP_ENABLE_LATE_SHORT_ERR_SHIFT		34
#define FXR_FPC_ERR_DROP_ENABLE_LATE_SHORT_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LATE_SHORT_ERR_SMASK		0x400000000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_33_SHIFT			33
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_33_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_33_SMASK			0x200000000ull
#define FXR_FPC_ERR_DROP_ENABLE_SLID_SEC_ERR_SHIFT		32
#define FXR_FPC_ERR_DROP_ENABLE_SLID_SEC_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_SLID_SEC_ERR_SMASK		0x100000000ull
#define FXR_FPC_ERR_DROP_ENABLE_LENGTH_MTU_ERR_SHIFT		31
#define FXR_FPC_ERR_DROP_ENABLE_LENGTH_MTU_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LENGTH_MTU_ERR_SMASK		0x80000000ull
#define FXR_FPC_ERR_DROP_ENABLE_DLID_ZERO_ERR_SHIFT		30
#define FXR_FPC_ERR_DROP_ENABLE_DLID_ZERO_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_DLID_ZERO_ERR_SMASK		0x40000000ull
#define FXR_FPC_ERR_DROP_ENABLE_SLID_ZERO_ERR_SHIFT		29
#define FXR_FPC_ERR_DROP_ENABLE_SLID_ZERO_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_SLID_ZERO_ERR_SMASK		0x20000000ull
#define FXR_FPC_ERR_DROP_ENABLE_PERM_NVL15_ERR_SHIFT		28
#define FXR_FPC_ERR_DROP_ENABLE_PERM_NVL15_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_PERM_NVL15_ERR_SMASK		0x10000000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_27_SHIFT			27
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_27_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_27_SMASK			0x8000000ull
#define FXR_FPC_ERR_DROP_ENABLE_PKT_LENGTH_ERR_SHIFT		26
#define FXR_FPC_ERR_DROP_ENABLE_PKT_LENGTH_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_PKT_LENGTH_ERR_SMASK		0x4000000ull
#define FXR_FPC_ERR_DROP_ENABLE_VL15_MULTI_ERR_SHIFT		25
#define FXR_FPC_ERR_DROP_ENABLE_VL15_MULTI_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_VL15_MULTI_ERR_SMASK		0x2000000ull
#define FXR_FPC_ERR_DROP_ENABLE_NONVL15_STATE_ERR_SHIFT		24
#define FXR_FPC_ERR_DROP_ENABLE_NONVL15_STATE_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_NONVL15_STATE_ERR_SMASK		0x1000000ull
#define FXR_FPC_ERR_DROP_ENABLE_HEAD_DIST_ERR_SHIFT		23
#define FXR_FPC_ERR_DROP_ENABLE_HEAD_DIST_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_HEAD_DIST_ERR_SMASK		0x800000ull
#define FXR_FPC_ERR_DROP_ENABLE_TAIL_DIST_ERR_SHIFT		22
#define FXR_FPC_ERR_DROP_ENABLE_TAIL_DIST_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_TAIL_DIST_ERR_SMASK		0x400000ull
#define FXR_FPC_ERR_DROP_ENABLE_CTRL_DIST_ERR_SHIFT		21
#define FXR_FPC_ERR_DROP_ENABLE_CTRL_DIST_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_CTRL_DIST_ERR_SMASK		0x200000ull
#define FXR_FPC_ERR_DROP_ENABLE_MKR_DIST_ERR_SHIFT		20
#define FXR_FPC_ERR_DROP_ENABLE_MKR_DIST_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_MKR_DIST_ERR_SMASK		0x100000ull
#define FXR_FPC_ERR_DROP_ENABLE_LINK_ERR_SHIFT			19
#define FXR_FPC_ERR_DROP_ENABLE_LINK_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_LINK_ERR_SMASK			0x80000ull
#define FXR_FPC_ERR_DROP_ENABLE_EVENT_CNTR_ROLLOVER_ERR_SHIFT	18
#define FXR_FPC_ERR_DROP_ENABLE_EVENT_CNTR_ROLLOVER_ERR_MASK	0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_EVENT_CNTR_ROLLOVER_ERR_SMASK	0x40000ull
#define FXR_FPC_ERR_DROP_ENABLE_MBE_INBOUND_SHIFT		17
#define FXR_FPC_ERR_DROP_ENABLE_MBE_INBOUND_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_MBE_INBOUND_SMASK		0x20000ull
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_SB_PARITY_ERR_SHIFT	16
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_SB_PARITY_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_SB_PARITY_ERR_SMASK	0x10000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_PKT_TYPE_SHIFT		15
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_PKT_TYPE_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_PKT_TYPE_SMASK		0x8000ull
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_ACK_ERR_SHIFT		14
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_ACK_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_CRDT_ACK_ERR_SMASK		0x4000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_SHIFT		13
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNCORRECTABLE_ERR_SMASK		0x2000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_12_SHIFT			12
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_12_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_12_SMASK			0x1000ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_11_SHIFT			11
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_11_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_11_SMASK			0x800ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_10_SHIFT			10
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_10_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_10_SMASK			0x400ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_9_SHIFT			9
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_9_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_9_SMASK			0x200ull
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_VL_ERR_SHIFT		8
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_VL_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNSUP_VL_ERR_SMASK		0x100ull
#define FXR_FPC_ERR_DROP_ENABLE_SC_MKR_ERR_SHIFT		7
#define FXR_FPC_ERR_DROP_ENABLE_SC_MKR_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_SC_MKR_ERR_SMASK		0x80ull
#define FXR_FPC_ERR_DROP_ENABLE_L2HDR_ERR_SHIFT			6
#define FXR_FPC_ERR_DROP_ENABLE_L2HDR_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_L2HDR_ERR_SMASK			0x40ull
#define FXR_FPC_ERR_DROP_ENABLE_PREEMPT_SAME_VL_ERR_SHIFT	5
#define FXR_FPC_ERR_DROP_ENABLE_PREEMPT_SAME_VL_ERR_MASK	0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_PREEMPT_SAME_VL_ERR_SMASK	0x20ull
#define FXR_FPC_ERR_DROP_ENABLE_PKEY_ERR_SHIFT			4
#define FXR_FPC_ERR_DROP_ENABLE_PKEY_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_PKEY_ERR_SMASK			0x10ull
#define FXR_FPC_ERR_DROP_ENABLE_HEADLESS_ERR_SHIFT		3
#define FXR_FPC_ERR_DROP_ENABLE_HEADLESS_ERR_MASK		0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_HEADLESS_ERR_SMASK		0x8ull
#define FXR_FPC_ERR_DROP_ENABLE_SC_ERR_SHIFT			2
#define FXR_FPC_ERR_DROP_ENABLE_SC_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_SC_ERR_SMASK			0x4ull
#define FXR_FPC_ERR_DROP_ENABLE_L2_ERR_SHIFT			1
#define FXR_FPC_ERR_DROP_ENABLE_L2_ERR_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_L2_ERR_SMASK			0x2ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_0_SHIFT			0
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_0_MASK			0x1ull
#define FXR_FPC_ERR_DROP_ENABLE_UNUSED_0_SMASK			0x1ull
/*
* Table #19 of fxr_top - FPC_CFG_PORT_CONFIG
* This CSR is used to configure FPC block. 
*/
#define FXR_FPC_CFG_PORT_CONFIG					(FXR_LM_FPC_CSRS + 0x000000000080)
#define FXR_FPC_CFG_PORT_CONFIG_RESETCSR			0x25B6DB6D000000FFull
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_63_62_SHIFT		62
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_63_62_MASK		0x3ull
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_63_62_SMASK		0xC000000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL15_MTU_SHIFT			59
#define FXR_FPC_CFG_PORT_CONFIG_VL15_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL15_MTU_SMASK			0x3800000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL8_MTU_SHIFT			56
#define FXR_FPC_CFG_PORT_CONFIG_VL8_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL8_MTU_SMASK			0x700000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL7_MTU_SHIFT			53
#define FXR_FPC_CFG_PORT_CONFIG_VL7_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL7_MTU_SMASK			0xE0000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL6_MTU_SHIFT			50
#define FXR_FPC_CFG_PORT_CONFIG_VL6_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL6_MTU_SMASK			0x1C000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL5_MTU_SHIFT			47
#define FXR_FPC_CFG_PORT_CONFIG_VL5_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL5_MTU_SMASK			0x3800000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL4_MTU_SHIFT			44
#define FXR_FPC_CFG_PORT_CONFIG_VL4_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL4_MTU_SMASK			0x700000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL3_MTU_SHIFT			41
#define FXR_FPC_CFG_PORT_CONFIG_VL3_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL3_MTU_SMASK			0xE0000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL2_MTU_SHIFT			38
#define FXR_FPC_CFG_PORT_CONFIG_VL2_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL2_MTU_SMASK			0x1C000000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL1_MTU_SHIFT			35
#define FXR_FPC_CFG_PORT_CONFIG_VL1_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL1_MTU_SMASK			0x3800000000ull
#define FXR_FPC_CFG_PORT_CONFIG_VL0_MTU_SHIFT			32
#define FXR_FPC_CFG_PORT_CONFIG_VL0_MTU_MASK			0x7ull
#define FXR_FPC_CFG_PORT_CONFIG_VL0_MTU_SMASK			0x700000000ull
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_31_18_SHIFT		18
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_31_18_MASK		0x3FFFull
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_31_18_SMASK		0xFFFC0000ull
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_MODE_SHIFT			17
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_MODE_MASK			0x1ull
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_MODE_SMASK			0x20000ull
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_EN_SHIFT			16
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_EN_MASK			0x1ull
#define FXR_FPC_CFG_PORT_CONFIG_PKEY_EN_SMASK			0x10000ull
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_15_10_SHIFT		10
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_15_10_MASK		0x3Full
#define FXR_FPC_CFG_PORT_CONFIG_RESERVED_15_10_SMASK		0xFC00ull
#define FXR_FPC_CFG_PORT_CONFIG_INBOUND_MBE_FREEZE_EN_SHIFT	9
#define FXR_FPC_CFG_PORT_CONFIG_INBOUND_MBE_FREEZE_EN_MASK	0x1ull
#define FXR_FPC_CFG_PORT_CONFIG_INBOUND_MBE_FREEZE_EN_SMASK	0x200ull
#define FXR_FPC_CFG_PORT_CONFIG_FREEZE_EN_SHIFT			8
#define FXR_FPC_CFG_PORT_CONFIG_FREEZE_EN_MASK			0x1ull
#define FXR_FPC_CFG_PORT_CONFIG_FREEZE_EN_SMASK			0x100ull
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_ENABLED_SHIFT	4
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_ENABLED_MASK	0xFull
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_ENABLED_SMASK	0xF0ull
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_SUPPORTED_SHIFT	0
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_SUPPORTED_MASK	0xFull
#define FXR_FPC_CFG_PORT_CONFIG_PKT_FORMATS_SUPPORTED_SMASK	0xFull
/*
* Table #20 of fxr_top - FPC_CFG_PORT_CONFIG1
* Port_Config1 is an overflow of Port_Config. It contains additional control 
* fields.
*/
#define FXR_FPC_CFG_PORT_CONFIG1				(FXR_LM_FPC_CSRS + 0x000000000088)
#define FXR_FPC_CFG_PORT_CONFIG1_RESETCSR			0x0000000000000000ull
#define FXR_FPC_CFG_PORT_CONFIG1_B_SC_ENABLE_SHIFT		32
#define FXR_FPC_CFG_PORT_CONFIG1_B_SC_ENABLE_MASK		0xFFFFFFFFull
#define FXR_FPC_CFG_PORT_CONFIG1_B_SC_ENABLE_SMASK		0xFFFFFFFF00000000ull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_31_23_SHIFT		23
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_31_23_MASK		0x1FFull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_31_23_SMASK		0xFF800000ull
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK16_SHIFT		16
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK16_MASK		0x7Full
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK16_SMASK		0x7F0000ull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_15_SHIFT		15
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_15_MASK		0x1ull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_15_SMASK		0x8000ull
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK9_SHIFT		8
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK9_MASK		0x7Full
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK9_SMASK		0x7F00ull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_7_SHIFT		7
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_7_MASK		0x1ull
#define FXR_FPC_CFG_PORT_CONFIG1_RESERVED_7_SMASK		0x80ull
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK8_SHIFT		0
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK8_MASK		0x7Full
#define FXR_FPC_CFG_PORT_CONFIG1_MULTI_MASK8_SMASK		0x7Full
/*
* Table #21 of fxr_top - FPC_CFG_SC_VL_TABLE_15_0
* This table is a re-mapping table for SC15-0 to VL. It maps Packet.SC to a 
* VL.
*/
#define FXR_FPC_CFG_SC_VL_TABLE_15_0				(FXR_LM_FPC_CSRS + 0x000000000090)
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_RESETCSR			0xF543210876543210ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY15_SHIFT		60
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY15_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY15_SMASK		0xF000000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY14_SHIFT		56
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY14_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY14_SMASK		0xF00000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY13_SHIFT		52
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY13_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY13_SMASK		0xF0000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY12_SHIFT		48
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY12_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY12_SMASK		0xF000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY11_SHIFT		44
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY11_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY11_SMASK		0xF00000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY10_SHIFT		40
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY10_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY10_SMASK		0xF0000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY9_SHIFT		36
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY9_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY9_SMASK		0xF000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY8_SHIFT		32
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY8_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY8_SMASK		0xF00000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY7_SHIFT		28
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY7_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY7_SMASK		0xF0000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY6_SHIFT		24
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY6_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY6_SMASK		0xF000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY5_SHIFT		20
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY5_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY5_SMASK		0xF00000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY4_SHIFT		16
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY4_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY4_SMASK		0xF0000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY3_SHIFT		12
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY3_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY3_SMASK		0xF000ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY2_SHIFT		8
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY2_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY2_SMASK		0xF00ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY1_SHIFT		4
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY1_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY1_SMASK		0xF0ull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY0_SHIFT		0
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY0_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_15_0_ENTRY0_SMASK		0xFull
/*
* Table #22 of fxr_top - FPC_CFG_SC_VL_TABLE_31_16
* This table is a re-mapping table for SC31_16 to VL.
*/
#define FXR_FPC_CFG_SC_VL_TABLE_31_16				(FXR_LM_FPC_CSRS + 0x000000000098)
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_RESETCSR			0x5432109876543210ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY31_SHIFT		60
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY31_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY31_SMASK		0xF000000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY30_SHIFT		56
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY30_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY30_SMASK		0xF00000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY29_SHIFT		52
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY29_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY29_SMASK		0xF0000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY28_SHIFT		48
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY28_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY28_SMASK		0xF000000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY27_SHIFT		44
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY27_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY27_SMASK		0xF00000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY26_SHIFT		40
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY26_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY26_SMASK		0xF0000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY25_SHIFT		36
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY25_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY25_SMASK		0xF000000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY24_SHIFT		32
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY24_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY24_SMASK		0xF00000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY23_SHIFT		28
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY23_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY23_SMASK		0xF0000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY22_SHIFT		24
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY22_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY22_SMASK		0xF000000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY21_SHIFT		20
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY21_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY21_SMASK		0xF00000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY20_SHIFT		16
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY20_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY20_SMASK		0xF0000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY19_SHIFT		12
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY19_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY19_SMASK		0xF000ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY18_SHIFT		8
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY18_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY18_SMASK		0xF00ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY17_SHIFT		4
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY17_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY17_SMASK		0xF0ull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY16_SHIFT		0
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY16_MASK		0xFull
#define FXR_FPC_CFG_SC_VL_TABLE_31_16_ENTRY16_SMASK		0xFull
/*
* Table #23 of fxr_top - FPC_CFG_PKEY_CTRL
* Pkey checking is performed on a 16 bit Pkey derived from the packet header and 
* this register based on the packet type.
*/
#define FXR_FPC_CFG_PKEY_CTRL					(FXR_LM_FPC_CSRS + 0x0000000000A0)
#define FXR_FPC_CFG_PKEY_CTRL_RESETCSR				0x0000000000000000ull
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_63_32_SHIFT		32
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_63_32_MASK			0xFFFFFFFFull
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_10B_SHIFT			20
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_10B_MASK			0xFFFull
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_10B_SMASK			0xFFF00000ull
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_19_16_SHIFT		16
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_19_16_MASK			0xFull
#define FXR_FPC_CFG_PKEY_CTRL_UNUSED_19_16_SMASK		0xF0000ull
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_8B_SHIFT			0
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_8B_MASK			0xFFFFull
#define FXR_FPC_CFG_PKEY_CTRL_PKEY_8B_SMASK			0xFFFFull
/*
* Table #24 of fxr_top - FPC_CFG_PKEY_TABLE
* This table hold the port Pkeys.
*/
#define FXR_FPC_CFG_PKEY_TABLE					(FXR_LM_FPC_CSRS + 0x0000000000A8)
#define FXR_FPC_CFG_PKEY_TABLE_RESETCSR				0x0000000000000000ull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY3_SHIFT			48
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY3_MASK			0xFFFFull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY3_SMASK			0xFFFF000000000000ull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY2_SHIFT			32
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY2_MASK			0xFFFFull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY2_SMASK			0xFFFF00000000ull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY1_SHIFT			16
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY1_MASK			0xFFFFull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY1_SMASK			0xFFFF0000ull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY0_SHIFT			0
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY0_MASK			0xFFFFull
#define FXR_FPC_CFG_PKEY_TABLE_ENTRY0_SMASK			0xFFFFull
/*
* Table #25 of fxr_top - FPC_CFG_EVENT_CNTR_CTRL
* This register is used to control the event counter block.
*/
#define FXR_FPC_CFG_EVENT_CNTR_CTRL				(FXR_LM_FPC_CSRS + 0x000000000128)
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_RESETCSR			0x0000000000000001ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_RESERVED_63_26_SHIFT	26
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_RESERVED_63_26_MASK		0x3FFFFFFFFFull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_RESERVED_63_26_SMASK	0xFFFFFFFFFC000000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_TRIGGERED_SHIFT	25
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_TRIGGERED_MASK	0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_TRIGGERED_SMASK	0x2000000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_RESET_SHIFT		24
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_RESET_MASK		0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_RESET_SMASK		0x1000000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_EN_SHIFT		23
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_EN_MASK		0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_EN_SMASK		0x800000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_MODE_SHIFT		21
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_MODE_MASK		0x3ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_MODE_SMASK		0x600000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_PARITY_SHIFT		17
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_PARITY_MASK		0xFull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_PARITY_SMASK		0x1E0000ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_ADDR_SHIFT		10
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_ADDR_MASK		0x7Full
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ERRINJ_ADDR_SMASK		0x1FC00ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_PARITY_ERR_ADDR_SHIFT	3
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_PARITY_ERR_ADDR_MASK	0x7Full
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_PARITY_ERR_ADDR_SMASK	0x3F8ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_COMP_SHIFT	2
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_COMP_MASK		0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_COMP_SMASK	0x4ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_SHIFT		1
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_MASK		0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_CLR_CNTRS_SMASK		0x2ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ENABLE_CNTRS_SHIFT		0
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ENABLE_CNTRS_MASK		0x1ull
#define FXR_FPC_CFG_EVENT_CNTR_CTRL_ENABLE_CNTRS_SMASK		0x1ull
/*
* Table #26 of fxr_top - FPC_CFG_RESET
* This register can be used to reset the internal data and control logic in FPC. 
* This will NOT reset the CSRS.
*/
#define FXR_FPC_CFG_RESET					(FXR_LM_FPC_CSRS + 0x000000000130)
#define FXR_FPC_CFG_RESET_RESETCSR				0x0000000000000000ull
#define FXR_FPC_CFG_RESET_RESERVED_63_1_SHIFT			1
#define FXR_FPC_CFG_RESET_RESERVED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define FXR_FPC_CFG_RESET_RESERVED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define FXR_FPC_CFG_RESET_BLK_RESET_SHIFT			0
#define FXR_FPC_CFG_RESET_BLK_RESET_MASK			0x1ull
#define FXR_FPC_CFG_RESET_BLK_RESET_SMASK			0x1ull
/*
* Table #27 of fxr_top - FPC_CFG_SLID_SECURITY
* This register is used to configure SLID checking at the ingress 
* port.
*/
#define FXR_FPC_CFG_SLID_SECURITY				(FXR_LM_FPC_CSRS + 0x000000000138)
#define FXR_FPC_CFG_SLID_SECURITY_RESETCSR			0x0000000080000000ull
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_63_32_SHIFT		32
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_FPC_CFG_SLID_SECURITY_ENABLE_SHIFT			31
#define FXR_FPC_CFG_SLID_SECURITY_ENABLE_MASK			0x1ull
#define FXR_FPC_CFG_SLID_SECURITY_ENABLE_SMASK			0x80000000ull
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_30_29_SHIFT		29
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_30_29_MASK		0x3ull
#define FXR_FPC_CFG_SLID_SECURITY_UNUSED_30_29_SMASK		0x60000000ull
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_DEVICE_SHIFT		28
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_DEVICE_MASK		0x1ull
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_DEVICE_SMASK		0x10000000ull
#define FXR_FPC_CFG_SLID_SECURITY_SLID_LMC_SHIFT		24
#define FXR_FPC_CFG_SLID_SECURITY_SLID_LMC_MASK			0xFull
#define FXR_FPC_CFG_SLID_SECURITY_SLID_LMC_SMASK		0xF000000ull
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_SLID_SHIFT		0
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_SLID_MASK		0xFFFFFFull
#define FXR_FPC_CFG_SLID_SECURITY_NEIGHBOR_SLID_SMASK		0xFFFFFFull
/*
* Table #28 of fxr_top - FPC_STS_BECN_SC_RCVD
* This registers is updated when a packet is received with a BECN bit set. Each 
* bit represents the SC in the packet. SC-0 == bit[0], SC-31 == 
* bit[31].
*/
#define FXR_FPC_STS_BECN_SC_RCVD				(FXR_LM_FPC_CSRS + 0x000000000170)
#define FXR_FPC_STS_BECN_SC_RCVD_RESETCSR			0x0000000000000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_UNUSED_63_32_SHIFT		32
#define FXR_FPC_STS_BECN_SC_RCVD_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_FPC_STS_BECN_SC_RCVD_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC31_RCVD_SHIFT		31
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC31_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC31_RCVD_SMASK		0x80000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC30_RCVD_SHIFT		30
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC30_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC30_RCVD_SMASK		0x40000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC29_RCVD_SHIFT		29
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC29_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC29_RCVD_SMASK		0x20000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC28_RCVD_SHIFT		28
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC28_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC28_RCVD_SMASK		0x10000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC27_RCVD_SHIFT		27
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC27_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC27_RCVD_SMASK		0x8000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC26_RCVD_SHIFT		26
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC26_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC26_RCVD_SMASK		0x4000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC25_RCVD_SHIFT		25
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC25_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC25_RCVD_SMASK		0x2000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC24_RCVD_SHIFT		24
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC24_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC24_RCVD_SMASK		0x1000000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC23_RCVD_SHIFT		23
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC23_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC23_RCVD_SMASK		0x800000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC22_RCVD_SHIFT		22
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC22_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC22_RCVD_SMASK		0x400000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC21_RCVD_SHIFT		21
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC21_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC21_RCVD_SMASK		0x200000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC20_RCVD_SHIFT		20
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC20_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC20_RCVD_SMASK		0x100000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC19_RCVD_SHIFT		19
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC19_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC19_RCVD_SMASK		0x80000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC18_RCVD_SHIFT		18
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC18_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC18_RCVD_SMASK		0x40000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC17_RCVD_SHIFT		17
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC17_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC17_RCVD_SMASK		0x20000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC16_RCVD_SHIFT		16
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC16_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC16_RCVD_SMASK		0x10000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC15_RCVD_SHIFT		15
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC15_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC15_RCVD_SMASK		0x8000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC14_RCVD_SHIFT		14
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC14_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC14_RCVD_SMASK		0x4000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC13_RCVD_SHIFT		13
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC13_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC13_RCVD_SMASK		0x2000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC12_RCVD_SHIFT		12
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC12_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC12_RCVD_SMASK		0x1000ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC11_RCVD_SHIFT		11
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC11_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC11_RCVD_SMASK		0x800ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC10_RCVD_SHIFT		10
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC10_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC10_RCVD_SMASK		0x400ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC9_RCVD_SHIFT		9
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC9_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC9_RCVD_SMASK		0x200ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC8_RCVD_SHIFT		8
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC8_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC8_RCVD_SMASK		0x100ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC7_RCVD_SHIFT		7
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC7_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC7_RCVD_SMASK		0x80ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC6_RCVD_SHIFT		6
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC6_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC6_RCVD_SMASK		0x40ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC5_RCVD_SHIFT		5
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC5_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC5_RCVD_SMASK		0x20ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC4_RCVD_SHIFT		4
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC4_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC4_RCVD_SMASK		0x10ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC3_RCVD_SHIFT		3
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC3_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC3_RCVD_SMASK		0x8ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC2_RCVD_SHIFT		2
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC2_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC2_RCVD_SMASK		0x4ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC1_RCVD_SHIFT		1
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC1_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC1_RCVD_SMASK		0x2ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC0_RCVD_SHIFT		0
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC0_RCVD_MASK		0x1ull
#define FXR_FPC_STS_BECN_SC_RCVD_B_SC0_RCVD_SMASK		0x1ull
/*
* Table #29 of fxr_top - FPC_DBG_ERROR_INJECTION
* This registers is used to inject SBEs and MBEs into FPCs data 
* path.
*/
#define FXR_FPC_DBG_ERROR_INJECTION				(FXR_LM_FPC_CSRS + 0x000000000200)
#define FXR_FPC_DBG_ERROR_INJECTION_RESETCSR			0x0000000000000000ull
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_63_16_SHIFT	16
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_63_16_SMASK	0xFFFFFFFFFFFF0000ull
#define FXR_FPC_DBG_ERROR_INJECTION_CHECK_BYTE_SHIFT		8
#define FXR_FPC_DBG_ERROR_INJECTION_CHECK_BYTE_MASK		0xFFull
#define FXR_FPC_DBG_ERROR_INJECTION_CHECK_BYTE_SMASK		0xFF00ull
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_7_3_SHIFT		3
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_7_3_MASK		0x1Full
#define FXR_FPC_DBG_ERROR_INJECTION_RESERVED_7_3_SMASK		0xF8ull
#define FXR_FPC_DBG_ERROR_INJECTION_FLIT_TYPE_SHIFT		1
#define FXR_FPC_DBG_ERROR_INJECTION_FLIT_TYPE_MASK		0x3ull
#define FXR_FPC_DBG_ERROR_INJECTION_FLIT_TYPE_SMASK		0x6ull
#define FXR_FPC_DBG_ERROR_INJECTION_ARM_SHIFT			0
#define FXR_FPC_DBG_ERROR_INJECTION_ARM_MASK			0x1ull
#define FXR_FPC_DBG_ERROR_INJECTION_ARM_SMASK			0x1ull
/*
* Table #30 of fxr_top - FPC_PRF_EVENT_COUNTERS
* The event counters hold individual counters, each counter has it own unique 
* address and is documented separately. 
*/
#define FXR_FPC_PRF_EVENT_COUNTERS				(FXR_LM_FPC_CSRS + 0x000000000400)
#define FXR_FPC_PRF_EVENT_COUNTERS_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_EVENT_COUNTERS_CNT_SHIFT			0
#define FXR_FPC_PRF_EVENT_COUNTERS_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_EVENT_COUNTERS_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #31 of fxr_top - FPC_ERR_PORTRCV_ERROR
* This register holds the number packets that failed the ingress 
* checks.
*/
#define FXR_FPC_ERR_PORTRCV_ERROR				(FXR_LM_FPC_CSRS + 0x000000000400)
#define FXR_FPC_ERR_PORTRCV_ERROR_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_PORTRCV_ERROR_CNT_SHIFT			0
#define FXR_FPC_ERR_PORTRCV_ERROR_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_PORTRCV_ERROR_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #32 of fxr_top - FPC_ERR_FMCONFIG_ERROR
* This register holds the number packets that failed due to FM configure 
* errors.
*/
#define FXR_FPC_ERR_FMCONFIG_ERROR				(FXR_LM_FPC_CSRS + 0x000000000408)
#define FXR_FPC_ERR_FMCONFIG_ERROR_RESETCSR			0x0000000000000000ull
#define FXR_FPC_ERR_FMCONFIG_ERROR_CNT_SHIFT			0
#define FXR_FPC_ERR_FMCONFIG_ERROR_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_FMCONFIG_ERROR_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #33 of fxr_top - FPC_ERR_PORTRCV_CONSTRAINT_ERROR
* This register holds the number of packets that failed Pkey or SLID 
* check.
*/
#define FXR_FPC_ERR_PORTRCV_CONSTRAINT_ERROR			(FXR_LM_FPC_CSRS + 0x000000000410)
#define FXR_FPC_ERR_PORTRCV_CONSTRAINT_ERROR_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_PORTRCV_CONSTRAINT_ERROR_CNT_SHIFT		0
#define FXR_FPC_ERR_PORTRCV_CONSTRAINT_ERROR_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_PORTRCV_CONSTRAINT_ERROR_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #34 of fxr_top - FPC_ERR_PORTRCV_PHY_REMOTE_ERROR
* This register holds the number of packets that contain BadTail,BadBody,BadHead.
*/
#define FXR_FPC_ERR_PORTRCV_PHY_REMOTE_ERROR			(FXR_LM_FPC_CSRS + 0x000000000418)
#define FXR_FPC_ERR_PORTRCV_PHY_REMOTE_ERROR_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_PORTRCV_PHY_REMOTE_ERROR_CNT_SHIFT		0
#define FXR_FPC_ERR_PORTRCV_PHY_REMOTE_ERROR_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_PORTRCV_PHY_REMOTE_ERROR_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #35 of fxr_top - FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR
* Number of packets dropped due to illegal DLID range ,bad egress port number, 
* or SC2SC' mapping.
*/
#define FXR_FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR			(FXR_LM_FPC_CSRS + 0x000000000420)
#define FXR_FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR_CNT_SHIFT	0
#define FXR_FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_PORTRCV_SWITCH_RELAY_ERROR_CNT_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #36 of fxr_top - FPC_ERR_UNCORRECTABLE_ERROR
* This register hold the number of MBE's 
*/
#define FXR_FPC_ERR_UNCORRECTABLE_ERROR				(FXR_LM_FPC_CSRS + 0x000000000428)
#define FXR_FPC_ERR_UNCORRECTABLE_ERROR_RESETCSR		0x0000000000000000ull
#define FXR_FPC_ERR_UNCORRECTABLE_ERROR_CNT_SHIFT		0
#define FXR_FPC_ERR_UNCORRECTABLE_ERROR_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_ERR_UNCORRECTABLE_ERROR_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #37 of fxr_top - FPC_PRF_PORTRCV_MCAST_PKT_CNT
* Number of Multicast packets received.
*/
#define FXR_FPC_PRF_PORTRCV_MCAST_PKT_CNT			(FXR_LM_FPC_CSRS + 0x000000000430)
#define FXR_FPC_PRF_PORTRCV_MCAST_PKT_CNT_RESETCSR		0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_MCAST_PKT_CNT_CNT_SHIFT		0
#define FXR_FPC_PRF_PORTRCV_MCAST_PKT_CNT_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_MCAST_PKT_CNT_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #38 of fxr_top - FPC_PRF_PORTRCV_PKT_CNT
* Number of packets received.
*/
#define FXR_FPC_PRF_PORTRCV_PKT_CNT				(FXR_LM_FPC_CSRS + 0x000000000438)
#define FXR_FPC_PRF_PORTRCV_PKT_CNT_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_PKT_CNT_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_PKT_CNT_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_PKT_CNT_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #39 of fxr_top - FPC_PRF_PORT_VL_RCV_PKT_CNT[VL]
* Number of packets received per VL
*/
#define FXR_FPC_PRF_PORT_VL_RCV_PKT_CNT				(FXR_LM_FPC_CSRS + 0x000000000440)
#define FXR_FPC_PRF_PORT_VL_RCV_PKT_CNT_RESETCSR		0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_PKT_CNT_CNT_SHIFT		0
#define FXR_FPC_PRF_PORT_VL_RCV_PKT_CNT_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_PKT_CNT_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #40 of fxr_top - FPC_PRF_PORTRCV_DATA_CNT
* Number of flits received.
*/
#define FXR_FPC_PRF_PORTRCV_DATA_CNT				(FXR_LM_FPC_CSRS + 0x000000000490)
#define FXR_FPC_PRF_PORTRCV_DATA_CNT_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_DATA_CNT_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_DATA_CNT_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_DATA_CNT_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #41 of fxr_top - FPC_PRF_PORT_VL_RCV_DATA_CNT[VL]
* Number of flits received per VL.
*/
#define FXR_FPC_PRF_PORT_VL_RCV_DATA_CNT			(FXR_LM_FPC_CSRS + 0x000000000498)
#define FXR_FPC_PRF_PORT_VL_RCV_DATA_CNT_RESETCSR		0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_DATA_CNT_CNT_SHIFT		0
#define FXR_FPC_PRF_PORT_VL_RCV_DATA_CNT_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_DATA_CNT_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #42 of fxr_top - FPC_PRF_PORTRCV_FECN
* Number of packets received with FECN set.
*/
#define FXR_FPC_PRF_PORTRCV_FECN				(FXR_LM_FPC_CSRS + 0x0000000004E8)
#define FXR_FPC_PRF_PORTRCV_FECN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_FECN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_FECN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_FECN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #43 of fxr_top - FPC_PRF_PORT_VL_RCV_FECN[VL]
* Number of packets received with FECN set per VL.
*/
#define FXR_FPC_PRF_PORT_VL_RCV_FECN				(FXR_LM_FPC_CSRS + 0x0000000004F0)
#define FXR_FPC_PRF_PORT_VL_RCV_FECN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_FECN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORT_VL_RCV_FECN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_FECN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #44 of fxr_top - FPC_PRF_PORTRCV_BECN
* Number of packets received with BECN set.
*/
#define FXR_FPC_PRF_PORTRCV_BECN				(FXR_LM_FPC_CSRS + 0x000000000540)
#define FXR_FPC_PRF_PORTRCV_BECN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_BECN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_BECN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_BECN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #45 of fxr_top - FPC_PRF_PORT_VL_RCV_BECN[VL]
* Number of packets received with BECN set per VL.
*/
#define FXR_FPC_PRF_PORT_VL_RCV_BECN				(FXR_LM_FPC_CSRS + 0x000000000548)
#define FXR_FPC_PRF_PORT_VL_RCV_BECN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_BECN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORT_VL_RCV_BECN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_BECN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #46 of fxr_top - FPC_PRF_PORTRCV_BUBBLE
* Number of idle flits received in the current active packet.
*/
#define FXR_FPC_PRF_PORTRCV_BUBBLE				(FXR_LM_FPC_CSRS + 0x000000000598)
#define FXR_FPC_PRF_PORTRCV_BUBBLE_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_BUBBLE_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_BUBBLE_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_BUBBLE_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #47 of fxr_top - FPC_PRF_PORT_VL_RCV_BUBBLE[VL]
* Number of idle flits received in the current active packet per 
* VL.
*/
#define FXR_FPC_PRF_PORT_VL_RCV_BUBBLE				(FXR_LM_FPC_CSRS + 0x0000000005A0)
#define FXR_FPC_PRF_PORT_VL_RCV_BUBBLE_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_BUBBLE_CNT_SHIFT		0
#define FXR_FPC_PRF_PORT_VL_RCV_BUBBLE_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_BUBBLE_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #48 of fxr_top - FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV[9:0]
* Number of occurrences when the interleaving level has increased to a 
* particular level.These counters only increment when the interleaving level is 
* transitioned upward and not downward.
*/
#define FXR_FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV			(FXR_LM_FPC_CSRS + 0x0000000005F0)
#define FXR_FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV_RESETCSR		0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV_CNT_SHIFT	0
#define FXR_FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV_CNT_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCV_INTERLEAVE_LEV_CNT_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #49 of fxr_top - FPC_PRF_PORT_VL_RCVMARKERS[VL]
* Number of SC markers received per VL.
*/
#define FXR_FPC_PRF_PORT_VL_RCVMARKERS				(FXR_LM_FPC_CSRS + 0x000000000640)
#define FXR_FPC_PRF_PORT_VL_RCVMARKERS_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORT_VL_RCVMARKERS_CNT_SHIFT		0
#define FXR_FPC_PRF_PORT_VL_RCVMARKERS_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORT_VL_RCVMARKERS_CNT_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #50 of fxr_top - FPC_PRF_PORTRCV_SPC
* Number of SPC control flits received.
*/
#define FXR_FPC_PRF_PORTRCV_SPC					(FXR_LM_FPC_CSRS + 0x000000000690)
#define FXR_FPC_PRF_PORTRCV_SPC_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_SPC_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_SPC_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_SPC_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #51 of fxr_top - FPC_PRF_PORTRCV_CRDT
* The main purpose of this register is to determine the amount of bandwidth 
* credit flits are consuming. A secondary purpose, when in Sideband Crediting, 
* is to just counts the number of sideband acks received. Normal operation is to 
* be in either credit flit mode or credit ack mode. FPC can handle receiving 
* credit acks and credit flits simultaneously. 
*/
#define FXR_FPC_PRF_PORTRCV_CRDT				(FXR_LM_FPC_CSRS + 0x000000000698)
#define FXR_FPC_PRF_PORTRCV_CRDT_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_CRDT_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_CRDT_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_CRDT_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #52 of fxr_top - FPC_PRF_PORTRCV_PKT_DROP
* Number of packets that have been dropped.
*/
#define FXR_FPC_PRF_PORTRCV_PKT_DROP				(FXR_LM_FPC_CSRS + 0x0000000006A0)
#define FXR_FPC_PRF_PORTRCV_PKT_DROP_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_PKT_DROP_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_PKT_DROP_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_PKT_DROP_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #53 of fxr_top - FPC_PRF_PORTRCV_SC_BECN
* Number of packets received with the BECN bit set. There is 1 counter per 
* SC.
*/
#define FXR_FPC_PRF_PORTRCV_SC_BECN				(FXR_LM_FPC_CSRS + 0x0000000006A8)
#define FXR_FPC_PRF_PORTRCV_SC_BECN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_SC_BECN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_SC_BECN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_SC_BECN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #54 of fxr_top - FPC_PRF_PORTRCV_SBE_IN
* Total number of SBE's taken in Write control ( front end of FPC ). If these 
* occur the path between the CRK's and FPC are in question.
*/
#define FXR_FPC_PRF_PORTRCV_SBE_IN				(FXR_LM_FPC_CSRS + 0x0000000007A8)
#define FXR_FPC_PRF_PORTRCV_SBE_IN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_SBE_IN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_SBE_IN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_SBE_IN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #55 of fxr_top - FPC_PRF_PORTRCV_SBE_OUT
* Total number of SBE's taken in Read Out Control ( Backend of FPC ). If these 
* occur the internal data path in FPC is in question.
*/
#define FXR_FPC_PRF_PORTRCV_SBE_OUT				(FXR_LM_FPC_CSRS + 0x0000000007B0)
#define FXR_FPC_PRF_PORTRCV_SBE_OUT_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_SBE_OUT_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_SBE_OUT_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_SBE_OUT_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #56 of fxr_top - FPC_PRF_PORTRCV_MBE_IN
* This registers tracks the number of MBE's on the inbound side of 
* FPC.
*/
#define FXR_FPC_PRF_PORTRCV_MBE_IN				(FXR_LM_FPC_CSRS + 0x0000000007B8)
#define FXR_FPC_PRF_PORTRCV_MBE_IN_RESETCSR			0x0000000000000000ull
#define FXR_FPC_PRF_PORTRCV_MBE_IN_CNT_SHIFT			0
#define FXR_FPC_PRF_PORTRCV_MBE_IN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_FPC_PRF_PORTRCV_MBE_IN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull

#endif 		/* DEF_FXR_LINKMUX_FPC_SW_DEF */
