{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,CYCLE_ACTIVITY.STALLS_L2_MISS,CYCLE_ACTIVITY.STALLS_L1D_MISS,CYCLE_ACTIVITY.CYCLES_L1D_MISS,BACLEARS.ANY,BR_INST_RETIRED.NEAR_CALL,BR_INST_RETIRED.ALL_BRANCHES,ASSISTS.ANY,ARITH.DIVIDER_ACTIVE}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,DTLB_LOAD_MISSES.STLB_HIT:c1,DSB2MITE_SWITCHES.PENALTY_CYCLES,DECODE.LCP,CYCLE_ACTIVITY.STALLS_L3_MISS,CYCLE_ACTIVITY.STALLS_MEM_ANY,CYCLE_ACTIVITY.CYCLES_MEM_ANY,BR_MISP_RETIRED.ALL_BRANCHES,BR_INST_RETIRED.NEAR_TAKEN}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,ICACHE_DATA.STALLS,DTLB_STORE_MISSES.WALK_ACTIVE,DTLB_STORE_MISSES.STLB_HIT:c1,DTLB_LOAD_MISSES.WALK_ACTIVE,EXE_ACTIVITY.BOUND_ON_STORES,EXE_ACTIVITY.2_PORTS_UTIL,EXE_ACTIVITY.1_PORTS_UTIL,CYCLE_ACTIVITY.STALLS_TOTAL}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,IDQ.MITE_CYCLES_ANY,IDQ.DSB_CYCLES_OK,IDQ.DSB_CYCLES_ANY,ICACHE_TAG.STALLS,INT_MISC.CLEARS_COUNT,INST_RETIRED.NOP,IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE,EXE_ACTIVITY.EXE_BOUND_0_PORTS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,IDQ.MS_UOPS,IDQ.MS_SWITCHES,IDQ.MITE_UOPS,IDQ.MITE_CYCLES_OK,MACHINE_CLEARS.MEMORY_ORDERING,MACHINE_CLEARS.COUNT,INT_MISC.UOP_DROPPING,INT_MISC.CLEAR_RESTEER_CYCLES}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,L1D_PEND_MISS.L2_STALL,L1D_PEND_MISS.FB_FULL_PERIODS,L1D_PEND_MISS.FB_FULL,IDQ.MS_UOPS:c1,UOPS_ISSUED.ANY,UOPS_EXECUTED.CYCLES_GE_3,RS_EVENTS.EMPTY_CYCLES,RESOURCE_STALLS.SCOREBOARD}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,LD_BLOCKS.NO_SR,L2_RQSTS.RFO_HIT,L2_RQSTS.ALL_RFO,L1D_PEND_MISS.PENDING,UOPS_RETIRED.SLOTS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,LSD.CYCLES_OK,LSD.CYCLES_ACTIVE,LD_BLOCKS_PARTIAL.ADDRESS_ALIAS,LD_BLOCKS.STORE_FORWARD}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_INST_RETIRED.SPLIT_STORES,MEM_INST_RETIRED.LOCK_LOADS,MEM_INST_RETIRED.ALL_STORES,MEM_INST_RETIRED.ALL_LOADS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,MEM_LOAD_RETIRED.FB_HIT,MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD,MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS,MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM,MEM_LOAD_RETIRED.L3_HIT,MEM_LOAD_RETIRED.L2_HIT,MEM_LOAD_RETIRED.L1_MISS}
{slots,instructions,cycles,ref-cycles,topdown-retiring,topdown-bad-spec,topdown-fe-bound,topdown-be-bound,topdown-heavy-ops,topdown-br-mispredict,topdown-fetch-lat,topdown-mem-bound,OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD,OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c4,OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM,OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD}