<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › sl82c105.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sl82c105.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SL82C105/Winbond 553 IDE driver</span>
<span class="cm"> *</span>
<span class="cm"> * Maintainer unknown.</span>
<span class="cm"> *</span>
<span class="cm"> * Drive tuning added from Rebel.com&#39;s kernel sources</span>
<span class="cm"> *  -- Russell King (15/11/98) linux@arm.linux.org.uk</span>
<span class="cm"> * </span>
<span class="cm"> * Merge in Russell&#39;s HW workarounds, fix various problems</span>
<span class="cm"> * with the timing registers setup.</span>
<span class="cm"> *  -- Benjamin Herrenschmidt (01/11/03) benh@kernel.crashing.org</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007,2009 MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> * Copyright (C)      2007 Bartlomiej Zolnierkiewicz</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;sl82c105&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * SL82C105 PCI config register 0x40 bits.</span>
<span class="cm"> */</span>
<span class="cp">#define CTRL_IDE_IRQB   (1 &lt;&lt; 30)</span>
<span class="cp">#define CTRL_IDE_IRQA   (1 &lt;&lt; 28)</span>
<span class="cp">#define CTRL_LEGIRQ     (1 &lt;&lt; 11)</span>
<span class="cp">#define CTRL_P1F16      (1 &lt;&lt; 5)</span>
<span class="cp">#define CTRL_P1EN       (1 &lt;&lt; 4)</span>
<span class="cp">#define CTRL_P0F16      (1 &lt;&lt; 1)</span>
<span class="cp">#define CTRL_P0EN       (1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a PIO mode and cycle time to the required on/off times</span>
<span class="cm"> * for the interface.  This has protection against runaway timings.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_pio_timings</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_timing</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="n">ide_timing_find_mode</span><span class="p">(</span><span class="n">XFER_PIO_0</span> <span class="o">+</span> <span class="n">pio</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_on</span><span class="p">,</span> <span class="n">cmd_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iordy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cmd_on</span>  <span class="o">=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">active</span> <span class="o">+</span> <span class="mi">29</span><span class="p">)</span> <span class="o">/</span> <span class="mi">30</span><span class="p">;</span>
	<span class="n">cmd_off</span> <span class="o">=</span> <span class="p">(</span><span class="n">ide_pio_cycle_time</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">)</span> <span class="o">-</span> <span class="mi">30</span> <span class="o">*</span> <span class="n">cmd_on</span> <span class="o">+</span> <span class="mi">29</span><span class="p">)</span> <span class="o">/</span> <span class="mi">30</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd_on</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">cmd_on</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd_off</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">cmd_off</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ide_pio_need_iordy</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">))</span>
		<span class="n">iordy</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">cmd_on</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="p">(</span><span class="n">cmd_off</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">iordy</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Configure the chipset for PIO mode.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timings</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ide_get_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">reg</span>			<span class="o">=</span> <span class="mh">0x44</span> <span class="o">+</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">drv_ctrl</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="n">drv_ctrl</span> <span class="o">=</span> <span class="n">get_pio_timings</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Store the PIO timings so that we can restore them</span>
<span class="cm">	 * in case DMA will be turned off...</span>
<span class="cm">	 */</span>
	<span class="n">timings</span> <span class="o">&amp;=</span> <span class="mh">0xffff0000</span><span class="p">;</span>
	<span class="n">timings</span> <span class="o">|=</span> <span class="n">drv_ctrl</span><span class="p">;</span>
	<span class="n">ide_set_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">timings</span><span class="p">);</span>

	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>  <span class="n">drv_ctrl</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_ctrl</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: selected %s (%dns) (%04X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
			  <span class="n">ide_xfer_verbose</span><span class="p">(</span><span class="n">pio</span> <span class="o">+</span> <span class="n">XFER_PIO_0</span><span class="p">),</span>
			  <span class="n">ide_pio_cycle_time</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">),</span> <span class="n">drv_ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Configure the chipset for DMA mode.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="n">u16</span> <span class="n">mwdma_timings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0x0707</span><span class="p">,</span> <span class="mh">0x0201</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">};</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timings</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ide_get_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">drv_ctrl</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="n">drv_ctrl</span> <span class="o">=</span> <span class="n">mwdma_timings</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * Store the DMA timings so that we can actually program</span>
<span class="cm">	 * them when DMA will be turned on...</span>
<span class="cm">	 */</span>
	<span class="n">timings</span> <span class="o">&amp;=</span> <span class="mh">0x0000ffff</span><span class="p">;</span>
	<span class="n">timings</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_ctrl</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">ide_set_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">timings</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sl82c105_test_irq</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">CTRL_IDE_IRQB</span> <span class="o">:</span> <span class="n">CTRL_IDE_IRQA</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The SL82C105 holds off all IDE interrupts while in DMA mode until</span>
<span class="cm"> * all DMA activity is completed.  Sometimes this causes problems (eg,</span>
<span class="cm"> * when the drive wants to report an error condition).</span>
<span class="cm"> *</span>
<span class="cm"> * 0x7e is a &quot;chip testing&quot; register.  Bit 2 resets the DMA controller</span>
<span class="cm"> * state machine.  We need to kick this to work around various bugs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sl82c105_reset_host</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x7e</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x7e</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x7e</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * If we get an IRQ timeout, it might be that the DMA state machine</span>
<span class="cm"> * got confused.  Fix from Todd Inglett.  Details from Winbond.</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called when the IDE timer expires, the drive</span>
<span class="cm"> * indicates that it is READY, and we were waiting for DMA to complete.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_dma_lost_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">CTRL_IDE_IRQB</span> <span class="o">:</span> <span class="n">CTRL_IDE_IRQA</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dma_cmd</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;sl82c105: lost IRQ, resetting host</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check the raw interrupt from the drive.</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;sl82c105: drive was requesting IRQ, &quot;</span>
		       <span class="s">&quot;but host lost it</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Was DMA enabled?  If so, disable it - we&#39;re resetting the</span>
<span class="cm">	 * host.  The IDE layer will be handling the drive for us.</span>
<span class="cm">	 */</span>
	<span class="n">dma_cmd</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_cmd</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">dma_cmd</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;sl82c105: DMA was enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">sl82c105_reset_host</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ATAPI devices can cause the SL82C105 DMA state machine to go gaga.</span>
<span class="cm"> * Winbond recommend that the DMA state machine is reset prior to</span>
<span class="cm"> * setting the bus master DMA enable bit.</span>
<span class="cm"> *</span>
<span class="cm"> * The generic IDE core will have disabled the BMEN bit before this</span>
<span class="cm"> * function is called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_dma_start</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">reg</span> 		<span class="o">=</span> <span class="mh">0x44</span> <span class="o">+</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ide_get_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">sl82c105_reset_host</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ide_dma_start</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_dma_clear</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">sl82c105_reset_host</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sl82c105_dma_end</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">reg</span> 		<span class="o">=</span> <span class="mh">0x44</span> <span class="o">+</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span>			<span class="o">=</span> <span class="n">ide_dma_end</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>

	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ide_get_drivedata</span><span class="p">(</span><span class="n">drive</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ATA reset will clear the 16 bits mode in the control</span>
<span class="cm"> * register, we need to reprogram it</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sl82c105_resetproc</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CTRL_P1F16</span> <span class="o">|</span> <span class="n">CTRL_P0F16</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return the revision of the Winbond bridge</span>
<span class="cm"> * which this function is part of.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">sl82c105_bridge_revision</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The bridge should be part of the same device, but function 0.</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_bus_and_slot</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span>
			       <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">),</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure it is a Winbond 553 and is an ISA bridge.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">!=</span> <span class="n">PCI_VENDOR_ID_WINBOND</span> <span class="o">||</span>
	    <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_WINBOND_83C553</span> <span class="o">||</span>
	    <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span> <span class="o">!=</span> <span class="n">PCI_CLASS_BRIDGE_ISA</span><span class="p">)</span> <span class="p">{</span>
	    	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * We need to find function 0&#39;s revision, not function 1</span>
<span class="cm">	 */</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable the PCI device</span>
<span class="cm"> * </span>
<span class="cm"> * --BenH: It&#39;s arch fixup code that should enable channels that</span>
<span class="cm"> * have not been enabled by firmware. I decided we can still enable</span>
<span class="cm"> * channel 0 here at least, but channel 1 has to be enabled by</span>
<span class="cm"> * firmware or arch code. We still set both to 16 bits mode.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_sl82c105</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">CTRL_P0EN</span> <span class="o">|</span> <span class="n">CTRL_P0F16</span> <span class="o">|</span> <span class="n">CTRL_P1F16</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">sl82c105_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">sl82c105_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">sl82c105_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resetproc</span>		<span class="o">=</span> <span class="n">sl82c105_resetproc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">test_irq</span>		<span class="o">=</span> <span class="n">sl82c105_test_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_dma_ops</span> <span class="n">sl82c105_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_host_set</span>		<span class="o">=</span> <span class="n">ide_dma_host_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_setup</span>		<span class="o">=</span> <span class="n">ide_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_start</span>		<span class="o">=</span> <span class="n">sl82c105_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_end</span>		<span class="o">=</span> <span class="n">sl82c105_dma_end</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_test_irq</span>		<span class="o">=</span> <span class="n">ide_dma_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_lost_irq</span>		<span class="o">=</span> <span class="n">sl82c105_dma_lost_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_timer_expiry</span>	<span class="o">=</span> <span class="n">ide_dma_sff_timer_expiry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_clear</span>		<span class="o">=</span> <span class="n">sl82c105_dma_clear</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_sff_read_status</span>	<span class="o">=</span> <span class="n">ide_dma_sff_read_status</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">sl82c105_chipset</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_sl82c105</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enablebits</span>	<span class="o">=</span> <span class="p">{{</span><span class="mh">0x40</span><span class="p">,</span><span class="mh">0x01</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span> <span class="p">{</span><span class="mh">0x40</span><span class="p">,</span><span class="mh">0x10</span><span class="p">,</span><span class="mh">0x10</span><span class="p">}},</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sl82c105_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sl82c105_dma_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_IO_32BIT</span> <span class="o">|</span>
			  <span class="n">IDE_HFLAG_UNMASK_IRQS</span> <span class="o">|</span>
			  <span class="n">IDE_HFLAG_SERIALIZE_DMA</span> <span class="o">|</span>
			  <span class="n">IDE_HFLAG_NO_AUTODMA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sl82c105_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">d</span> <span class="o">=</span> <span class="n">sl82c105_chipset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">sl82c105_bridge_revision</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Never ever EVER under any circumstances enable</span>
<span class="cm">		 * DMA when the bridge is this old.</span>
<span class="cm">		 */</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot;: Winbond W83C553 bridge &quot;</span>
				 <span class="s">&quot;revision %d, BM-DMA disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rev</span><span class="p">);</span>
		<span class="n">d</span><span class="p">.</span><span class="n">dma_ops</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">d</span><span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IDE_HFLAG_SERIALIZE_DMA</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">sl82c105_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">WINBOND</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_WINBOND_82C105</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">sl82c105_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">sl82c105_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;W82C105_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">sl82c105_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sl82c105_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ide_pci_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sl82c105_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sl82c105_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sl82c105_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sl82c105_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">sl82c105_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sl82c105_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for W82C105 IDE&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
