<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.387</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>882866201</Best-caseLatency>
            <Average-caseLatency>882866201</Average-caseLatency>
            <Worst-caseLatency>882866201</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.829 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.829 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.829 sec</Worst-caseRealTimeLatency>
            <Interval-min>882866202</Interval-min>
            <Interval-max>882866202</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_36_1>
                <Slack>8.00</Slack>
                <TripCount>50</TripCount>
                <Latency>882866200</Latency>
                <AbsoluteTimeLatency>8828662000</AbsoluteTimeLatency>
                <IterationLatency>17657324</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_38_2>
                    <Slack>8.00</Slack>
                    <TripCount>1797</TripCount>
                    <Latency>17657322</Latency>
                    <AbsoluteTimeLatency>176573220</AbsoluteTimeLatency>
                    <IterationLatency>9826</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_38_2>
            </VITIS_LOOP_36_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../accelerator.cpp:13</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_36_1>
                    <Name>VITIS_LOOP_36_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:36</SourceLocation>
                    <VITIS_LOOP_38_2>
                        <Name>VITIS_LOOP_38_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../accelerator.cpp:38</SourceLocation>
                    </VITIS_LOOP_38_2>
                </VITIS_LOOP_36_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>290</BRAM_18K>
            <DSP>2756</DSP>
            <FF>388789</FF>
            <LUT>402933</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_true_address0</name>
            <Object>y_true</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_true_ce0</name>
            <Object>y_true</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_true_q0</name>
            <Object>y_true</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>640</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l0_address0</name>
            <Object>weights_l0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l0_ce0</name>
            <Object>weights_l0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l0_we0</name>
            <Object>weights_l0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l0_d0</name>
            <Object>weights_l0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l0_q0</name>
            <Object>weights_l0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l1_address0</name>
            <Object>weights_l1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l1_ce0</name>
            <Object>weights_l1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l1_we0</name>
            <Object>weights_l1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l1_d0</name>
            <Object>weights_l1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l1_q0</name>
            <Object>weights_l1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l2_i</name>
            <Object>weights_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l2_o</name>
            <Object>weights_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l2_o_ap_vld</name>
            <Object>weights_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l3_address0</name>
            <Object>weights_l3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l3_ce0</name>
            <Object>weights_l3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l3_we0</name>
            <Object>weights_l3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l3_d0</name>
            <Object>weights_l3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_l3_q0</name>
            <Object>weights_l3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l0_i</name>
            <Object>biases_l0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l0_o</name>
            <Object>biases_l0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l0_o_ap_vld</name>
            <Object>biases_l0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l1_i</name>
            <Object>biases_l1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l1_o</name>
            <Object>biases_l1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l1_o_ap_vld</name>
            <Object>biases_l1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l2_i</name>
            <Object>biases_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l2_o</name>
            <Object>biases_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l2_o_ap_vld</name>
            <Object>biases_l2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l3_i</name>
            <Object>biases_l3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>640</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l3_o</name>
            <Object>biases_l3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>640</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_l3_o_ap_vld</name>
            <Object>biases_l3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_forwardPropagation_64_64_s_fu_1720</InstName>
                    <ModuleName>forwardPropagation_64_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1720</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_64ul_64ul_1ul_s_fu_1732</InstName>
                            <ModuleName>matmul_64ul_64ul_1ul_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1732</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247</InstName>
                                    <ModuleName>matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1247</ID>
                                    <BindInstances>icmp_ln81_fu_1355_p2 i_6_fu_1361_p2 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_6_max_dsp_1_U66 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_6_max_dsp_1_U67 dadd_64ns_64ns_64_5_full_dsp_1_U3 dmul_64ns_64ns_64_6_max_dsp_1_U68 dadd_64ns_64ns_64_5_full_dsp_1_U4 dmul_64ns_64ns_64_6_max_dsp_1_U69 dadd_64ns_64ns_64_5_full_dsp_1_U5 dmul_64ns_64ns_64_6_max_dsp_1_U70 dadd_64ns_64ns_64_5_full_dsp_1_U6 dmul_64ns_64ns_64_6_max_dsp_1_U71 dadd_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U72 dadd_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_6_max_dsp_1_U73 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U74 dadd_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U75 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_6_max_dsp_1_U76 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_6_max_dsp_1_U77 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_6_max_dsp_1_U78 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_6_max_dsp_1_U79 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_6_max_dsp_1_U80 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_6_max_dsp_1_U81 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_6_max_dsp_1_U82 dadd_64ns_64ns_64_5_full_dsp_1_U18 dmul_64ns_64ns_64_6_max_dsp_1_U83 dadd_64ns_64ns_64_5_full_dsp_1_U19 dmul_64ns_64ns_64_6_max_dsp_1_U84 dadd_64ns_64ns_64_5_full_dsp_1_U20 dmul_64ns_64ns_64_6_max_dsp_1_U85 dadd_64ns_64ns_64_5_full_dsp_1_U21 dmul_64ns_64ns_64_6_max_dsp_1_U86 dadd_64ns_64ns_64_5_full_dsp_1_U22 dmul_64ns_64ns_64_6_max_dsp_1_U87 dadd_64ns_64ns_64_5_full_dsp_1_U23 dmul_64ns_64ns_64_6_max_dsp_1_U88 dadd_64ns_64ns_64_5_full_dsp_1_U24 dmul_64ns_64ns_64_6_max_dsp_1_U89 dadd_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_6_max_dsp_1_U90 dadd_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_6_max_dsp_1_U91 dadd_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_6_max_dsp_1_U92 dadd_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_6_max_dsp_1_U93 dadd_64ns_64ns_64_5_full_dsp_1_U29 dmul_64ns_64ns_64_6_max_dsp_1_U94 dadd_64ns_64ns_64_5_full_dsp_1_U30 dmul_64ns_64ns_64_6_max_dsp_1_U95 dadd_64ns_64ns_64_5_full_dsp_1_U31 dmul_64ns_64ns_64_6_max_dsp_1_U96 dadd_64ns_64ns_64_5_full_dsp_1_U32 dmul_64ns_64ns_64_6_max_dsp_1_U97 dadd_64ns_64ns_64_5_full_dsp_1_U33 dmul_64ns_64ns_64_6_max_dsp_1_U98 dadd_64ns_64ns_64_5_full_dsp_1_U34 dmul_64ns_64ns_64_6_max_dsp_1_U99 dadd_64ns_64ns_64_5_full_dsp_1_U35 dmul_64ns_64ns_64_6_max_dsp_1_U100 dadd_64ns_64ns_64_5_full_dsp_1_U36 dmul_64ns_64ns_64_6_max_dsp_1_U101 dadd_64ns_64ns_64_5_full_dsp_1_U37 dmul_64ns_64ns_64_6_max_dsp_1_U102 dadd_64ns_64ns_64_5_full_dsp_1_U38 dmul_64ns_64ns_64_6_max_dsp_1_U103 dadd_64ns_64ns_64_5_full_dsp_1_U39 dmul_64ns_64ns_64_6_max_dsp_1_U104 dadd_64ns_64ns_64_5_full_dsp_1_U40 dmul_64ns_64ns_64_6_max_dsp_1_U105 dadd_64ns_64ns_64_5_full_dsp_1_U41 dmul_64ns_64ns_64_6_max_dsp_1_U106 dadd_64ns_64ns_64_5_full_dsp_1_U42 dmul_64ns_64ns_64_6_max_dsp_1_U107 dadd_64ns_64ns_64_5_full_dsp_1_U43 dmul_64ns_64ns_64_6_max_dsp_1_U108 dadd_64ns_64ns_64_5_full_dsp_1_U44 dmul_64ns_64ns_64_6_max_dsp_1_U109 dadd_64ns_64ns_64_5_full_dsp_1_U45 dmul_64ns_64ns_64_6_max_dsp_1_U110 dadd_64ns_64ns_64_5_full_dsp_1_U46 dmul_64ns_64ns_64_6_max_dsp_1_U111 dadd_64ns_64ns_64_5_full_dsp_1_U47 dmul_64ns_64ns_64_6_max_dsp_1_U112 dadd_64ns_64ns_64_5_full_dsp_1_U48 dmul_64ns_64ns_64_6_max_dsp_1_U113 dadd_64ns_64ns_64_5_full_dsp_1_U49 dmul_64ns_64ns_64_6_max_dsp_1_U114 dadd_64ns_64ns_64_5_full_dsp_1_U50 dmul_64ns_64ns_64_6_max_dsp_1_U115 dadd_64ns_64ns_64_5_full_dsp_1_U51 dmul_64ns_64ns_64_6_max_dsp_1_U116 dadd_64ns_64ns_64_5_full_dsp_1_U52 dmul_64ns_64ns_64_6_max_dsp_1_U117 dadd_64ns_64ns_64_5_full_dsp_1_U53 dmul_64ns_64ns_64_6_max_dsp_1_U118 dadd_64ns_64ns_64_5_full_dsp_1_U54 dmul_64ns_64ns_64_6_max_dsp_1_U119 dadd_64ns_64ns_64_5_full_dsp_1_U55 dmul_64ns_64ns_64_6_max_dsp_1_U120 dadd_64ns_64ns_64_5_full_dsp_1_U56 dmul_64ns_64ns_64_6_max_dsp_1_U121 dadd_64ns_64ns_64_5_full_dsp_1_U57 dmul_64ns_64ns_64_6_max_dsp_1_U122 dadd_64ns_64ns_64_5_full_dsp_1_U58 dmul_64ns_64ns_64_6_max_dsp_1_U123 dadd_64ns_64ns_64_5_full_dsp_1_U59 dmul_64ns_64ns_64_6_max_dsp_1_U124 dadd_64ns_64ns_64_5_full_dsp_1_U60 dmul_64ns_64ns_64_6_max_dsp_1_U125 dadd_64ns_64ns_64_5_full_dsp_1_U61 dmul_64ns_64ns_64_6_max_dsp_1_U126 dadd_64ns_64ns_64_5_full_dsp_1_U62 dmul_64ns_64ns_64_6_max_dsp_1_U127 dadd_64ns_64ns_64_5_full_dsp_1_U63 dmul_64ns_64ns_64_6_max_dsp_1_U128 dadd_64ns_64ns_64_5_full_dsp_1_U64</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_fu_1868</InstName>
                            <ModuleName>forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1868</ID>
                            <BindInstances>icmp_ln161_fu_86_p2 i_18_fu_92_p2 lshr_ln163_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_relu_64_s_fu_1876</InstName>
                            <ModuleName>relu_64_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1876</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723</InstName>
                                    <ModuleName>relu_64_Pipeline_VITIS_LOOP_13_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>723</ID>
                                    <BindInstances>icmp_ln13_fu_86_p2 i_4_fu_92_p2 icmp_ln14_fu_125_p2 icmp_ln14_1_fu_131_p2 or_ln14_fu_137_p2 and_ln14_fu_143_p2 select_ln14_fu_149_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mid_0_U net_0_U ref_tmp_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_40_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1792</ID>
                    <BindInstances>icmp_ln40_fu_699_p2 i_38_fu_705_p2 sparsemux_129_6_64_1_1_U3847</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forwardPropagation_64_8_s_fu_1861</InstName>
                    <ModuleName>forwardPropagation_64_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1861</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_fu_803</InstName>
                            <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>803</ID>
                            <BindInstances>icmp_ln81_fu_1357_p2 i_15_fu_1363_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_fu_938</InstName>
                            <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>938</ID>
                            <BindInstances>icmp_ln161_fu_88_p2 i_16_fu_94_p2 lshr_ln163_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_fu_946</InstName>
                            <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>946</ID>
                            <BindInstances>icmp_ln13_fu_86_p2 i_17_fu_92_p2 icmp_ln14_fu_125_p2 icmp_ln14_3_fu_131_p2 or_ln14_fu_137_p2 and_ln14_fu_143_p2 select_ln14_fu_149_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>C_0_U net_0_U output_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_40_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1933</ID>
                    <BindInstances>icmp_ln40_fu_699_p2 i_39_fu_705_p2 sparsemux_129_6_64_1_1_U3531</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forwardPropagation_8_8_s_fu_2002</InstName>
                    <ModuleName>forwardPropagation_8_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2002</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353</InstName>
                            <ModuleName>forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>353</ID>
                            <BindInstances>icmp_ln81_fu_216_p2 i_8_fu_222_p2 lshr_ln84_fu_249_p2 lshr_ln84_1_fu_279_p2 lshr_ln84_2_fu_303_p2 lshr_ln84_3_fu_327_p2 lshr_ln84_4_fu_351_p2 lshr_ln84_5_fu_375_p2 lshr_ln84_6_fu_399_p2 lshr_ln84_7_fu_419_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376</InstName>
                            <ModuleName>forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>376</ID>
                            <BindInstances>icmp_ln161_fu_88_p2 i_9_fu_94_p2 lshr_ln163_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384</InstName>
                            <ModuleName>forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>384</ID>
                            <BindInstances>icmp_ln13_fu_86_p2 i_10_fu_92_p2 icmp_ln14_fu_125_p2 icmp_ln14_2_fu_131_p2 or_ln14_fu_137_p2 and_ln14_fu_143_p2 select_ln14_fu_149_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>C_0_U net_0_U output_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_40_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2018</ID>
                    <BindInstances>icmp_ln40_fu_139_p2 i_40_fu_145_p2 sparsemux_17_3_64_1_1_U3482</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forwardPropagation_8_10_s_fu_2031</InstName>
                    <ModuleName>forwardPropagation_8_10_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2031</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633</InstName>
                            <ModuleName>forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>633</ID>
                            <BindInstances>icmp_ln81_fu_237_p2 i_12_fu_243_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656</InstName>
                            <ModuleName>forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>656</ID>
                            <BindInstances>icmp_ln161_fu_88_p2 i_13_fu_94_p2 lshr_ln163_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664</InstName>
                            <ModuleName>forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>664</ID>
                            <BindInstances>icmp_ln180_fu_264_p2 add_ln180_fu_270_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_softmax_10_s_fu_680</InstName>
                            <ModuleName>softmax_10_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>680</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_softmax_10_Pipeline_1_fu_141</InstName>
                                    <ModuleName>softmax_10_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>141</ID>
                                    <BindInstances>icmp_ln5658_fu_124_p2 add_ln5658_fu_130_p2 icmp_ln85_fu_205_p2 icmp_ln85_1_fu_211_p2 or_ln85_fu_217_p2 icmp_ln85_2_fu_170_p2 icmp_ln85_3_fu_176_p2 or_ln85_1_fu_223_p2 and_ln85_fu_227_p2 and_ln85_1_fu_233_p2 p_result_fu_239_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148</InstName>
                                    <ModuleName>softmax_10_Pipeline_VITIS_LOOP_89_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>148</ID>
                                    <BindInstances>icmp_ln89_fu_112_p2 i_2_fu_118_p2 dexp_64ns_64ns_64_15_full_dsp_1_U847</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158</InstName>
                                    <ModuleName>softmax_10_Pipeline_VITIS_LOOP_114_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <BindInstances>icmp_ln114_fu_71_p2 i_3_fu_77_p2 ddiv_64ns_64ns_64_22_no_dsp_1_U853</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>softmax_input_U C_0_U net_0_U temp_0_U transposed_0_U softmax_result_0_U icmp_ln177_fu_694_p2 add_ln177_fu_700_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_40_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2048</ID>
                    <BindInstances>icmp_ln40_fu_139_p2 i_41_fu_145_p2 sparsemux_17_3_64_1_1_U3401</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_67_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2061</ID>
                    <BindInstances>icmp_ln67_fu_270_p2 i_37_fu_276_p2 lshr_ln69_fu_299_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_backProp_8_8_10_s_fu_2078</InstName>
                    <ModuleName>backProp_8_8_10_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2078</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_40_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>864</ID>
                            <BindInstances>icmp_ln40_fu_1143_p2 i_23_fu_1149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_81_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>950</ID>
                            <BindInstances>icmp_ln81_fu_216_p2 i_20_fu_222_p2 lshr_ln84_fu_249_p2 lshr_ln84_8_fu_279_p2 lshr_ln84_9_fu_303_p2 lshr_ln84_10_fu_327_p2 lshr_ln84_11_fu_351_p2 lshr_ln84_12_fu_375_p2 lshr_ln84_13_fu_399_p2 lshr_ln84_14_fu_419_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_81_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>973</ID>
                            <BindInstances>icmp_ln81_fu_1089_p2 i_21_fu_1095_p2 sparsemux_17_3_64_1_1_U997 sparsemux_17_3_64_1_1_U987 sparsemux_17_3_64_1_1_U988 sparsemux_17_3_64_1_1_U989 sparsemux_17_3_64_1_1_U990 sparsemux_17_3_64_1_1_U991 sparsemux_17_3_64_1_1_U992 sparsemux_17_3_64_1_1_U993 sparsemux_17_3_64_1_1_U994 sparsemux_17_3_64_1_1_U995 sparsemux_17_3_64_1_1_U996</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_266_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1093</ID>
                            <BindInstances>icmp_ln266_fu_88_p2 i_24_fu_94_p2 lshr_ln268_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_22_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1101</ID>
                            <BindInstances>icmp_ln22_fu_90_p2 i_25_fu_96_p2 icmp_ln23_fu_130_p2 icmp_ln23_1_fu_136_p2 or_ln23_fu_142_p2 and_ln23_fu_146_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107</InstName>
                            <ModuleName>backProp_8_8_10_Pipeline_VITIS_LOOP_284_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1107</ID>
                            <BindInstances>icmp_ln284_fu_426_p2 add_ln284_fu_437_p2 sparsemux_17_3_64_1_1_U1140</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>C_0_U net_0_U d_activation_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_10ul_1ul_8ul_s_fu_2112</InstName>
                    <ModuleName>matmul_10ul_1ul_8ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2112</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932</InstName>
                            <ModuleName>matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>932</ID>
                            <BindInstances>icmp_ln81_fu_364_p2 add_ln81_fu_370_p2 i_fu_382_p2 icmp_ln82_fu_388_p2 select_ln81_fu_394_p3 select_ln81_4_fu_402_p3 sparsemux_21_4_64_1_1_U3413 sparsemux_17_3_64_1_1_U3414 j_fu_419_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_backProp_64_8_8_s_fu_2135</InstName>
                    <ModuleName>backProp_64_8_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_1008</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1008</ID>
                            <BindInstances>icmp_ln40_fu_210_p2 add_ln40_fu_216_p2 i_fu_228_p2 icmp_ln41_fu_234_p2 select_ln40_fu_240_p3 select_ln40_1_fu_248_p3 lshr_ln42_fu_290_p2 j_fu_312_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_fu_1022</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_81_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1022</ID>
                            <BindInstances>icmp_ln81_fu_1357_p2 i_27_fu_1363_p2 dadd_64ns_64ns_64_5_full_dsp_1_U1297 dadd_64ns_64ns_64_5_full_dsp_1_U1298 dmul_64ns_64ns_64_6_max_dsp_1_U1384 dmul_64ns_64ns_64_6_max_dsp_1_U1385</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_fu_1157</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_81_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1157</ID>
                            <BindInstances>icmp_ln81_fu_555_p2 i_28_fu_573_p2 sparsemux_17_3_64_1_1_U1225</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_fu_1201</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_266_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1201</ID>
                            <BindInstances>icmp_ln266_fu_88_p2 i_29_fu_94_p2 lshr_ln268_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_fu_1209</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_22_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1209</ID>
                            <BindInstances>icmp_ln22_fu_90_p2 i_31_fu_96_p2 icmp_ln23_fu_130_p2 icmp_ln23_2_fu_136_p2 or_ln23_fu_142_p2 and_ln23_fu_146_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_fu_1215</InstName>
                            <ModuleName>backProp_64_8_8_Pipeline_VITIS_LOOP_284_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1215</ID>
                            <BindInstances>icmp_ln284_fu_426_p2 add_ln284_fu_437_p2 sparsemux_17_3_64_1_1_U1461</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>w_l_plus1_T_U w_l_plus1_T_64_U w_l_plus1_T_65_U w_l_plus1_T_66_U w_l_plus1_T_67_U w_l_plus1_T_68_U w_l_plus1_T_69_U w_l_plus1_T_70_U C_0_U net_0_U d_activation_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_323_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2223</ID>
                    <BindInstances>icmp_ln323_fu_375_p2 add_ln323_fu_517_p2 lshr_ln327_fu_536_p2 sparsemux_21_4_64_1_1_U3460 shl_ln327_fu_555_p2 shl_ln327_1_fu_600_p2 xor_ln327_fu_605_p2 and_ln327_fu_610_p2 or_ln327_fu_615_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_8ul_1ul_8ul_s_fu_2249</InstName>
                    <ModuleName>matmul_8ul_1ul_8ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2249</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789</InstName>
                            <ModuleName>matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>789</ID>
                            <BindInstances>icmp_ln81_fu_193_p2 add_ln81_fu_199_p2 i_fu_211_p2 icmp_ln82_fu_217_p2 select_ln81_fu_223_p3 select_ln81_1_fu_231_p3 sparsemux_17_3_64_1_1_U3494 add_ln56_fu_311_p2 dmul_64ns_64ns_64_6_max_dsp_1_U3493 dadd_64ns_64ns_64_5_full_dsp_1_U3492 j_fu_248_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_backProp_64_64_8_s_fu_2263</InstName>
                    <ModuleName>backProp_64_64_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2263</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_fu_3331</InstName>
                            <ModuleName>backProp_64_64_8_Pipeline_VITIS_LOOP_40_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3331</ID>
                            <BindInstances>icmp_ln40_fu_6983_p2 i_33_fu_6989_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_64ul_64ul_1ul_s_fu_3849</InstName>
                            <ModuleName>matmul_64ul_64ul_1ul_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3849</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247</InstName>
                                    <ModuleName>matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1247</ID>
                                    <BindInstances>icmp_ln81_fu_1355_p2 i_6_fu_1361_p2 dmul_64ns_64ns_64_6_max_dsp_1_U65 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_6_max_dsp_1_U66 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_6_max_dsp_1_U67 dadd_64ns_64ns_64_5_full_dsp_1_U3 dmul_64ns_64ns_64_6_max_dsp_1_U68 dadd_64ns_64ns_64_5_full_dsp_1_U4 dmul_64ns_64ns_64_6_max_dsp_1_U69 dadd_64ns_64ns_64_5_full_dsp_1_U5 dmul_64ns_64ns_64_6_max_dsp_1_U70 dadd_64ns_64ns_64_5_full_dsp_1_U6 dmul_64ns_64ns_64_6_max_dsp_1_U71 dadd_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U72 dadd_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_6_max_dsp_1_U73 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U74 dadd_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U75 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_6_max_dsp_1_U76 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_6_max_dsp_1_U77 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_6_max_dsp_1_U78 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_6_max_dsp_1_U79 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_6_max_dsp_1_U80 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_6_max_dsp_1_U81 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_6_max_dsp_1_U82 dadd_64ns_64ns_64_5_full_dsp_1_U18 dmul_64ns_64ns_64_6_max_dsp_1_U83 dadd_64ns_64ns_64_5_full_dsp_1_U19 dmul_64ns_64ns_64_6_max_dsp_1_U84 dadd_64ns_64ns_64_5_full_dsp_1_U20 dmul_64ns_64ns_64_6_max_dsp_1_U85 dadd_64ns_64ns_64_5_full_dsp_1_U21 dmul_64ns_64ns_64_6_max_dsp_1_U86 dadd_64ns_64ns_64_5_full_dsp_1_U22 dmul_64ns_64ns_64_6_max_dsp_1_U87 dadd_64ns_64ns_64_5_full_dsp_1_U23 dmul_64ns_64ns_64_6_max_dsp_1_U88 dadd_64ns_64ns_64_5_full_dsp_1_U24 dmul_64ns_64ns_64_6_max_dsp_1_U89 dadd_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_6_max_dsp_1_U90 dadd_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_6_max_dsp_1_U91 dadd_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_6_max_dsp_1_U92 dadd_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_6_max_dsp_1_U93 dadd_64ns_64ns_64_5_full_dsp_1_U29 dmul_64ns_64ns_64_6_max_dsp_1_U94 dadd_64ns_64ns_64_5_full_dsp_1_U30 dmul_64ns_64ns_64_6_max_dsp_1_U95 dadd_64ns_64ns_64_5_full_dsp_1_U31 dmul_64ns_64ns_64_6_max_dsp_1_U96 dadd_64ns_64ns_64_5_full_dsp_1_U32 dmul_64ns_64ns_64_6_max_dsp_1_U97 dadd_64ns_64ns_64_5_full_dsp_1_U33 dmul_64ns_64ns_64_6_max_dsp_1_U98 dadd_64ns_64ns_64_5_full_dsp_1_U34 dmul_64ns_64ns_64_6_max_dsp_1_U99 dadd_64ns_64ns_64_5_full_dsp_1_U35 dmul_64ns_64ns_64_6_max_dsp_1_U100 dadd_64ns_64ns_64_5_full_dsp_1_U36 dmul_64ns_64ns_64_6_max_dsp_1_U101 dadd_64ns_64ns_64_5_full_dsp_1_U37 dmul_64ns_64ns_64_6_max_dsp_1_U102 dadd_64ns_64ns_64_5_full_dsp_1_U38 dmul_64ns_64ns_64_6_max_dsp_1_U103 dadd_64ns_64ns_64_5_full_dsp_1_U39 dmul_64ns_64ns_64_6_max_dsp_1_U104 dadd_64ns_64ns_64_5_full_dsp_1_U40 dmul_64ns_64ns_64_6_max_dsp_1_U105 dadd_64ns_64ns_64_5_full_dsp_1_U41 dmul_64ns_64ns_64_6_max_dsp_1_U106 dadd_64ns_64ns_64_5_full_dsp_1_U42 dmul_64ns_64ns_64_6_max_dsp_1_U107 dadd_64ns_64ns_64_5_full_dsp_1_U43 dmul_64ns_64ns_64_6_max_dsp_1_U108 dadd_64ns_64ns_64_5_full_dsp_1_U44 dmul_64ns_64ns_64_6_max_dsp_1_U109 dadd_64ns_64ns_64_5_full_dsp_1_U45 dmul_64ns_64ns_64_6_max_dsp_1_U110 dadd_64ns_64ns_64_5_full_dsp_1_U46 dmul_64ns_64ns_64_6_max_dsp_1_U111 dadd_64ns_64ns_64_5_full_dsp_1_U47 dmul_64ns_64ns_64_6_max_dsp_1_U112 dadd_64ns_64ns_64_5_full_dsp_1_U48 dmul_64ns_64ns_64_6_max_dsp_1_U113 dadd_64ns_64ns_64_5_full_dsp_1_U49 dmul_64ns_64ns_64_6_max_dsp_1_U114 dadd_64ns_64ns_64_5_full_dsp_1_U50 dmul_64ns_64ns_64_6_max_dsp_1_U115 dadd_64ns_64ns_64_5_full_dsp_1_U51 dmul_64ns_64ns_64_6_max_dsp_1_U116 dadd_64ns_64ns_64_5_full_dsp_1_U52 dmul_64ns_64ns_64_6_max_dsp_1_U117 dadd_64ns_64ns_64_5_full_dsp_1_U53 dmul_64ns_64ns_64_6_max_dsp_1_U118 dadd_64ns_64ns_64_5_full_dsp_1_U54 dmul_64ns_64ns_64_6_max_dsp_1_U119 dadd_64ns_64ns_64_5_full_dsp_1_U55 dmul_64ns_64ns_64_6_max_dsp_1_U120 dadd_64ns_64ns_64_5_full_dsp_1_U56 dmul_64ns_64ns_64_6_max_dsp_1_U121 dadd_64ns_64ns_64_5_full_dsp_1_U57 dmul_64ns_64ns_64_6_max_dsp_1_U122 dadd_64ns_64ns_64_5_full_dsp_1_U58 dmul_64ns_64ns_64_6_max_dsp_1_U123 dadd_64ns_64ns_64_5_full_dsp_1_U59 dmul_64ns_64ns_64_6_max_dsp_1_U124 dadd_64ns_64ns_64_5_full_dsp_1_U60 dmul_64ns_64ns_64_6_max_dsp_1_U125 dadd_64ns_64ns_64_5_full_dsp_1_U61 dmul_64ns_64ns_64_6_max_dsp_1_U126 dadd_64ns_64ns_64_5_full_dsp_1_U62 dmul_64ns_64ns_64_6_max_dsp_1_U127 dadd_64ns_64ns_64_5_full_dsp_1_U63 dmul_64ns_64ns_64_6_max_dsp_1_U128 dadd_64ns_64ns_64_5_full_dsp_1_U64</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_64ul_8ul_1ul_s_fu_3984</InstName>
                            <ModuleName>matmul_64ul_8ul_1ul_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3984</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_4883</InstName>
                                    <ModuleName>matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4883</ID>
                                    <BindInstances>icmp_ln81_fu_4414_p2 i_5_fu_4420_p2 sparsemux_129_6_64_1_1_U2226 sparsemux_129_6_64_1_1_U2227 sparsemux_129_6_64_1_1_U2228 sparsemux_129_6_64_1_1_U2229 sparsemux_129_6_64_1_1_U2230 sparsemux_129_6_64_1_1_U2231 sparsemux_129_6_64_1_1_U2232 sparsemux_129_6_64_1_1_U2233</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_fu_4518</InstName>
                            <ModuleName>backProp_64_64_8_Pipeline_VITIS_LOOP_266_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4518</ID>
                            <BindInstances>icmp_ln266_fu_86_p2 i_34_fu_92_p2 lshr_ln268_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_fu_4526</InstName>
                            <ModuleName>backProp_64_64_8_Pipeline_VITIS_LOOP_22_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4526</ID>
                            <BindInstances>icmp_ln22_fu_89_p2 i_36_fu_95_p2 icmp_ln23_fu_129_p2 icmp_ln23_3_fu_135_p2 or_ln23_fu_141_p2 and_ln23_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_fu_4532</InstName>
                            <ModuleName>backProp_64_64_8_Pipeline_VITIS_LOOP_284_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4532</ID>
                            <BindInstances>icmp_ln284_fu_79_p2 add_ln284_fu_85_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mid_0_U net_0_U d_activation_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2345</ID>
                    <BindInstances>icmp_ln323_fu_259_p2 add_ln323_fu_265_p2 add_ln323_1_fu_277_p2 icmp_ln324_fu_283_p2 select_ln323_fu_289_p3 select_ln323_1_fu_428_p3 select_ln323_2_fu_297_p3 add_ln56_fu_321_p2 lshr_ln325_fu_412_p2 shl_ln325_fu_473_p2 shl_ln325_1_fu_482_p2 xor_ln325_fu_487_p2 and_ln325_fu_493_p2 or_ln325_fu_498_p2 add_ln324_fu_336_p2 lshr_ln327_fu_450_p2 sparsemux_17_3_64_1_1_U3517 shl_ln327_fu_504_p2 shl_ln327_1_fu_522_p2 xor_ln327_fu_527_p2 and_ln327_fu_532_p2 or_ln327_fu_537_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_8ul_1ul_64ul_s_fu_2362</InstName>
                    <ModuleName>matmul_8ul_1ul_64ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2362</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_5528</InstName>
                            <ModuleName>matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5528</ID>
                            <BindInstances>icmp_ln81_fu_1586_p2 add_ln81_fu_1592_p2 i_fu_1604_p2 icmp_ln82_fu_1610_p2 select_ln81_fu_1616_p3 select_ln81_2_fu_1624_p3 sparsemux_17_3_64_1_1_U3599 sparsemux_129_6_64_1_1_U3600 j_fu_1645_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_323_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2439</ID>
                    <BindInstances>icmp_ln323_fu_1509_p2 add_ln323_fu_1515_p2 lshr_ln327_fu_2295_p2 sparsemux_17_3_64_1_1_U3771 shl_ln327_fu_1647_p2 shl_ln327_3_fu_2535_p2 xor_ln327_fu_2540_p2 and_ln327_fu_2545_p2 or_ln327_fu_2550_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_64ul_1ul_64ul_s_fu_2519</InstName>
                    <ModuleName>matmul_64ul_1ul_64ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2519</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_37832</InstName>
                            <ModuleName>matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>37832</ID>
                            <BindInstances>icmp_ln81_fu_1450_p2 add_ln81_fu_1456_p2 i_fu_1468_p2 icmp_ln82_fu_1474_p2 select_ln81_fu_1480_p3 select_ln81_3_fu_1488_p3 sparsemux_129_6_64_1_1_U3915 j_fu_1510_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_323_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2589</ID>
                    <BindInstances>icmp_ln323_fu_1438_p2 add_ln323_fu_1444_p2 lshr_ln327_fu_2397_p2 shl_ln327_fu_2447_p2 shl_ln327_2_fu_2784_p2 xor_ln327_fu_2789_p2 and_ln327_fu_2794_p2 or_ln327_fu_2799_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 update_temp_mat_1_U dmul_64ns_64ns_64_6_max_dsp_1_U4167 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 update_temp_mat_4_U dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 dmul_64ns_64ns_64_6_max_dsp_1_U4168 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 update_temp_mat_9_U dmul_64ns_64ns_64_6_max_dsp_1_U4169 dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 update_temp_mat_12_U dmul_64ns_64ns_64_6_max_dsp_1_U4167 dmul_64ns_64ns_64_6_max_dsp_1_U4170 dadddsub_64ns_64ns_64_5_full_dsp_1_U4147 update_temp_mat_16_U dmul_64ns_64ns_64_6_max_dsp_1_U4172 dmul_64ns_64ns_64_6_max_dsp_1_U4171 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dmul_64ns_64ns_64_6_max_dsp_1_U4168 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 update_temp_mat_23_U update_temp_mat_24_U update_temp_mat_25_U update_temp_mat_26_U dmul_64ns_64ns_64_6_max_dsp_1_U4169 dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 update_temp_mat_30_U update_temp_mat_31_U update_temp_mat_32_U update_temp_mat_33_U dmul_64ns_64ns_64_6_max_dsp_1_U4170 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 update_temp_mat_37_U update_temp_mat_38_U update_temp_mat_39_U update_temp_mat_40_U dmul_64ns_64ns_64_6_max_dsp_1_U4171 dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 update_temp_mat_46_U update_temp_mat_47_U update_temp_mat_48_U dmul_64ns_64ns_64_6_max_dsp_1_U4166 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 update_temp_mat_55_U dmul_64ns_64ns_64_6_max_dsp_1_U4165 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 update_temp_mat_63_U input_T_0_1_U dmul_64ns_64ns_64_6_max_dsp_1_U4167 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 update_temp_mat_70_U dmul_64ns_64ns_64_6_max_dsp_1_U4168 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 update_temp_mat_75_U dmul_64ns_64ns_64_6_max_dsp_1_U4166 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 dmul_64ns_64ns_64_6_max_dsp_1_U4169 dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 dmul_64ns_64ns_64_6_max_dsp_1_U4167 dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 update_temp_mat_82_U update_temp_mat_83_U update_temp_mat_84_U dmul_64ns_64ns_64_6_max_dsp_1_U4170 dadddsub_64ns_64ns_64_5_full_dsp_1_U4147 dmul_64ns_64ns_64_6_max_dsp_1_U4168 dadddsub_64ns_64ns_64_5_full_dsp_1_U4145 update_temp_mat_89_U update_temp_mat_90_U update_temp_mat_91_U dmul_64ns_64ns_64_6_max_dsp_1_U4171 dadddsub_64ns_64ns_64_5_full_dsp_1_U4148 dmul_64ns_64ns_64_6_max_dsp_1_U4169 dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 update_temp_mat_96_U update_temp_mat_97_U update_temp_mat_98_U dmul_64ns_64ns_64_6_max_dsp_1_U4172 dadddsub_64ns_64ns_64_5_full_dsp_1_U4149 dmul_64ns_64ns_64_6_max_dsp_1_U4170 dadd_64ns_64ns_64_5_full_dsp_1_U4230 update_temp_mat_103_U update_temp_mat_104_U dmul_64ns_64ns_64_6_max_dsp_1_U4167 dadd_64ns_64ns_64_5_full_dsp_1_U4231 dadddsub_64ns_64ns_64_5_full_dsp_1_U4150 dmul_64ns_64ns_64_6_max_dsp_1_U4171 dmul_64ns_64ns_64_6_max_dsp_1_U4168 dadd_64ns_64ns_64_5_full_dsp_1_U4232 update_temp_mat_111_U update_temp_mat_112_U dmul_64ns_64ns_64_6_max_dsp_1_U4174 dadd_64ns_64ns_64_5_full_dsp_1_U4233 dmul_64ns_64ns_64_6_max_dsp_1_U4172 dadddsub_64ns_64ns_64_5_full_dsp_1_U4149 dmul_64ns_64ns_64_6_max_dsp_1_U4170 dadd_64ns_64ns_64_5_full_dsp_1_U4234 update_temp_mat_119_U dmul_64ns_64ns_64_6_max_dsp_1_U4164 dmul_64ns_64ns_64_6_max_dsp_1_U4171 dadd_64ns_64ns_64_5_full_dsp_1_U4235 dadddsub_64ns_64ns_64_5_full_dsp_1_U4150 update_temp_mat_124_U dmul_64ns_64ns_64_6_max_dsp_1_U4173 dadd_64ns_64ns_64_5_full_dsp_1_U4236 dmul_64ns_64ns_64_6_max_dsp_1_U4165 dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 dmul_64ns_64ns_64_6_max_dsp_1_U4174 dadd_64ns_64ns_64_5_full_dsp_1_U4237 update_temp_mat_129_U update_temp_mat_130_U dmul_64ns_64ns_64_6_max_dsp_1_U4174 dadd_64ns_64ns_64_5_full_dsp_1_U4238 dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 dmul_64ns_64ns_64_6_max_dsp_1_U4164 dmul_64ns_64ns_64_6_max_dsp_1_U4175 dadd_64ns_64ns_64_5_full_dsp_1_U4239 dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 d_l0_0_U dmul_64ns_64ns_64_6_max_dsp_1_U4215 epoch_fu_4348_p2 dadd_64ns_64ns_64_5_full_dsp_1_U4153 add_ln38_fu_4360_p2 dadd_64ns_64ns_64_5_full_dsp_1_U4155</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>392</Best-caseLatency>
                    <Average-caseLatency>392</Average-caseLatency>
                    <Worst-caseLatency>392</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>390</Latency>
                        <AbsoluteTimeLatency>3.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>328</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>896</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>248</UTIL_DSP>
                    <FF>61788</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>43</UTIL_FF>
                    <LUT>65411</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>92</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1355_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_1361_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U65" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U66" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U67" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U3" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U68" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U69" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U70" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U6" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U71" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U72" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U73" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U74" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U75" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U76" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U77" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U78" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U79" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U80" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U81" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U82" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U83" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U19" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U84" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U20" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U85" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U21" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U86" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U22" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U87" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U23" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U88" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U24" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U89" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U90" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U91" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U92" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U93" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U29" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U94" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U30" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U95" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U31" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U96" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U32" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U97" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U98" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U34" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U99" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U100" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U101" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U102" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U103" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U104" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U105" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U41" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U106" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U42" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U107" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U43" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U108" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U44" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U109" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U45" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U110" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U46" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U111" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U47" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U112" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U48" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U113" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U49" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U114" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U50" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U115" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U51" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U116" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U52" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U117" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U53" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U118" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U54" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U119" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U55" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U120" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U56" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U121" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U57" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U122" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U58" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U123" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U59" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U124" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U60" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U125" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U61" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U126" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U62" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U127" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U63" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U128" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U64" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_62" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_64ul_64ul_1ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>425</Best-caseLatency>
                    <Average-caseLatency>425</Average-caseLatency>
                    <Worst-caseLatency>425</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>425</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:57</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>896</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>248</UTIL_DSP>
                    <FF>61823</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>43</UTIL_FF>
                    <LUT>65928</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>93</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1</Name>
            <Loops>
                <VITIS_LOOP_161_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_1>
                        <Name>VITIS_LOOP_161_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_161_1>
                            <Name>VITIS_LOOP_161_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                        </VITIS_LOOP_161_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>349</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2270</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_86_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_92_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln163_fu_119_p2" SOURCE="../layer.h:163" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln163" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_64_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.795</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:13</SourceLocation>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_86_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_92_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_fu_125_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_1_fu_131_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_137_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_fu_143_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_149_p3" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.795</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:16</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>125</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>712</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>forwardPropagation_64_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>665</Best-caseLatency>
                    <Average-caseLatency>665</Average-caseLatency>
                    <Worst-caseLatency>665</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>665</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:157</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>896</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>248</UTIL_DSP>
                    <FF>70433</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>49</UTIL_FF>
                    <LUT>70609</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>100</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mid_0_U" SOURCE="../layer.h:157" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="mid_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:159" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ref_tmp_0_U" SOURCE="" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="ref_tmp_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>335</Best-caseLatency>
                    <Average-caseLatency>335</Average-caseLatency>
                    <Worst-caseLatency>335</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>333</Latency>
                        <AbsoluteTimeLatency>3.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12884</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>2110</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1357_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_1363_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1</Name>
            <Loops>
                <VITIS_LOOP_161_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_1>
                        <Name>VITIS_LOOP_161_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_161_1>
                            <Name>VITIS_LOOP_161_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                        </VITIS_LOOP_161_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2265</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_88_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_94_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln163_fu_121_p2" SOURCE="../layer.h:163" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln163" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.233</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:13~../layer.h:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:13~../layer.h:170</SourceLocation>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_86_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_92_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_fu_125_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_3_fu_131_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_137_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_fu_143_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_149_p3" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>374</Best-caseLatency>
                    <Average-caseLatency>374</Average-caseLatency>
                    <Worst-caseLatency>374</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>374</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:77~../layer.h:157</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>14410</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>6291</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:77" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:159" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_0_U" SOURCE="../activation.cpp:12" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1767</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_216_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_222_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_fu_249_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_1_fu_279_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_2_fu_303_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_3_fu_327_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_4_fu_351_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_5_fu_375_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_6_fu_399_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_7_fu_419_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1</Name>
            <Loops>
                <VITIS_LOOP_161_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_1>
                        <Name>VITIS_LOOP_161_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_161_1>
                            <Name>VITIS_LOOP_161_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                        </VITIS_LOOP_161_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2265</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_88_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_94_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln163_fu_121_p2" SOURCE="../layer.h:163" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln163" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.233</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:13~../layer.h:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:13~../layer.h:170</SourceLocation>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_86_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_92_p2" SOURCE="../activation.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_fu_125_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_2_fu_131_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_137_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_fu_143_p2" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_149_p3" SOURCE="../activation.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94</Best-caseLatency>
                    <Average-caseLatency>94</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>94</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:77~../layer.h:157</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3293</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>20699</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:77" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:159" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_0_U" SOURCE="../activation.cpp:12" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81~../layer.h:157</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1573</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_237_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_243_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1</Name>
            <Loops>
                <VITIS_LOOP_161_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_1>
                        <Name>VITIS_LOOP_161_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_161_1>
                            <Name>VITIS_LOOP_161_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:161</SourceLocation>
                        </VITIS_LOOP_161_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2265</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_88_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_94_p2" SOURCE="../layer.h:161" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_161_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln163_fu_117_p2" SOURCE="../layer.h:163" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln163" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4</Name>
            <Loops>
                <VITIS_LOOP_180_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62</Best-caseLatency>
                    <Average-caseLatency>62</Average-caseLatency>
                    <Worst-caseLatency>62</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>61</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_4>
                        <Name>VITIS_LOOP_180_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>60</Latency>
                        <AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:181</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_180_4>
                            <Name>VITIS_LOOP_180_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../layer.h:180</SourceLocation>
                        </VITIS_LOOP_180_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>247</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln180_fu_264_p2" SOURCE="../layer.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_270_p2" SOURCE="../layer.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.932</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>9</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710~../activation.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710~../activation.cpp:83</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>209</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5658_fu_124_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5658" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_fu_130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln85_fu_205_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_211_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_fu_217_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln85_2_fu_170_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_3_fu_176_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_1_fu_223_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln85_fu_227_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln85_1_fu_233_p2" SOURCE="../activation.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="p_result_fu_239_p3" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659" STORAGESUBTYPE="" URAM="0" VARIABLE="p_result" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_89_1</Name>
            <Loops>
                <VITIS_LOOP_89_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64</Best-caseLatency>
                    <Average-caseLatency>64</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_1>
                        <Name>VITIS_LOOP_89_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>62</Latency>
                        <AbsoluteTimeLatency>0.620 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_89_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_89_1>
                            <Name>VITIS_LOOP_89_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../activation.cpp:89</SourceLocation>
                        </VITIS_LOOP_89_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>1565</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2868</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_112_p2" SOURCE="../activation.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_118_p2" SOURCE="../activation.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="14" LOOP="VITIS_LOOP_89_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_15_full_dsp_1_U847" SOURCE="../activation.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_114_3</Name>
            <Loops>
                <VITIS_LOOP_114_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.288</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_114_3>
                        <Name>VITIS_LOOP_114_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_114_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_114_3>
                            <Name>VITIS_LOOP_114_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:114</SourceLocation>
                        </VITIS_LOOP_114_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>249</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_114_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln114_fu_71_p2" SOURCE="../activation.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_77_p2" SOURCE="../activation.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_114_3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U853" SOURCE="../activation.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>128</Best-caseLatency>
                    <Average-caseLatency>128</Average-caseLatency>
                    <Worst-caseLatency>128</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>128</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:129</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2099</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3528</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>forwardPropagation_8_10_s</Name>
            <Loops>
                <VITIS_LOOP_177_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2103</Best-caseLatency>
                    <Average-caseLatency>2103</Average-caseLatency>
                    <Worst-caseLatency>2103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_3>
                        <Name>VITIS_LOOP_177_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>2010</Latency>
                        <AbsoluteTimeLatency>20.100 us</AbsoluteTimeLatency>
                        <IterationLatency>201</IterationLatency>
                        <PipelineDepth>201</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664</Instance>
                            <Instance>grp_softmax_10_s_fu_680</Instance>
                        </InstanceList>
                    </VITIS_LOOP_177_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:177</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_177_3>
                            <Name>VITIS_LOOP_177_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:177</SourceLocation>
                        </VITIS_LOOP_177_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>5296</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7502</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="softmax_input_U" SOURCE="" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="softmax_input" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:77" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:159" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_0_U" SOURCE="../layer.h:175" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="temp_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="transposed_0_U" SOURCE="" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="transposed_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="softmax_result_0_U" SOURCE="../layer.h:185" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="softmax_result_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_177_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_694_p2" SOURCE="../layer.h:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_700_p2" SOURCE="../layer.h:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_67_3</Name>
            <Loops>
                <VITIS_LOOP_67_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_3>
                        <Name>VITIS_LOOP_67_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../accelerator.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_3>
                            <Name>VITIS_LOOP_67_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>852</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2389</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_270_p2" SOURCE="../accelerator.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_3" OPTYPE="add" PRAGMA="" RTLNAME="i_37_fu_276_p2" SOURCE="../accelerator.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="i_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_67_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln69_fu_299_p2" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln69" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:40~../layer.h:260</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:260</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5131</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1143_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_1149_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_23" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.221</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>407</Best-caseLatency>
                    <Average-caseLatency>407</Average-caseLatency>
                    <Worst-caseLatency>407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>406</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>405</Latency>
                        <AbsoluteTimeLatency>4.050 us</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:81~../layer.h:261</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2308</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1112</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1089_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_1095_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U997" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U987" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U988" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U989" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U990" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U991" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U992" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U993" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U994" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U995" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U996" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_81_12</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81~../layer.h:264</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1767</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_216_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_222_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_fu_249_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_8_fu_279_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_9_fu_303_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_10_fu_327_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_11_fu_351_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_12_fu_375_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_13_fu_399_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln84_14_fu_419_p2" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln84_14" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_266_1</Name>
            <Loops>
                <VITIS_LOOP_266_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_266_1>
                        <Name>VITIS_LOOP_266_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_266_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_266_1>
                            <Name>VITIS_LOOP_266_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                        </VITIS_LOOP_266_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2265</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln266_fu_88_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_94_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln268_fu_121_p2" SOURCE="../layer.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln268" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_22_1</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_90_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="i_25_fu_96_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln23_fu_130_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_1_fu_136_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_fu_142_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_146_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_Pipeline_VITIS_LOOP_284_3</Name>
            <Loops>
                <VITIS_LOOP_284_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_284_3>
                        <Name>VITIS_LOOP_284_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.410 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_284_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:284</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_284_3>
                            <Name>VITIS_LOOP_284_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:284</SourceLocation>
                        </VITIS_LOOP_284_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1048</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>370</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_fu_426_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_437_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U1140" SOURCE="../layer.h:286" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_8_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.221</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>532</Best-caseLatency>
                    <Average-caseLatency>532</Average-caseLatency>
                    <Worst-caseLatency>532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:77~../layer.h:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>10828</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>22161</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:77" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:265" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_activation_0_U" SOURCE="../layer.h:274" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="d_activation_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2</Name>
            <Loops>
                <VITIS_LOOP_40_1_VITIS_LOOP_41_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.730</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                        <Name>VITIS_LOOP_40_1_VITIS_LOOP_41_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:42~../layer.h:260</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                            <Name>VITIS_LOOP_40_1_VITIS_LOOP_41_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:260</SourceLocation>
                        </VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2307</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_210_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_216_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_228_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_234_p2" SOURCE="../layer.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_240_p3" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_248_p3" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln42_fu_290_p2" SOURCE="../layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_312_p2" SOURCE="../layer.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.756</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>329</Best-caseLatency>
                    <Average-caseLatency>329</Average-caseLatency>
                    <Worst-caseLatency>329</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>328</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>327</Latency>
                        <AbsoluteTimeLatency>3.270 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:81~../layer.h:261</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2043</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_555_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_573_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U1225" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_81_13</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>335</Best-caseLatency>
                    <Average-caseLatency>335</Average-caseLatency>
                    <Worst-caseLatency>335</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>333</Latency>
                        <AbsoluteTimeLatency>3.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81~../layer.h:264</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>14408</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>4088</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1357_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_27_fu_1363_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1297" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i35_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1298" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i35_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U1384" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i34_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U1385" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i34_62" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_266_1</Name>
            <Loops>
                <VITIS_LOOP_266_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_266_1>
                        <Name>VITIS_LOOP_266_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_266_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_266_1>
                            <Name>VITIS_LOOP_266_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                        </VITIS_LOOP_266_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2265</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln266_fu_88_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_94_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln268_fu_121_p2" SOURCE="../layer.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln268" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_22_1</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_90_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_96_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="i_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln23_fu_130_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_2_fu_136_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_fu_142_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_146_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_Pipeline_VITIS_LOOP_284_3</Name>
            <Loops>
                <VITIS_LOOP_284_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_284_3>
                        <Name>VITIS_LOOP_284_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.410 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_284_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:284</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_284_3>
                            <Name>VITIS_LOOP_284_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:284</SourceLocation>
                        </VITIS_LOOP_284_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1048</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>370</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_fu_426_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_437_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U1461" SOURCE="../layer.h:286" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>734</Best-caseLatency>
                    <Average-caseLatency>734</Average-caseLatency>
                    <Worst-caseLatency>734</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>734</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:260</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>18602</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>11793</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_64_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_65_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_66_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_67_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_68_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_69_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_70_U" SOURCE="../layer.h:260" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:77" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:265" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_activation_0_U" SOURCE="../layer.h:274" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="d_activation_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_64_8_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:40~../layer.h:260</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:260</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32778</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_6983_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_6989_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_33" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112</Best-caseLatency>
                    <Average-caseLatency>112</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>110</Latency>
                        <AbsoluteTimeLatency>1.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>48</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1>
                            <Name>VITIS_LOOP_81_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2220</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2507</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_4414_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_4420_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2226" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2227" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2228" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2229" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2230" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2231" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2232" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U2233" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_64ul_8ul_1ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>145</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:56</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2255</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3168</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>backProp_64_64_8_Pipeline_VITIS_LOOP_266_1</Name>
            <Loops>
                <VITIS_LOOP_266_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_266_1>
                        <Name>VITIS_LOOP_266_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_266_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_266_1>
                            <Name>VITIS_LOOP_266_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190~../layer.h:268</SourceLocation>
                        </VITIS_LOOP_266_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>349</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2270</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln266_fu_86_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_92_p2" SOURCE="../layer.h:266" STORAGESUBTYPE="" URAM="0" VARIABLE="i_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_266_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln268_fu_119_p2" SOURCE="../layer.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln268" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_64_8_Pipeline_VITIS_LOOP_22_1</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activation.cpp:22~../layer.h:274</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_89_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_95_p2" SOURCE="../activation.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln23_fu_129_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_3_fu_135_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_fu_141_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_145_p2" SOURCE="../activation.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_64_8_Pipeline_VITIS_LOOP_284_3</Name>
            <Loops>
                <VITIS_LOOP_284_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_284_3>
                        <Name>VITIS_LOOP_284_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_284_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:284</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_284_3>
                            <Name>VITIS_LOOP_284_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:284</SourceLocation>
                        </VITIS_LOOP_284_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_fu_79_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_85_p2" SOURCE="../layer.h:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_64_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>750</Best-caseLatency>
                    <Average-caseLatency>750</Average-caseLatency>
                    <Worst-caseLatency>750</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>750</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>896</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>248</UTIL_DSP>
                    <FF>97499</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>69</UTIL_FF>
                    <LUT>72623</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>102</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mid_0_U" SOURCE="../layer.h:264" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="mid_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:265" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_activation_0_U" SOURCE="../layer.h:274" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="d_activation_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:42~../layer.h:314~../accelerator.cpp:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:314~../accelerator.cpp:98</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_139_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_41_fu_145_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3401" SOURCE="../layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
            <Loops>
                <VITIS_LOOP_81_1_VITIS_LOOP_82_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                        <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>80</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189~../layer.h:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                            <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>845</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>563</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_364_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_370_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_382_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_388_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_394_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_4_fu_402_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_64_1_1_U3413" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3414" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_419_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_10ul_1ul_8ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.709</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:56</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>853</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1552</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_323_1</Name>
            <Loops>
                <VITIS_LOOP_323_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.384</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_323_1>
                        <Name>VITIS_LOOP_323_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.690 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_323_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:327~../accelerator.cpp:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_323_1>
                            <Name>VITIS_LOOP_323_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:323~../accelerator.cpp:98</SourceLocation>
                        </VITIS_LOOP_323_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4445</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>8845</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln323_fu_375_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_517_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln327_fu_536_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_64_1_1_U3460" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_fu_555_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_1_fu_600_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_fu_605_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_fu_610_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_fu_615_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_40_14</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:42~../layer.h:314~../accelerator.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:314~../accelerator.cpp:99</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_139_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_145_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3482" SOURCE="../layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
            <Loops>
                <VITIS_LOOP_81_1_VITIS_LOOP_82_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                        <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>75</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189~../layer.h:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                            <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1141</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1256</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_193_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_199_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_211_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_217_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_223_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_1_fu_231_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3494" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_311_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U3493" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U3492" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_248_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_8ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>110</Best-caseLatency>
                    <Average-caseLatency>110</Average-caseLatency>
                    <Worst-caseLatency>110</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>110</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:88</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1176</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1773</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2</Name>
            <Loops>
                <VITIS_LOOP_323_1_VITIS_LOOP_324_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>393</Best-caseLatency>
                    <Average-caseLatency>393</Average-caseLatency>
                    <Worst-caseLatency>393</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>390</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_323_1_VITIS_LOOP_324_2>
                        <Name>VITIS_LOOP_323_1_VITIS_LOOP_324_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>391</Latency>
                        <AbsoluteTimeLatency>3.910 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_323_1_VITIS_LOOP_324_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:325~../accelerator.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_323_1_VITIS_LOOP_324_2>
                            <Name>VITIS_LOOP_323_1_VITIS_LOOP_324_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:323~../accelerator.cpp:99</SourceLocation>
                        </VITIS_LOOP_323_1_VITIS_LOOP_324_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10672</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>27706</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln323_fu_259_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_265_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_1_fu_277_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln324_fu_283_p2" SOURCE="../layer.h:324" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln323_fu_289_p3" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln323_1_fu_428_p3" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln323_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln323_2_fu_297_p3" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln323_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_321_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln325_fu_412_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln325_fu_473_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln325_1_fu_482_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln325_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln325_fu_487_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln325_fu_493_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln325_fu_498_p2" SOURCE="../layer.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_336_p2" SOURCE="../layer.h:324" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln327_fu_450_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3517" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_fu_504_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_1_fu_522_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_fu_527_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_fu_532_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1_VITIS_LOOP_324_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_fu_537_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_40_15</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.819</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:42~../layer.h:314~../accelerator.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:314~../accelerator.cpp:100</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_699_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_39_fu_705_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U3531" SOURCE="../layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
            <Loops>
                <VITIS_LOOP_81_1_VITIS_LOOP_82_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524</Best-caseLatency>
                    <Average-caseLatency>524</Average-caseLatency>
                    <Worst-caseLatency>524</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                        <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>512</TripCount>
                        <Latency>522</Latency>
                        <AbsoluteTimeLatency>5.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189~../layer.h:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                            <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2589</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1586_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_1592_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_1604_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_1610_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_1616_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_2_fu_1624_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3599" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U3600" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_1645_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_64ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>529</Best-caseLatency>
                    <Average-caseLatency>529</Average-caseLatency>
                    <Worst-caseLatency>529</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:56</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4672</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>9428</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_323_16</Name>
            <Loops>
                <VITIS_LOOP_323_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.361</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61</Best-caseLatency>
                    <Average-caseLatency>61</Average-caseLatency>
                    <Worst-caseLatency>61</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_323_1>
                        <Name>VITIS_LOOP_323_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>59</Latency>
                        <AbsoluteTimeLatency>0.590 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_323_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:327~../accelerator.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_323_1>
                            <Name>VITIS_LOOP_323_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../layer.h:323~../accelerator.cpp:100</SourceLocation>
                        </VITIS_LOOP_323_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21402</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>9467</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln323_fu_1509_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_1515_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln327_fu_2295_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_64_1_1_U3771" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_fu_1647_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_3_fu_2535_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_fu_2540_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_fu_2545_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_fu_2550_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_40_17</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.819</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:42~../layer.h:314~../accelerator.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:40~../layer.h:314~../accelerator.cpp:101</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_699_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_705_p2" SOURCE="../layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="i_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U3847" SOURCE="../layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
            <Loops>
                <VITIS_LOOP_81_1_VITIS_LOOP_82_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.090 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.090 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.090 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                        <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4107</Latency>
                        <AbsoluteTimeLatency>41.070 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189~../layer.h:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                            <Name>VITIS_LOOP_81_1_VITIS_LOOP_82_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:81</SourceLocation>
                        </VITIS_LOOP_81_1_VITIS_LOOP_82_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4929</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2557</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1450_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_1456_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_1468_p2" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_1474_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_1480_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_3_fu_1488_p3" SOURCE="../layer.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_64_1_1_U3915" SOURCE="../layer.h:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_82_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_1510_p2" SOURCE="../layer.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_64ul_1ul_64ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4142</Best-caseLatency>
                    <Average-caseLatency>4142</Average-caseLatency>
                    <Worst-caseLatency>4142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:88</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4964</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>25646</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_323_18</Name>
            <Loops>
                <VITIS_LOOP_323_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.387</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>397</Best-caseLatency>
                    <Average-caseLatency>397</Average-caseLatency>
                    <Worst-caseLatency>397</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>390</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_323_1>
                        <Name>VITIS_LOOP_323_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>395</Latency>
                        <AbsoluteTimeLatency>3.950 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_323_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:327~../accelerator.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_323_1>
                            <Name>VITIS_LOOP_323_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186~../layer.h:327~../accelerator.cpp:101</SourceLocation>
                        </VITIS_LOOP_323_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31724</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>20181</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln323_fu_1438_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_1444_p2" SOURCE="../layer.h:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln327_fu_2397_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_fu_2447_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln327_2_fu_2784_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_fu_2789_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_fu_2794_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_fu_2799_p2" SOURCE="../layer.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator</Name>
            <Loops>
                <VITIS_LOOP_36_1>
                    <VITIS_LOOP_38_2/>
                </VITIS_LOOP_36_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.387</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>882866201</Best-caseLatency>
                    <Average-caseLatency>882866201</Average-caseLatency>
                    <Worst-caseLatency>882866201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.829 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.829 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.829 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>882866202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1>
                        <Name>VITIS_LOOP_36_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>50</TripCount>
                        <Latency>882866200</Latency>
                        <AbsoluteTimeLatency>8.829 sec</AbsoluteTimeLatency>
                        <IterationLatency>17657324</IterationLatency>
                        <PipelineDepth>17657324</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_38_2>
                            <Name>VITIS_LOOP_38_2</Name>
                            <Slack>8.00</Slack>
                            <TripCount>1797</TripCount>
                            <Latency>17657322</Latency>
                            <AbsoluteTimeLatency>0.177 sec</AbsoluteTimeLatency>
                            <IterationLatency>9826</IterationLatency>
                            <PipelineDepth>9826</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_forwardPropagation_64_64_s_fu_1720</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792</Instance>
                                <Instance>grp_forwardPropagation_64_8_s_fu_1861</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933</Instance>
                                <Instance>grp_forwardPropagation_8_8_s_fu_2002</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018</Instance>
                                <Instance>grp_forwardPropagation_8_10_s_fu_2031</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061</Instance>
                                <Instance>grp_backProp_8_8_10_s_fu_2078</Instance>
                                <Instance>grp_matmul_10ul_1ul_8ul_s_fu_2112</Instance>
                                <Instance>grp_backProp_64_8_8_s_fu_2135</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223</Instance>
                                <Instance>grp_matmul_8ul_1ul_8ul_s_fu_2249</Instance>
                                <Instance>grp_backProp_64_64_8_s_fu_2263</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345</Instance>
                                <Instance>grp_matmul_8ul_1ul_64ul_s_fu_2362</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439</Instance>
                                <Instance>grp_matmul_64ul_1ul_64ul_s_fu_2519</Instance>
                                <Instance>grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589</Instance>
                            </InstanceList>
                        </VITIS_LOOP_38_2>
                    </VITIS_LOOP_36_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_1>
                            <Name>VITIS_LOOP_36_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:36</SourceLocation>
                            <VITIS_LOOP_38_2>
                                <Name>VITIS_LOOP_38_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../accelerator.cpp:38</SourceLocation>
                            </VITIS_LOOP_38_2>
                        </VITIS_LOOP_36_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>290</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>67</UTIL_BRAM>
                    <DSP>2756</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>765</UTIL_DSP>
                    <FF>388789</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>275</UTIL_FF>
                    <LUT>402933</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>571</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:314" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_T_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_1_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4167" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_4_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4168" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_9_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4169" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4146" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_12_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4167" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4170" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4147" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_16_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4172" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4171" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4168" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_23_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_24_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_25_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_26_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4169" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_30_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_31_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_32_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_33_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4170" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_37_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_38_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_39_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_40_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4171" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_46_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_47_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_48_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_55_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4143" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_63_U" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_T_0_1_U" SOURCE="../layer.h:314" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_T_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4167" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_70_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4168" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_71" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_72" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_73" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4143" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_74" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_75_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_75" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4166" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_76" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_77" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4169" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_78" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4146" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_79" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4167" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_80" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4144" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_81" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_82_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_82" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_83_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_83" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_84_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_84" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4170" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_85" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4147" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_86" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4168" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_87" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4145" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_88" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_89_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_89" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_90_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_90" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_91_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_91" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4171" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_92" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4148" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_93" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4169" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_94" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4146" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_95" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_96_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_96" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_97_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_97" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_98_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_98" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4172" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_99" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4149" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4170" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_101" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4230" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_102" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_103_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_103" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_104_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_104" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4167" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_105" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4231" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_106" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4150" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_107" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4171" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_108" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4168" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_109" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4232" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_110" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_111_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_111" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_112_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_112" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4174" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_113" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4233" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_114" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4172" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4149" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_116" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4170" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_117" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4234" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_118" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_119_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_119" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_120" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4171" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_121" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4235" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_122" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4150" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_123" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_124_U" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_124" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4173" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_125" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4236" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_126" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4165" SOURCE="../layer.h:315" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_127" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4142" SOURCE="../layer.h:314" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_T_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4174" SOURCE="../layer.h:315" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_128" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4237" SOURCE="../layer.h:314" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_T_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_129_U" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_129" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_130_U" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_130" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4174" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_131" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4238" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_132" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4143" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_133" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4164" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_134" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4175" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_135" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4239" SOURCE="../layer.h:315" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_136" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U4140" SOURCE="../accelerator.cpp:48" STORAGESIZE="64 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="result_l3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="d_l0_0_U" SOURCE="../accelerator.cpp:83" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="d_l0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="seteq" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4215" SOURCE="../accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="epoch_fu_4348_p2" SOURCE="../accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="epoch" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2" OPTYPE="seteq" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4153" SOURCE="../accelerator.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_4360_p2" SOURCE="../accelerator.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_38_2" OPTYPE="ram" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4155" SOURCE="../accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="input_r_load" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="array&lt;std::array&lt;std::array&lt;double, 1&gt;, 64&gt;, 1797&gt; const &amp;" srcSize="7360512">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_true" index="1" direction="in" srcType="array&lt;std::array&lt;double, 10&gt;, 1797&gt; const &amp;" srcSize="1150080">
            <hwRefs>
                <hwRef type="port" interface="y_true_address0" name="y_true_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_true_ce0" name="y_true_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_true_q0" name="y_true_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights_l0" index="2" direction="inout" srcType="array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;" srcSize="262144">
            <hwRefs>
                <hwRef type="port" interface="weights_l0_address0" name="weights_l0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_l0_ce0" name="weights_l0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l0_we0" name="weights_l0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l0_d0" name="weights_l0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="weights_l0_q0" name="weights_l0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights_l1" index="3" direction="inout" srcType="array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;" srcSize="32768">
            <hwRefs>
                <hwRef type="port" interface="weights_l1_address0" name="weights_l1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_l1_ce0" name="weights_l1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l1_we0" name="weights_l1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l1_d0" name="weights_l1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="weights_l1_q0" name="weights_l1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights_l2" index="4" direction="inout" srcType="array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;" srcSize="4096">
            <hwRefs>
                <hwRef type="port" interface="weights_l2_i" name="weights_l2_i" usage="data" direction="in"/>
                <hwRef type="port" interface="weights_l2_o" name="weights_l2_o" usage="data" direction="out"/>
                <hwRef type="port" interface="weights_l2_o_ap_vld" name="weights_l2_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights_l3" index="5" direction="inout" srcType="array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;" srcSize="5120">
            <hwRefs>
                <hwRef type="port" interface="weights_l3_address0" name="weights_l3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_l3_ce0" name="weights_l3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l3_we0" name="weights_l3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_l3_d0" name="weights_l3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="weights_l3_q0" name="weights_l3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases_l0" index="6" direction="inout" srcType="array&lt;double, 64&gt;&amp;" srcSize="4096">
            <hwRefs>
                <hwRef type="port" interface="biases_l0_i" name="biases_l0_i" usage="data" direction="in"/>
                <hwRef type="port" interface="biases_l0_o" name="biases_l0_o" usage="data" direction="out"/>
                <hwRef type="port" interface="biases_l0_o_ap_vld" name="biases_l0_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases_l1" index="7" direction="inout" srcType="array&lt;double, 8&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="biases_l1_i" name="biases_l1_i" usage="data" direction="in"/>
                <hwRef type="port" interface="biases_l1_o" name="biases_l1_o" usage="data" direction="out"/>
                <hwRef type="port" interface="biases_l1_o_ap_vld" name="biases_l1_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases_l2" index="8" direction="inout" srcType="array&lt;double, 8&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="biases_l2_i" name="biases_l2_i" usage="data" direction="in"/>
                <hwRef type="port" interface="biases_l2_o" name="biases_l2_o" usage="data" direction="out"/>
                <hwRef type="port" interface="biases_l2_o_ap_vld" name="biases_l2_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases_l3" index="9" direction="inout" srcType="array&lt;double, 10&gt;&amp;" srcSize="640">
            <hwRefs>
                <hwRef type="port" interface="biases_l3_i" name="biases_l3_i" usage="data" direction="in"/>
                <hwRef type="port" interface="biases_l3_o" name="biases_l3_o" usage="data" direction="out"/>
                <hwRef type="port" interface="biases_l3_o_ap_vld" name="biases_l3_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_true_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="y_true_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_true_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_true"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_true_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="640">
            <portMaps>
                <portMap portMapName="y_true_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_true_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_true"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="weights_l0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="weights_l1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l2_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l2_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l2_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="weights_l2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l2_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="4096">
            <portMaps>
                <portMap portMapName="weights_l2_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l2_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="weights_l2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weights_l3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="weights_l3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_l3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="weights_l3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_l3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights_l3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l0_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="biases_l0_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l0_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l0_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="4096">
            <portMaps>
                <portMap portMapName="biases_l0_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l0_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l1_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="biases_l1_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l1_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l1_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="biases_l1_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l1_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l2_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="biases_l2_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l2_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l2_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="biases_l2_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l2_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l3_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="640">
            <portMaps>
                <portMap portMapName="biases_l3_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l3_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_l3_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="640">
            <portMaps>
                <portMap portMapName="biases_l3_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_l3_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biases_l3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_r_address0">out, 11</column>
                    <column name="input_r_q0">in, 4096</column>
                    <column name="weights_l0_address0">out, 6</column>
                    <column name="weights_l0_d0">out, 4096</column>
                    <column name="weights_l0_q0">in, 4096</column>
                    <column name="weights_l1_address0">out, 3</column>
                    <column name="weights_l1_d0">out, 4096</column>
                    <column name="weights_l1_q0">in, 4096</column>
                    <column name="weights_l3_address0">out, 4</column>
                    <column name="weights_l3_d0">out, 512</column>
                    <column name="weights_l3_q0">in, 512</column>
                    <column name="y_true_address0">out, 11</column>
                    <column name="y_true_q0">in, 640</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="biases_l0_i">ap_ovld, in, 4096</column>
                    <column name="biases_l0_o">ap_ovld, out, 4096</column>
                    <column name="biases_l1_i">ap_ovld, in, 512</column>
                    <column name="biases_l1_o">ap_ovld, out, 512</column>
                    <column name="biases_l2_i">ap_ovld, in, 512</column>
                    <column name="biases_l2_o">ap_ovld, out, 512</column>
                    <column name="biases_l3_i">ap_ovld, in, 640</column>
                    <column name="biases_l3_o">ap_ovld, out, 640</column>
                    <column name="weights_l2_i">ap_ovld, in, 4096</column>
                    <column name="weights_l2_o">ap_ovld, out, 4096</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, array&lt;std::array&lt;std::array&lt;double 1&gt; 64&gt; 1797&gt; const &amp;</column>
                    <column name="y_true">in, array&lt;std::array&lt;double 10&gt; 1797&gt; const &amp;</column>
                    <column name="weights_l0">inout, array&lt;std::array&lt;double 64&gt; 64&gt;&amp;</column>
                    <column name="weights_l1">inout, array&lt;std::array&lt;double 64&gt; 8&gt;&amp;</column>
                    <column name="weights_l2">inout, array&lt;std::array&lt;double 8&gt; 8&gt;&amp;</column>
                    <column name="weights_l3">inout, array&lt;std::array&lt;double 8&gt; 10&gt;&amp;</column>
                    <column name="biases_l0">inout, array&lt;double 64&gt;&amp;</column>
                    <column name="biases_l1">inout, array&lt;double 8&gt;&amp;</column>
                    <column name="biases_l2">inout, array&lt;double 8&gt;&amp;</column>
                    <column name="biases_l3">inout, array&lt;double 10&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="y_true">y_true_address0, port, offset</column>
                    <column name="y_true">y_true_ce0, port, </column>
                    <column name="y_true">y_true_q0, port, </column>
                    <column name="weights_l0">weights_l0_address0, port, offset</column>
                    <column name="weights_l0">weights_l0_ce0, port, </column>
                    <column name="weights_l0">weights_l0_we0, port, </column>
                    <column name="weights_l0">weights_l0_d0, port, </column>
                    <column name="weights_l0">weights_l0_q0, port, </column>
                    <column name="weights_l1">weights_l1_address0, port, offset</column>
                    <column name="weights_l1">weights_l1_ce0, port, </column>
                    <column name="weights_l1">weights_l1_we0, port, </column>
                    <column name="weights_l1">weights_l1_d0, port, </column>
                    <column name="weights_l1">weights_l1_q0, port, </column>
                    <column name="weights_l2">weights_l2_i, port, </column>
                    <column name="weights_l2">weights_l2_o, port, </column>
                    <column name="weights_l2">weights_l2_o_ap_vld, port, </column>
                    <column name="weights_l3">weights_l3_address0, port, offset</column>
                    <column name="weights_l3">weights_l3_ce0, port, </column>
                    <column name="weights_l3">weights_l3_we0, port, </column>
                    <column name="weights_l3">weights_l3_d0, port, </column>
                    <column name="weights_l3">weights_l3_q0, port, </column>
                    <column name="biases_l0">biases_l0_i, port, </column>
                    <column name="biases_l0">biases_l0_o, port, </column>
                    <column name="biases_l0">biases_l0_o_ap_vld, port, </column>
                    <column name="biases_l1">biases_l1_i, port, </column>
                    <column name="biases_l1">biases_l1_o, port, </column>
                    <column name="biases_l1">biases_l1_o_ap_vld, port, </column>
                    <column name="biases_l2">biases_l2_i, port, </column>
                    <column name="biases_l2">biases_l2_o, port, </column>
                    <column name="biases_l2">biases_l2_o_ap_vld, port, </column>
                    <column name="biases_l3">biases_l3_i, port, </column>
                    <column name="biases_l3">biases_l3_o, port, </column>
                    <column name="biases_l3">biases_l3_o_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
    <AutoPragmaReport/>
</profile>

