Binding for Xylon logiCVC configurable video controller IP core

Required properties:
 - compatible: "xylon,logicvc-3.00.a", "xylon,logicvc-4.00.a", "xylon,logicvc-5.00.a"
 - reg: MMIO base address and size of the logiCVC IP core address space
 - interrupts-parent: the phandle for interrupt controller
 - interrupts: the interrupt number
 - pixel-stride: layer width in pixels
      Common for all available logiCVC standard layers.

 - layer_N: layer has its own configuration described with below properties,
      where N is layer ID in range 0 - 4
   - bits-per-pixel: layer bits per pixel configuration (8, 16, 32)
         Layer is configured to be used with specified pixel width in bits.
         Pixels written to layer video memory must match in size to configured
         "bits-per-pixel" value.
         Note: Allowed "transparency" for values of "bits-per-pixel":

         ===============================================
             bits-per-pixel             transparency
         ===============================================
                   8                       clut16
                   8                       clut32
                   8                       layer, pixel
                   16                      layer, pixel
                   30                      layer
                   32                      layer, pixel
         ===============================================

   - type: layer type (rgb, yuv, alpha)
         Layer is configured to be used with specified color space.
         Pixels written to layer video memory must match specified color format.
         Type is set to "alpha" if layer contains only pixel alpha values
         used by layer above. Permitted layer IDs for configuring layer alpha
         are 1 and 3.
   - transparency: layer transparency (clut16, clut32, layer, pixel)
         logiCVC layer can be configured to have transparency control on
         CLUT, layer or pixel level.
         "CLUT" mode enables controlling of layer transparency by changing
         alpha value in logiCVC CLUT registers.
         "Layer" mode enables controlling of layer transparency by changing
         alpha value in single logiCVC register.
         "Pixel" mode enables controlling of pixel transparency by changing
         dedicated alpha bits of specific pixel in video memory.
         Note: "transparency" property is not used if "type" property is set
         to "alpha".

Optional properties:
 - background-layer-bits-per-pixel: background layer bits per pixel (8, 16, 32)
      If omitted, last available layer is logiCVC standard layer, which has its
      own video memory of specific size, color format and specified
      bits per pixel.
      If 8, 16 or 32, last available layer is logiCVC background layer,
      with only specified bits per pixel value.
 - background-layer-type: background layer type (rgb, yuv)
      Must be used only when "background-layer-bits-per-pixel" exist.
      If set to "rgb", in case of 32 bits per pixel, background color register
      must be written with XRGB8888 value. In case of 16 bits per pixel,
      background color register must be written with RGB565 value.
      If set to "yuv", background color register must be written with XYUV8888
      value.
 - hsync-active-low: horizontal synchronization pulse is active low "L"
      If omitted, generated horizontal synchronization pulse polarity is logic
      high "H".
 - vsync-active-low: vertical synchronization pulse is active low "L"
      If omitted, generated vertical synchronization pulse polarity is logic
      high "H".
 - pixel-data-invert: output pixel data polarity is inverted
      If omitted, logiCVC outputs pixel data at default interface polarity.
 - pixel-data-output-trigger-high: output pixel data triggers on rising edge
      If omitted, logiCVC outputs pixel data on falling edge of pixel clock.
 - readable-regs: all logiCVC registers are available for reading
      If omitted, only Interrupt Status, Power Control and IP Version registers
      are available for reading.
 - size-position: logiCVC functionality for controlling on screen layer size
      and position available
      If omitted, functionality not available.
 - component-swap: swap the order of colour components inside the pixel
 - data-enable-active-low: data enable signal is active low "L"
      If omitted, generated data enable polarity is logic high "H".
 - display-interface-itu656: modifies RGB to YUV conversion coefficients
 - address: layer video memory address for layer_N where
      N is layer ID in range 0 - 4.
      logiCVC can be configured to have layer video memory address hardcoded
      as layer register reset value. This video memory is not part of the system
      memory. Still it is accessible by CPU and HW devices.
      If omitted, layer video memory address is set dynamically by
      device driver. Layer video memory address can be changed dynamically
      despite the hardcoded address.
      Note: Additionally, address range parameter can be set. It defines range
      of video memory in bytes starting from provided address. It is mandatory
      for physically last layer in memory. If range parameter is omitted for
      physically last layer, range will be by default set to 2048 lines.
      If omitted for any other layer then physically last layer,
      range will be calculated according to address of next physical layer.
 - buffer-offset: buffer address offset represented in number of lines
      Used only for HW buffer switching.
      If omitted, buffer offset variable is by default set to "0".
 - power-delay: delay in ms after enabling display power supply
      If omitted, delay is by default set to "0".
 - signal-delay: delay in ms after enabling display control and data signals
      in parallel and LVDS interface
      If omitted, delay is by default set to "0".
 - display-timings: custom display video mode timing parameters
      If omitted, driver will use its default video mode timings.
      native-mode optional parameter determines which video mode timings from
      the list are used. If native-mode parameter is omitted, first available
      video mode timings are used.

Example:

	logicvc_0: logicvc@40030000 {
		compatible = "xylon,logicvc-5.00.a";
		reg = <0x40030000 0x6000>;
		interrupt-parent = <&intc>;
		interrupts = <0 58 4>;
		background-layer-bits-per-pixel = <32>;
		background-layer-type = "rgb";
		hsync-active-low;
		vsync-active-low;
		readable-regs;
		size-position;
		pixel-stride = <2048>;
		layer_0 {
			address = <0x338F4000>;
			buffer-offset = <1080>;
			bits-per-pixel = <32>;
			type = "rgb";
			transparency = "pixel";
		};
		layer_1 {
			address = <0x31FA4000>;
			buffer-offset = <1080>;
			bits-per-pixel = <32>;
			type = "rgb";
			transparency = "layer";
		};
		layer_2 {
			address = <0x30000000>;
			buffer-offset = <1080>;
			bits-per-pixel = <32>;
			type = "rgb";
			transparency = "layer";
		};
		layer_3 {
			address = <0x31950000>;
			buffer-offset = <1080>;
			bits-per-pixel = <8>;
			type = "rgb";
			transparency = "clut32";
		};
	
		display-timings {
			native-mode = <&wsxga>;
			hd720p: 1280x720 {
				clock-frequency = <74250000>;
				hactive = <1280>;
				vactive = <720>;
				hfront-porch = <110>;
				hback-porch = <220>;
				hsync-len = <40>;
				vfront-porch = <5>;
				vback-porch = <20>;
				vsync-len = <5>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
			};
			wsxga: 1680x1050 {
				clock-frequency = <119000000>;
				hactive = <1680>;
				vactive = <1050>;
				hfront-porch = <48>;
				hback-porch = <80>;
				hsync-len = <32>;
				vfront-porch = <3>;
				vback-porch = <21>;
				vsync-len = <6>;
			};
			hd1080p: 1920x1080 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hfront-porch = <88>;
				hback-porch = <148>;
				hsync-len = <44>;
				vfront-porch = <4>;
				vback-porch = <36>;
				vsync-len = <5>;
			};
			LCD: 800x480 {
				clock-frequency = <30000000>;
				hactive = <800>;
				vactive = <480>;
				hfront-porch = <40>;
				hback-porch = <40>;
				hsync-len = <48>;
				vfront-porch = <13>;
				vback-porch = <29>;
				vsync-len = <3>;
			};
		};
	};
