{"vcs1":{"timestamp_begin":1699249805.533810228, "rt":0.75, "ut":0.40, "st":0.27}}
{"vcselab":{"timestamp_begin":1699249806.375616089, "rt":0.85, "ut":0.56, "st":0.26}}
{"link":{"timestamp_begin":1699249807.312151567, "rt":0.54, "ut":0.19, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699249804.697345902}
{"VCS_COMP_START_TIME": 1699249804.697345902}
{"VCS_COMP_END_TIME": 1699249807.950430403}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337712}}
{"stitch_vcselab": {"peak_mem": 222608}}
